
---------- Begin Simulation Statistics ----------
final_tick                               18774091779003                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66301                       # Simulator instruction rate (inst/s)
host_mem_usage                               17865360                       # Number of bytes of host memory used
host_op_rate                                   118465                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 14801.53                       # Real time elapsed on the host
host_tick_rate                               37491369                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   981360242                       # Number of instructions simulated
sim_ops                                    1753458920                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.554930                       # Number of seconds simulated
sim_ticks                                554929534980                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         13                       # Number of instructions committed
system.cpu0.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests           19                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests     12235311                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         3589                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     24467538                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         3589                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              33                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        33                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu0.num_fp_insts                           24                       # number of float instructions
system.cpu0.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu0.num_int_insts                           7                       # number of integer instructions
system.cpu0.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu0.num_load_insts                          4                       # Number of load instructions
system.cpu0.num_mem_refs                            4                       # number of memory refs
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        27                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                1                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           23                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests           22                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests     12097718                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops      5252036                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     24189385                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops      5252037                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              31                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        31                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   7                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                    20                       # Number of float alu accesses
system.cpu1.num_fp_insts                           20                       # number of float instructions
system.cpu1.num_fp_register_reads                  43                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                 19                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu1.num_int_insts                           5                       # number of integer instructions
system.cpu1.num_int_register_reads                 10                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu1.num_load_insts                          2                       # Number of load instructions
system.cpu1.num_mem_refs                            2                       # number of memory refs
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                        7     30.43%     30.43% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     30.43% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      2      8.70%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     39.13% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  5     21.74%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     60.87% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  1      4.35%     65.22% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  1      4.35%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 5     21.74%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemRead                       0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::MemWrite                      0      0.00%     91.30% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  2      8.70%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        23                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         13                       # Number of instructions committed
system.cpu2.committedOps                           27                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests     12211022                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         3482                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     24419308                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         3482                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              33                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        33                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu2.num_fp_insts                           24                       # number of float instructions
system.cpu2.num_fp_register_reads                  28                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                 24                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                    7                       # Number of integer alu accesses
system.cpu2.num_int_insts                           7                       # number of integer instructions
system.cpu2.num_int_register_reads                 16                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 2                       # number of times the integer registers were written
system.cpu2.num_load_insts                          4                       # Number of load instructions
system.cpu2.num_mem_refs                            4                       # number of memory refs
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       11     40.74%     40.74% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     40.74% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      8     29.63%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     70.37% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  4     14.81%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::MemWrite                      0      0.00%     85.19% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  4     14.81%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        27                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.committedInsts                         15                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           11                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests     12109438                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops      5252655                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     24212310                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops      5252656                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              31                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        31                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   2                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  2                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                    24                       # Number of float alu accesses
system.cpu3.num_fp_insts                           24                       # number of float instructions
system.cpu3.num_fp_register_reads                  40                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                 23                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                    5                       # Number of integer alu accesses
system.cpu3.num_int_insts                           5                       # number of integer instructions
system.cpu3.num_int_register_reads                 15                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_load_insts                          5                       # Number of load instructions
system.cpu3.num_mem_refs                            5                       # number of memory refs
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                        4     16.67%     16.67% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     16.67% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      4     16.67%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     33.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  6     25.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  1      4.17%     62.50% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  1      4.17%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     66.67% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 3     12.50%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemRead                       0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::MemWrite                      0      0.00%     79.17% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  5     20.83%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     43035150                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       86049337                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34439196                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      68952424                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        200469477                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       124089804                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            446992435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      6.665820                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                6.665820                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        381795021                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       287558949                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  40516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       652838                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches        29623532                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            0.362117                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           187624573                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          65127859                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      309051115                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    116242016                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          121                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts         9382                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     66696488                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    607008780                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    122496714                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1373404                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    603451124                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents       1645842                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents    335872290                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       1694329                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles    338434619                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         7430                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect       324275                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       328563                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        557298685                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            580289891                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.618550                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        344716913                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              0.348218                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             593444786                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       596476445                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      192494329                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.150019                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.150019                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass     13184390      2.18%      2.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    250890007     41.48%     43.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult            0      0.00%     43.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     43.66% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd     73631522     12.17%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu        58086      0.01%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     55.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     28714715      4.75%     60.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp     29651503      4.90%     65.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      5714152      0.94%     66.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.44% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     15003341      2.48%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     68.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     27301090      4.51%     73.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     21751007      3.60%     77.03% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     95443614     15.78%     92.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     43481105      7.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     604824532                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      360069804                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    705175346                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    336674032                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    389267097                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           24960050                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.041268                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1258555      5.04%      5.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      5.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd        23307      0.09%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      5.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd       214789      0.86%      6.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%      6.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp       899693      3.60%      9.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%      9.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%      9.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%      9.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult        25526      0.10%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%      9.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1823636      7.31%     17.01% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite      6917464     27.71%     44.72% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead     10058193     40.30%     85.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite      3738887     14.98%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     256530388                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   2196041204                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    243615859                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes    377765076                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         606998341                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        604824532                       # Number of instructions issued
system.switch_cpus0.iq.iqNonSpecInstsAdded        10439                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqSquashedInstsExamined    160016178                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       192929                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         9397                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.iqSquashedOperandsExamined     52562509                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples   1666414511                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.362950                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.309841                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0   1500016520     90.01%     90.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     40255946      2.42%     92.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     28238905      1.69%     94.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     20746583      1.24%     95.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     20282081      1.22%     96.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     16054037      0.96%     97.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     15961151      0.96%     98.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     10188692      0.61%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     14670596      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total   1666414511                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  0.362941                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     17465929                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores     16771521                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    116242016                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     66696488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      248573539                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles              1666455027                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        192474503                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       120035810                       # number of cc regfile writes
system.switch_cpus1.committedInsts          240094013                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            428594792                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      6.940844                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                6.940844                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads        369846269                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes       278216526                       # number of floating regfile writes
system.switch_cpus1.idleCycles                  47519                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts       602745                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        28229215                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            0.349221                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           181551329                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          63313288                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      304476996                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    112429904                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts           87                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts         9193                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     64750497                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    585252696                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    118238041                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1217523                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    581961895                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents       1704228                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents    345361669                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1634538                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles    348025759                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents         5896                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       302816                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       299929                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        535226102                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            559517291                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.619120                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        331369012                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              0.335753                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             572474761                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       574253821                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184492529                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.144075                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.144075                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass     12945602      2.22%      2.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    240949264     41.32%     43.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult            0      0.00%     43.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     43.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd     70874758     12.15%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt           14      0.00%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu        42737      0.01%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd     27814642      4.77%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp     28691675      4.92%     65.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt      5467255      0.94%     66.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult     14538423      2.49%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     68.82% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     26125768      4.48%     73.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     20976975      3.60%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead     92325375     15.83%     92.72% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite     42426936      7.28%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     583179424                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses      348402332                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads    682276585                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses    326051504                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes    377223412                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           24190928                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.041481                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1086094      4.49%      4.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%      4.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd        18649      0.08%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%      4.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd       209148      0.86%      5.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%      5.43% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp       884792      3.66%      9.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%      9.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%      9.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%      9.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult        23259      0.10%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%      9.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1763618      7.29%     16.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite      6822670     28.20%     44.68% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead      9693518     40.07%     84.75% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite      3689180     15.25%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     246022418                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   2174843783                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    233465787                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    364692925                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         585244846                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        583179424                       # Number of instructions issued
system.switch_cpus1.iq.iqNonSpecInstsAdded         7850                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqSquashedInstsExamined    156657896                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       163090                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         7079                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.iqSquashedOperandsExamined     50025090                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples   1666407508                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.349962                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.280605                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0   1503188556     90.21%     90.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     40727376      2.44%     92.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     28311843      1.70%     94.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     20552313      1.23%     95.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     19600867      1.18%     96.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     15454567      0.93%     97.69% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     15296636      0.92%     98.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      9487496      0.57%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     13787854      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total   1666407508                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  0.349952                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     16789205                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores     16023759                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    112429904                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     64750497                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      239777053                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles              1666455027                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                    143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        199994233                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       123896431                       # number of cc regfile writes
system.switch_cpus2.committedInsts          249249056                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            445658889                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      6.685903                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                6.685903                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads        380497555                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes       286599566                       # number of floating regfile writes
system.switch_cpus2.idleCycles                  51338                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts       652239                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches        29567119                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.360650                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           186218892                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          65033252                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      308915932                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    115990222                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          117                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts         8921                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     66610572                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    605634630                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    121185640                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1372164                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    601007322                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents       1640217                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents    345241887                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       1692838                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles    347788413                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents         7234                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect       323819                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect       328420                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        555704627                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            578873220                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.618847                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        343896226                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.347368                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             592017041                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       593290897                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192207440                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.149568                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.149568                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass     13174388      2.19%      2.19% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    250384291     41.57%     43.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     43.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     43.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd     73388585     12.18%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     55.94% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu        58107      0.01%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     55.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     28609300      4.75%     60.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.70% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp     29552092      4.91%     65.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt      5693702      0.95%     66.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     14947758      2.48%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     69.03% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     27270723      4.53%     73.55% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     21732816      3.61%     77.16% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     94162931     15.63%     92.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite     43404795      7.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     602379488                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses      357741317                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    700771608                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses    335617828                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes    388213168                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           24704539                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.041012                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1257530      5.09%      5.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      5.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd        21889      0.09%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      5.18% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd       213472      0.86%      6.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      6.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp       898728      3.64%      9.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      9.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      9.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      9.68% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        25954      0.11%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      9.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1821505      7.37%     17.16% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite      6912210     27.98%     45.14% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead      9815332     39.73%     84.87% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite      3737919     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     256168322                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   2195294831                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    243255392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes    377404123                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         605624204                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        602379488                       # Number of instructions issued
system.switch_cpus2.iq.iqNonSpecInstsAdded        10426                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqSquashedInstsExamined    159975638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued       199237                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         9385                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.iqSquashedOperandsExamined     52751511                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples   1666403689                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.361485                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.304685                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0   1499342517     89.97%     89.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     41320856      2.48%     92.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     28411900      1.70%     94.16% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     20894375      1.25%     95.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     20076665      1.20%     96.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     15941561      0.96%     97.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     15876165      0.95%     98.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     10036948      0.60%     99.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     14502702      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total   1666403689                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.361474                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     17423288                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores     16812829                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    115990222                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     66610572                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      247061425                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles              1666455027                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                    134                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        194133556                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       120880771                       # number of cc regfile writes
system.switch_cpus3.committedInsts          242017116                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            432212703                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      6.885691                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                6.885691                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads        371924025                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes       279846280                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  46747                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts       614344                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        28536781                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            0.352016                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           183106971                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          63668705                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      302597536                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    113171118                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts           87                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts         8730                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     65143208                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    589632659                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    119438266                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1250888                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    586618177                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents       1684959                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents    364048544                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1647169                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles    366692341                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents         6198                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect       307988                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       306356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        539451446                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            563636135                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.619206                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        334031610                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              0.338225                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             576628513                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       579612260                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      186275748                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.145229                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.145229                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass     12990916      2.21%      2.21% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    243074658     41.35%     43.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult            0      0.00%     43.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     43.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd     71377228     12.14%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     55.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        46687      0.01%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     55.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd     27969584      4.76%     60.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     60.47% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp     28852269      4.91%     65.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt      5516728      0.94%     66.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.31% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult     14619056      2.49%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     68.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     26398640      4.49%     73.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     21149772      3.60%     76.89% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead     93260169     15.86%     92.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite     42613358      7.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     587869065                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses      350933562                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads    687183654                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses    327911745                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes    379425321                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           24451614                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.041594                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        1127936      4.61%      4.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%      4.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd        17722      0.07%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%      4.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd       208680      0.85%      5.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%      5.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp       888394      3.63%      9.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            1      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%      9.17% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult        23684      0.10%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%      9.27% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1810663      7.41%     16.67% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite      6837698     27.96%     44.64% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead      9838107     40.24%     84.87% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite      3698729     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     248396201                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   2179586818                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    235724390                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    367633218                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         589624090                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        587869065                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded         8569                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    157419863                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued       172448                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         7729                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined     50790785                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples   1666408280                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.352776                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.287478                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0   1502899293     90.19%     90.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     40373272      2.42%     92.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     27933250      1.68%     94.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     20514045      1.23%     95.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     19925759      1.20%     96.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     15673130      0.94%     97.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     15494647      0.93%     98.58% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      9708482      0.58%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     13886402      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total   1666408280                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  0.352766                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     16917547                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores     16096902                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    113171118                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     65143208                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      241938874                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles              1666455027                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    144                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            2                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     99039893                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        99039895                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            2                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    104606893                       # number of overall hits
system.cpu0.dcache.overall_hits::total      104606895                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     36873568                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36873570                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     37899958                       # number of overall misses
system.cpu0.dcache.overall_misses::total     37899960                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 3712086268447                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3712086268447                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 3712086268447                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3712086268447                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data            4                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    135913461                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    135913465                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data            4                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    142506851                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    142506855                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.271302                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.271302                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.265952                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.265952                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 100670.655697                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100670.650237                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 97944.337259                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 97944.332090                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1666100                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8622                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   193.238228                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     12231430                       # number of writebacks
system.cpu0.dcache.writebacks::total         12231430                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data     25054045                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     25054045                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data     25054045                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     25054045                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data     11819523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11819523                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data     12235771                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     12235771                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 1539288837518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1539288837518                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 1595811924185                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1595811924185                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.086964                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086964                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.085861                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085861                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 130232.737609                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 130232.737609                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 130421.852794                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 130421.852794                       # average overall mshr miss latency
system.cpu0.dcache.replacements              12231430                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            2                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     73984667                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       73984669                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            2                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     34213971                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     34213973                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 3347961226461                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3347961226461                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    108198638                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    108198642                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.500000                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.316214                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.316214                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 97853.629047                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97853.623327                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data     25053807                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     25053807                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      9160164                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9160164                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 1176068160594                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1176068160594                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.084661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.084661                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 128389.421914                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 128389.421914                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     25055226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      25055226                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      2659597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2659597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data 364125041986                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 364125041986                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     27714823                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.095963                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.095963                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 136909.855886                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 136909.855886                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          238                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          238                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      2659359                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      2659359                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data 363220676924                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 363220676924                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.095954                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.095954                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 136582.039854                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 136582.039854                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data      5567000                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total      5567000                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data      1026390                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total      1026390                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data      6593390                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total      6593390                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.155670                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.155670                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data       416248                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total       416248                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data  56523086667                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total  56523086667                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.063131                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 135791.851653                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 135791.851653                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.987567                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          116842730                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         12231942                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             9.552263                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.000110                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.987457                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1152286782                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1152286782                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           17                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     46450425                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        46450442                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           17                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     46450425                       # number of overall hits
system.cpu0.icache.overall_hits::total       46450442                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          344                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           346                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          344                       # number of overall misses
system.cpu0.icache.overall_misses::total          346                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     47455164                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     47455164                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     47455164                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     47455164                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           19                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     46450769                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     46450788                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           19                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     46450769                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     46450788                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.105263                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.105263                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 137951.058140                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 137153.653179                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 137951.058140                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 137153.653179                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           67                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           67                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           67                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           67                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          277                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          277                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     39462165                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     39462165                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     39462165                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     39462165                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 142462.689531                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 142462.689531                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 142462.689531                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 142462.689531                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           17                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     46450425                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       46450442                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          344                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          346                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     47455164                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     47455164                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     46450769                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     46450788                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 137951.058140                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 137153.653179                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           67                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           67                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          277                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     39462165                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     39462165                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 142462.689531                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 142462.689531                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          125.845617                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           46450721                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         166490.039427                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   123.845617                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.241886                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.245792                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        371606583                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       371606583                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        9576683                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5576571                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean     16954525                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         3860                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         3860                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       2655539                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      2655538                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      9576684                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          558                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     36703036                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           36703594                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port        17856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1565655808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1565673664                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                     10299666                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              659178624                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      22535753                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000160                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.012652                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            22532145     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3608      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        22535753                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     16293828160                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         277055                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy    12220993440                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1931775                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1931775                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1931775                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1931775                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          277                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data     10300167                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     10300448                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          277                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data     10300167                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     10300448                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     39271689                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 1578434054589                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1578473326278                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     39271689                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 1578434054589                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1578473326278                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          277                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data     12231942                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     12232223                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          277                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data     12231942                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     12232223                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.842071                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.842075                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.842071                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.842075                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 141775.050542                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 153243.540089                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 153243.172169                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 141775.050542                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 153243.540089                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 153243.172169                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks     10299666                       # number of writebacks
system.cpu0.l2cache.writebacks::total        10299666                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          277                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data     10300167                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     10300444                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          277                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data     10300167                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     10300444                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     39179448                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 1575004099644                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1575043279092                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     39179448                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 1575004099644                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1575043279092                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.842071                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.842075                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.842071                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.842075                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 141442.050542                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 152910.540154                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 152910.231743                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 141442.050542                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 152910.540154                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 152910.231743                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             10299666                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      2853537                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      2853537                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      2853537                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      2853537                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      9377858                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      9377858                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      9377858                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      9377858                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         3860                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         3860                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         3860                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         3860                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       213598                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       213598                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data      2441941                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      2441941                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data 359988914736                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 359988914736                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      2655539                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      2655539                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.919565                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.919565                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 147419.169724                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 147419.169724                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data      2441941                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      2441941                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 359175748716                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 359175748716                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.919565                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.919565                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 147086.169861                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 147086.169861                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1718177                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1718177                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          277                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      7858226                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      7858507                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     39271689                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1218445139853                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 1218484411542                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      9576403                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      9576684                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.820582                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.820587                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 141775.050542                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 155053.461157                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 155052.914191                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          277                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      7858226                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      7858503                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     39179448                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1215828350928                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 1215867530376                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.820582                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820587                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 141442.050542                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 154720.461199                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 154719.993156                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4088.108100                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          24467476                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        10303762                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.374616                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.613905                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.013288                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.000438                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     1.319997                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4086.160472                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000150                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000003                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000322                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.997598                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.998073                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0         1201                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          686                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2          161                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          203                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4         1845                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       401783666                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      401783666                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 554929523991                       # Cumulative time (in ticks) in various power states
system.cpu0.thread30511.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread30511.numOps                      0                       # Number of Ops committed
system.cpu0.thread30511.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            1                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     94455889                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        94455890                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            1                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     99931277                       # number of overall hits
system.cpu1.dcache.overall_hits::total       99931278                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     36595109                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      36595110                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     37631595                       # number of overall misses
system.cpu1.dcache.overall_misses::total     37631596                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 3688626040781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 3688626040781                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 3688626040781                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 3688626040781                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            2                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    131050998                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    131051000                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            2                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    137562872                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    137562874                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.279243                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.279243                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.273559                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.273559                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 100795.601969                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100795.599215                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 98019.391439                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98019.388834                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1807613                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           9335                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   193.638243                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     12090862                       # number of writebacks
system.cpu1.dcache.writebacks::total         12090862                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data     24909119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     24909119                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data     24909119                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     24909119                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data     11685990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     11685990                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data     12098162                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     12098162                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 1539658456484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1539658456484                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 1596553086236                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1596553086236                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.089171                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.089171                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.087946                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.087946                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 131752.505050                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 131752.505050                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 131966.581885                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 131966.581885                       # average overall mshr miss latency
system.cpu1.dcache.replacements              12090862                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            1                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     70689035                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       70689036                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            1                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     33970736                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     33970737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 3322028054592                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3322028054592                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    104659771                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    104659773                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.500000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.324583                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.324583                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 97790.876671                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 97790.873792                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data     24908906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     24908906                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      9061830                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      9061830                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 1173954282588                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1173954282588                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.086584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.086584                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 129549.360625                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 129549.360625                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     23766854                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      23766854                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      2624373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2624373                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data 366597986189                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 366597986189                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     26391227                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     26391227                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.099441                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.099441                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 139689.741584                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 139689.741584                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          213                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          213                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      2624160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      2624160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data 365704173896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 365704173896                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.099433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.099433                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 139360.471121                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 139360.471121                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data      5475388                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total      5475388                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data      1036486                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total      1036486                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data      6511874                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total      6511874                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.159169                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.159169                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data       412172                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total       412172                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data  56894629752                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total  56894629752                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.063295                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.063295                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 138036.134798                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 138036.134798                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.987584                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          112029571                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         12091374                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.265247                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.000025                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.987559                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          505                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1112594366                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1112594366                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           22                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     44852879                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        44852901                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           22                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     44852879                       # number of overall hits
system.cpu1.icache.overall_hits::total       44852901                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          344                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           346                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          344                       # number of overall misses
system.cpu1.icache.overall_misses::total          346                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     55720890                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     55720890                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     55720890                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     55720890                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           24                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     44853223                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     44853247                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           24                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     44853223                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     44853247                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.083333                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.083333                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 161979.331395                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161043.034682                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 161979.331395                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161043.034682                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           73                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           73                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           73                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst          271                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          271                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst          271                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          271                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst     48222396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     48222396                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst     48222396                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     48222396                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 177942.420664                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 177942.420664                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 177942.420664                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 177942.420664                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           22                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     44852879                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       44852901                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          344                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          346                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     55720890                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     55720890                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     44853223                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     44853247                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 161979.331395                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161043.034682                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           73                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst          271                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          271                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst     48222396                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     48222396                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 177942.420664                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 177942.420664                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          123.242245                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           44853174                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              273                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         164297.340659                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   121.242245                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.003906                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.236801                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.240708                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          272                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          201                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.531250                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        358826249                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       358826249                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         24                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        9474265                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5504585                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean     22816006                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq         6810                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp         6810                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       2617382                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      2617382                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      9474265                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          545                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     36287230                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           36287775                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port        17408                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1547663104                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1547680512                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                     16229730                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic             1038702720                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      28328205                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.185400                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.388622                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            23076146     81.46%     81.46% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1             5252058     18.54%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        28328205                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     16107594884                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy         271393                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy    12081549357                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      1082810                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        1082810                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      1082810                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       1082810                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst          270                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data     11008563                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     11008836                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst          270                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data     11008563                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     11008836                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     47821464                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 1582490427806                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1582538249270                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     47821464                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 1582490427806                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1582538249270                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst          270                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data     12091373                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     12091646                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst          270                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data     12091373                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     12091646                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.910448                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.910450                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.910448                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.910450                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 177116.533333                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 143750.862652                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 143751.641797                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 177116.533333                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 143750.862652                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 143751.641797                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks     16229729                       # number of writebacks
system.cpu1.l2cache.writebacks::total        16229729                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst          270                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data     11008563                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     11008833                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst          270                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data     11008563                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     11008833                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     47731554                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 1578824576327                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1578872307881                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     47731554                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 1578824576327                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1578872307881                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.910448                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.910449                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.910448                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.910449                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 176783.533333                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 143417.862652                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 143418.680970                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 176783.533333                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 143417.862652                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 143418.680970                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             16229729                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      2716626                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      2716626                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      2716626                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      2716626                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      9346248                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      9346248                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      9346248                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      9346248                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data         6730                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total         6730                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data           80                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total           80                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data       990675                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total       990675                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data         6810                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total         6810                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.011747                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.011747                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data 12383.437500                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total 12383.437500                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data           80                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total           80                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data      1440891                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total      1440891                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.011747                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.011747                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data 18011.137500                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18011.137500                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       115353                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       115353                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data      2502029                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      2502029                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data 362862002104                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 362862002104                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      2617382                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      2617382                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.955928                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.955928                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 145027.096850                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 145027.096850                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data      2502029                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      2502029                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 362028826447                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 362028826447                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.955928                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.955928                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 144694.096850                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 144694.096850                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data       967457                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       967457                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst          270                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      8506534                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      8506807                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     47821464                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1219628425702                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 1219676247166                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst          270                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      9473991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      9474264                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.897883                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.897886                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 177116.533333                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 143375.483564                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 143376.503918                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          270                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      8506534                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      8506804                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     47731554                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1216795749880                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 1216843481434                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.897883                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.897885                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 176783.533333                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 143042.483564                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 143043.554481                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2221.068653                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          24161304                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        16232358                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            1.488465                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   267.650112                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     2.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     0.000110                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    53.192682                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  1898.225750                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.065344                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000488                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000000                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.012986                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.463434                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.542253                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2629                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          390                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          634                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3          536                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4         1049                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.641846                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       403261142                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      403261142                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 554929523991                       # Cumulative time (in ticks) in various power states
system.cpu1.thread-22008.numInsts                   0                       # Number of Instructions committed
system.cpu1.thread-22008.numOps                     0                       # Number of Ops committed
system.cpu1.thread-22008.numMemRefs                 0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            2                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     98800882                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        98800884                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            2                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    104331259                       # number of overall hits
system.cpu2.dcache.overall_hits::total      104331261                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     36796443                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      36796445                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     37853639                       # number of overall misses
system.cpu2.dcache.overall_misses::total     37853641                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 3711599023778                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 3711599023778                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 3711599023778                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 3711599023778                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data            4                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    135597325                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    135597329                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data            4                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    142184898                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    142184902                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.271366                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.271366                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.266228                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.266228                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 100868.418825                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100868.413342                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 98051.313476                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98051.308295                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      2127552                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           9930                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   214.254985                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     12207494                       # number of writebacks
system.cpu2.dcache.writebacks::total         12207494                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data     25000619                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     25000619                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data     25000619                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     25000619                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data     11795824                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     11795824                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data     12211494                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     12211494                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 1540557594422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1540557594422                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 1596122447615                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1596122447615                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.086992                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.086992                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.085885                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.085885                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 130601.948149                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 130601.948149                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 130706.566094                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 130706.566094                       # average overall mshr miss latency
system.cpu2.dcache.replacements              12207494                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            2                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     73801334                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       73801336                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     34142856                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     34142858                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 3347663821164                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3347663821164                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    107944190                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    107944194                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.500000                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.316301                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.316301                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 98048.734446                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 98048.728702                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data     25000357                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     25000357                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      9142499                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      9142499                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 1177528005954                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1177528005954                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.084697                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.084697                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 128797.170878                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 128797.170878                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     24999548                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      24999548                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      2653587                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      2653587                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data 363935202614                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 363935202614                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     27653135                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     27653135                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.095960                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.095960                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 137148.396723                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 137148.396723                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          262                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          262                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      2653325                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      2653325                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data 363029588468                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 363029588468                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.095950                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.095950                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 136820.626372                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 136820.626372                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data      5530377                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total      5530377                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data      1057196                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total      1057196                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data      6587573                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total      6587573                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.160483                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.160483                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data       415670                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total       415670                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data  55564853193                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total  55564853193                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.063099                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.063099                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 133675.399218                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 133675.399218                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.987533                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          116542834                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         12208006                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.546427                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     18219162245355                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.000110                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.987422                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999975                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1149687222                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1149687222                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          4                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           17                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst     46376392                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        46376409                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           17                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst     46376392                       # number of overall hits
system.cpu2.icache.overall_hits::total       46376409                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          340                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           342                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          340                       # number of overall misses
system.cpu2.icache.overall_misses::total          342                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     52309638                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     52309638                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     52309638                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     52309638                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           19                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst     46376732                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     46376751                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           19                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst     46376732                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     46376751                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.105263                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.105263                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 153851.876471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 152952.157895                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 153851.876471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 152952.157895                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           63                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           63                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           63                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           63                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst          277                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst          277                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst     44674614                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     44674614                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst     44674614                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     44674614                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 161280.194946                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 161280.194946                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 161280.194946                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 161280.194946                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           17                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst     46376392                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       46376409                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            2                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          340                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          342                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     52309638                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     52309638                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           19                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst     46376732                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     46376751                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.105263                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 153851.876471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 152952.157895                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           63                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           63                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst          277                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          277                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst     44674614                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     44674614                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 161280.194946                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 161280.194946                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          125.453498                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           46376688                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              279                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         166224.688172                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     2.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   123.453498                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.003906                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.241120                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.245026                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          279                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           77                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          202                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.544922                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        371014287                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       371014287                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         19                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        9558439                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5541527                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean     16949803                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq         3516                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp         3516                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       2649846                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      2649846                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      9558439                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          558                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     36630538                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           36631096                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port        17856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1562592000                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1562609856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                     10283836                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              658165504                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      22495638                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000155                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.012469                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            22492140     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3498      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        22495638                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     16261823210                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy         276723                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy    12196966824                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      1923575                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        1923575                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      1923575                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       1923575                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst          277                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data     10284429                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     10284710                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst          277                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data     10284429                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     10284710                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     44483805                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 1578799638307                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1578844122112                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     44483805                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 1578799638307                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1578844122112                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst          277                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data     12208004                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     12208285                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst          277                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data     12208004                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     12208285                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.842433                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.842437                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.842433                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.842437                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 160591.353791                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 153513.592082                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 153513.723004                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 160591.353791                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 153513.592082                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 153513.723004                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks     10283836                       # number of writebacks
system.cpu2.l2cache.writebacks::total        10283836                       # number of writebacks
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst          277                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data     10284429                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     10284706                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst          277                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data     10284429                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     10284706                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     44391564                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 1575374923450                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1575419315014                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     44391564                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 1575374923450                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1575419315014                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.842433                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.842437                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.842433                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.842437                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 160258.353791                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 153180.592082                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 153180.782709                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 160258.353791                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 153180.592082                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 153180.782709                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             10283836                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      2839447                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      2839447                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      2839447                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      2839447                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      9368020                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      9368020                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      9368020                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      9368020                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data         3516                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total         3516                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data         3516                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total         3516                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       212487                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       212487                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data      2437359                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      2437359                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data 359806351815                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 359806351815                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      2649846                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      2649846                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.919812                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.919812                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 147621.401613                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 147621.401613                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data      2437359                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      2437359                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 358994711268                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 358994711268                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.919812                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.919812                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 147288.401613                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 147288.401613                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      1711088                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      1711088                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst          277                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      7847070                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      7847351                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     44483805                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1218993286492                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 1219037770297                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      9558158                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      9558439                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.820981                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.820987                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 160591.353791                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 155343.750787                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 155343.856837                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          277                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      7847070                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      7847347                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     44391564                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1216380212182                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 1216424603746                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.820981                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.820986                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 160258.353791                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 155010.750787                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 155010.936020                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4088.128763                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          24419268                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        10287932                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.373584                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.637516                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.013951                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     0.000438                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst     1.583547                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  4085.893311                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000156                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000003                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.000387                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.997533                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.998078                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          880                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1168                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          227                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4         1820                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       400996396                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      400996396                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 554929523991                       # Cumulative time (in ticks) in various power states
system.cpu2.thread30511.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread30511.numOps                      0                       # Number of Ops committed
system.cpu2.thread30511.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            4                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     95355213                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        95355217                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            4                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    100828709                       # number of overall hits
system.cpu3.dcache.overall_hits::total      100828713                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     36641950                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      36641951                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     37692727                       # number of overall misses
system.cpu3.dcache.overall_misses::total     37692728                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 3702699071009                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 3702699071009                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 3702699071009                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 3702699071009                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    131997163                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    131997168                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    138521436                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    138521441                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.200000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.277596                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.277596                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.200000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.272108                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.272108                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 101050.819375                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 101050.816618                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 98233.780512                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 98233.777906                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1931792                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           9955                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   194.052436                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     12102061                       # number of writebacks
system.cpu3.dcache.writebacks::total         12102061                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data     24944536                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     24944536                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data     24944536                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     24944536                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data     11697414                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     11697414                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data     12109866                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     12109866                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 1548756416429                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1548756416429                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 1605342855680                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1605342855680                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.088619                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.088619                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.087422                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.087422                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 132401.607435                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 132401.607435                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 132564.873606                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 132564.873606                       # average overall mshr miss latency
system.cpu3.dcache.replacements              12102061                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            4                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     71317621                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       71317625                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            1                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     34013459                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     34013460                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 3335484767742                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3335484767742                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            5                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    105331080                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    105331085                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.200000                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.322919                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.322919                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 98063.674375                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 98063.671492                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data     24944305                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     24944305                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      9069154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      9069154                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 1182439826217                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1182439826217                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.086101                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.086101                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 130380.388978                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 130380.388978                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     24037592                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      24037592                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      2628491                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      2628491                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data 367214303267                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 367214303267                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     26666083                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     26666083                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.098571                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.098571                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 139705.368315                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 139705.368315                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          231                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          231                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      2628260                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      2628260                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data 366316590212                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 366316590212                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.098562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.098562                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 139376.085399                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 139376.085399                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data      5473496                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total      5473496                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data      1050777                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total      1050777                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data      6524273                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total      6524273                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.161057                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.161057                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data       412452                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total       412452                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data  56586439251                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total  56586439251                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.063218                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.063218                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 137195.211203                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 137195.211203                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.987558                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          112938718                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         12102573                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             9.331794                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.000025                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.987533                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          362                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1120274101                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1120274101                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          5                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           20                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     45190893                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        45190913                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           20                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     45190893                       # number of overall hits
system.cpu3.icache.overall_hits::total       45190913                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          346                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           348                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          346                       # number of overall misses
system.cpu3.icache.overall_misses::total          348                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     48706911                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     48706911                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     48706911                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     48706911                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     45191239                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     45191261                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     45191239                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     45191261                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.090909                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000008                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.090909                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000008                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 140771.419075                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 139962.387931                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 140771.419075                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 139962.387931                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           70                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           70                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           70                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           70                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst          276                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     41487138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     41487138                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     41487138                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     41487138                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 150315.717391                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 150315.717391                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 150315.717391                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 150315.717391                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           20                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     45190893                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       45190913                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            2                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          346                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          348                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     48706911                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     48706911                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     45191239                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     45191261                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.090909                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000008                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 140771.419075                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 139962.387931                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           70                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           70                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     41487138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     41487138                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 150315.717391                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 150315.717391                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          124.263882                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           45191191                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              278                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         162558.241007                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     2.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   122.263882                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.003906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.238797                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.242703                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          277                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           68                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.541016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        361530366                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       361530366                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        9481878                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5517030                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean     22818405                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq         7317                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp         7317                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       2620974                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      2620973                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      9481878                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          556                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     36321842                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           36322398                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        17792                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1549096576                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1549114368                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                     16233374                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic             1038935936                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      28343563                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.185321                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.388558                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            23090896     81.47%     81.47% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1             5252666     18.53%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        28343563                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     16122691748                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           2.9                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy         275724                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy    12092905989                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          2.2                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst            1                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      1091018                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        1091019                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst            1                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      1091018                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       1091019                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          275                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data     11011555                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     11011833                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          275                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data     11011555                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     11011833                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     41290668                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 1591239172295                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1591280462963                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     41290668                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 1591239172295                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1591280462963                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst          276                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data     12102573                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     12102852                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst          276                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data     12102573                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     12102852                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.996377                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.909852                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.909854                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.996377                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.909852                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.909854                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 150147.883636                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 144506.309263                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 144506.410782                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 150147.883636                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 144506.309263                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 144506.410782                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks     16233374                       # number of writebacks
system.cpu3.l2cache.writebacks::total        16233374                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          275                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data     11011555                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     11011830                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          275                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data     11011555                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     11011830                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     41199093                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 1587572324813                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1587613523906                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     41199093                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 1587572324813                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1587613523906                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.996377                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.909852                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.909854                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.996377                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.909852                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.909854                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 149814.883636                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 144173.309293                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 144173.450181                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 149814.883636                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 144173.309293                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 144173.450181                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             16233374                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      2726179                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      2726179                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      2726179                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      2726179                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      9348008                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      9348008                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      9348008                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      9348008                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data         7226                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total         7226                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data           91                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total           91                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data      1046619                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total      1046619                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data         7317                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total         7317                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.012437                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.012437                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 11501.307692                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 11501.307692                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data           91                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total           91                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data      1639692                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total      1639692                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.012437                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.012437                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18018.593407                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18018.593407                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       117255                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       117255                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data      2503719                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      2503719                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data 363458860979                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 363458860979                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      2620974                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      2620974                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.955263                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.955263                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 145167.593080                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 145167.593080                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data      2503719                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      2503719                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 362625122885                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 362625122885                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.955263                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.955263                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 144834.593213                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 144834.593213                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst            1                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       973763                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       973764                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          275                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      8507836                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      8508114                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     41290668                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1227780311316                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 1227821601984                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst          276                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      9481599                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      9481878                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.996377                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.897300                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.897303                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 150147.883636                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 144311.704094                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 144311.841847                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          275                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      8507836                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      8508111                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     41199093                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1224947201928                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 1224988401021                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.996377                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.897300                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.897302                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 149814.883636                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 143978.704094                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 143978.892732                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2255.612427                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          24184321                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        16236139                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            1.489536                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    18219162244356                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks   267.187078                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     0.004197                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     0.000110                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    68.722719                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  1919.698323                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.065231                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000001                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000000                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.016778                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.468676                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.550687                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2765                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          852                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2           80                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3          554                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         1164                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.675049                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       403631659                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      403631659                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 18219162255012                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 554929523991                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            32720778                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty      20214580                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      31616127                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict          25228479                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               955                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              955                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            9884264                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           9884262                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       32720779                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     30897001                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     33038144                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     30849799                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     33047098                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total               127832042                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port   1318179392                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port   1409840448                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port   1316165696                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port   1410220160                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               5454405696                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                          34439137                       # Total snoops (count)
system.l3bus.snoopTraffic                   589482112                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           77454309                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 77454309    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             77454309                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          43098903061                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                7.8                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          6873627949                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          7345464830                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               1.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          6864018292                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               1.2                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          7347045512                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               1.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data      1675942                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2376770                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      1660114                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2378959                       # number of demand (read+write) hits
system.l3cache.demand_hits::total             8091785                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data      1675942                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2376770                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      1660114                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2378959                       # number of overall hits
system.l3cache.overall_hits::total            8091785                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            1                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          277                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      8624225                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          270                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      8631402                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          277                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      8624315                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          275                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      8632203                       # number of demand (read+write) misses
system.l3cache.demand_misses::total          34513258                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            1                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            1                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          277                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      8624225                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          270                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      8631402                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          277                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      8624315                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          275                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      8632203                       # number of overall misses
system.l3cache.overall_misses::total         34513258                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     38054570                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 1508986100134                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     46618997                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 1500025781565                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     43256029                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 1509548227113                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     40062562                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 1508721868773                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 6027449969743                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     38054570                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 1508986100134                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     46618997                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 1500025781565                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     43256029                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 1509548227113                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     40062562                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 1508721868773                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 6027449969743                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            1                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          277                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data     10300167                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst          270                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data     11008172                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst          277                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data     10284429                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          275                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data     11011162                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        42605043                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            1                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          277                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data     10300167                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst          270                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data     11008172                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst          277                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data     10284429                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          275                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data     11011162                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       42605043                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.837290                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.784090                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.838580                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.783950                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.810074                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.837290                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.784090                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.838580                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.783950                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.810074                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 137381.119134                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 174970.632159                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 172662.951852                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 173787.037328                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 156158.949458                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 175033.985553                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 145682.043636                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 174778.311953                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 174641.581787                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 137381.119134                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 174970.632159                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 172662.951852                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 173787.037328                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 156158.949458                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 175033.985553                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 145682.043636                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 174778.311953                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 174641.581787                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks        9210658                       # number of writebacks
system.l3cache.writebacks::total              9210658                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          277                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      8624225                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          270                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      8631402                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          277                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      8624315                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          275                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      8632203                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total     34513244                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          277                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      8624225                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          270                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      8631402                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          277                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      8624315                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          275                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      8632203                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total     34513244                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     36209750                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 1451548761634                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     44820797                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 1442540644245                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     41411209                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 1452110289213                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     38231062                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 1451231396793                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 5797591764703                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     36209750                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 1451548761634                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     44820797                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 1442540644245                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     41411209                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 1452110289213                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     38231062                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 1451231396793                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 5797591764703                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.837290                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.784090                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.838580                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.783950                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.810074                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.837290                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.784090                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.838580                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.783950                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.810074                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 130721.119134                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 168310.632159                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 166002.951852                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 167127.037328                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 149498.949458                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 168373.985553                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 139022.043636                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 168118.311953                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 167981.652629                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 130721.119134                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 168310.632159                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 166002.951852                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 167127.037328                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 149498.949458                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 168373.985553                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 139022.043636                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 168118.311953                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 167981.652629                       # average overall mshr miss latency
system.l3cache.replacements                  34439137                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks     11003922                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total     11003922                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks     11003922                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total     11003922                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     31616127                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     31616127                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     31616127                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     31616127                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus1.data          471                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data          484                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             955                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data          471                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data          484                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          955                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       226259                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       284443                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       232432                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       285837                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          1028971                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.switch_cpus0.data      2215682                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data      2217195                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data      2204927                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data      2217489                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total        8855293                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data 346042650879                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data 347857927156                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data 345793147743                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data 348431010176                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total 1388124735954                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.switch_cpus0.data      2441941                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data      2501638                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data      2437359                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data      2503326                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      9884264                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.907345                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.886297                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.904638                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.885817                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.895898                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 156178.842848                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 156890.993871                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 156827.481247                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 157128.630706                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 156756.499864                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data      2215682                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data      2217195                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data      2204927                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data      2217489                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total      8855293                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data 331286208759                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data 333091408456                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data 331108333923                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data 333662533436                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total 1329148484574                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.907345                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.886297                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.904638                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.885817                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.895898                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 149518.842848                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 150230.993871                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 150167.481247                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 150468.630706                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 150096.499864                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      1449683                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2092327                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      1427682                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2093122                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      7062814                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            1                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          277                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      6408543                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          270                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      6414207                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          277                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      6419388                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          275                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      6414714                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total     25657965                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     38054570                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 1162943449255                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     46618997                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 1152167854409                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     43256029                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 1163755079370                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     40062562                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 1160290858597                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 4639325233789                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      7858226                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst          270                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      8506534                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst          277                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      7847070                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          275                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      8507836                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     32720779                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.815520                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.754033                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.818062                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.753977                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.784149                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 137381.119134                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 181467.682944                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 172662.951852                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 179627.482307                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 156158.949458                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 181287.543200                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 145682.043636                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 180879.593166                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 180814.231908                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          277                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      6408543                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          270                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      6414207                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          277                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      6419388                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          275                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      6414714                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total     25657951                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     36209750                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 1120262552875                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     44820797                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 1109449235789                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     41411209                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 1121001955290                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     38231062                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 1117568863357                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 4468443280129                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.815520                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.754033                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.818062                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.753977                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.784149                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 130721.119134                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 174807.682944                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 166002.951852                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 172967.482307                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 149498.949458                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 174627.543200                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 139022.043636                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 174219.593166                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 174154.330567                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            64968.142116                       # Cycle average of tags in use
system.l3cache.tags.total_refs               50712789                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             42591662                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.190674                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         18219194581653                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 64968.142116                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.991335                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.991335                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        59785                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         2244                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         8475                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        18555                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        30511                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.912247                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses           1406208414                       # Number of tag accesses
system.l3cache.tags.data_accesses          1406208414                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   9210658.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   8623839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   8631111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       277.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   8624008.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       275.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   8631959.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.046856384570                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       574999                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       574999                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            50345847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            8752702                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34513244                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    9210658                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34513244                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  9210658                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   1228                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       9.60                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      63.35                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        30                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34513244                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              9210658                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1892730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 3047097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 3772541                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3895227                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 3308608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2650086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2028959                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1513374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1093789                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  833804                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 669700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 583106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 546748                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 544387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 558603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 580757                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 604492                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 625981                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 639143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 642579                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                 633036                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                 608986                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                 570247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                 520133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                 460344                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                 394669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                 329172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                 265195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                 206898                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                 155843                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                 113197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                  79572                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                  53992                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                  35384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                  22043                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                  13433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                   7979                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                   4608                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                   2602                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                   1432                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                    759                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                    386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                    196                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                    108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                     49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  23789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  71049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                 148187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                 245034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                 347538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                 437106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                 505337                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                 552966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                 586358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                 612639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                 633365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                 647623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                 653764                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                 655832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                 656822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                 642353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                 181326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                 107770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                  68843                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                  46644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                  33579                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                  25632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                  20378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                  16973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                  14793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                  13103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                  11985                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                  11216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                  10590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                  10080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                   9938                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                   9853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                  10096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                  10397                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                  10804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                  11325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                  11989                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                  12543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                  13093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                  13761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                  14298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                  14968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                  15615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                  16126                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                  24970                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                  39401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                  52672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                  61684                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                  66751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                  69096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                  70058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                 70188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                 69824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                 69324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                 69100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                 68758                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                 67988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                 67146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                 66569                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                 67029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                 23371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                  8193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                  3299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                  1445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                   763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                   422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                   223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                   135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                    77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                    36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                    12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                    10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                    13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                    10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                    17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                    43                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples       574999                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      60.021002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3510.458465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-32767       574990    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-98303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-163839            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::163840-196607            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::393216-425983            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::458752-491519            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::589824-622591            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::622592-655359            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.57286e+06-1.60563e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1.83501e+06-1.86778e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        574999                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       574999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018478                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.016220                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.324937                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           571342     99.36%     99.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              844      0.15%     99.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1187      0.21%     99.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              767      0.13%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              361      0.06%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              229      0.04%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              117      0.02%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               50      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               32      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               15      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                9      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                5      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                4      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::35                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::37                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::39                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::51                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::79                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        574999                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   78592                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys              2208847616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            589482112                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3980.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1062.26                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  554929480368                       # Total gap between requests
system.mem_ctrls.avgGap                      12691.67                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst        17728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    551925696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        17280                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    552391104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        17728                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    551936512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        17600                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    552445376                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks    589478976                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 31946.398384866879                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 994586990.256144404411                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 31139.088678390101                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 995425669.711215734482                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 31946.398384866879                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 994606481.019057989120                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 31715.738468730658                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 995523469.515657544136                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1062259149.751770257950                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          277                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      8624225                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          270                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      8631402                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          277                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      8624315                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          275                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      8632203                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      9210658                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst     25816636                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 1127917084876                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     34682523                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 1118686018355                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     31004304                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 1128471878121                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     27916836                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 1127337424201                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 34721340512954                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     93200.85                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data    130784.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst    128453.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data    129606.52                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst    111928.90                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data    130847.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst    101515.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data    130596.72                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   3769691.65                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses         28415700                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets             140999                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                    10799                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                 710299                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            5                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            5                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8           10                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            8                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            1                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data           64                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst        17728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    551950400                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        17280                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    552409728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        17728                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    551956160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        17600                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    552460992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total    2208848512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst        17728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        17280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        17728                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        17600                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        70848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks    589482112                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total    589482112                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      8624225                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          270                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      8631402                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          277                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      8624315                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          275                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      8632203                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total       34513258                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      9210658                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       9210658                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data          115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst          231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data          115                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        31946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    994631508                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        31139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    995459231                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        31946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    994641887                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        31716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    995551610                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3980412598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst          231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst          231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst          231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst          231                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        31946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        31139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        31946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        31716                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       127670                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks   1062264801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total      1062264801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks   1062264801                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data          115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst          231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data          115                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        31946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    994631508                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        31139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    995459231                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        31946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    994641887                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        31716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    995551610                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      5042677399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts             34512016                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             9210609                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0      1087400                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1      1089714                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2      1059109                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3      1076407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4      1060664                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5      1064339                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6      1073218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7      1068393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8      1082330                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9      1080343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10      1080214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11      1082435                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12      1079503                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13      1081117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14      1081070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15      1089050                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16      1104150                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17      1103985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18      1064678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19      1069000                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20      1070440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21      1082652                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22      1083989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23      1088427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24      1099779                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25      1102900                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26      1084633                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27      1078828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28      1051684                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29      1052222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30      1068422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31      1070921                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0       287052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1       288573                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2       283779                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3       286817                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4       284536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5       285895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6       287147                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7       287755                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8       290049                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9       290000                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10       288175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11       289085                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12       287735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13       288678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14       288253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15       289795                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16       291369                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17       291660                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18       286710                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19       287864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20       287357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21       289359                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22       288060                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23       288848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24       292464                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25       292902                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26       288088                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27       287486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28       282971                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29       283281                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30       284190                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31       284676                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            3898847641980                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat          114994037312                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       4502531825852                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat               112970.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat          130462.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits            13719646                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits            1587205                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            39.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           17.23                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples     28415774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    98.475164                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.652600                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   102.104105                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127     21491576     75.63%     75.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255      5383983     18.95%     94.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       840127      2.96%     97.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511       273224      0.96%     98.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639       139437      0.49%     98.99% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        79702      0.28%     99.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        51459      0.18%     99.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        38712      0.14%     99.59% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       117554      0.41%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total     28415774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead            2208769024                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten          589478976                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3980.269358                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW             1062.259150                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   26.25                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               20.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               5.53                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               35.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    88621751994.047897                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    117821483099.754837                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   145168472702.665558                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  34618037084.064774                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 197843008184.863708                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 467853322340.525269                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 2777462138.576032                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  1054703537544.884521                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1900.608043                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    171976044                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  49982800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 504774747947                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           25657965                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      9210658                       # Transaction distribution
system.membus.trans_dist::CleanEvict         25228478                       # Transaction distribution
system.membus.trans_dist::ReadExReq           8855293                       # Transaction distribution
system.membus.trans_dist::ReadExResp          8855293                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq       25657965                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port    103465652                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total    103465652                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total              103465652                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port   2798330624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total   2798330624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total              2798330624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34513258                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34513258    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34513258                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy         35230076167                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               6.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy        62962112257                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.3                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups       36905260                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     34466122                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       611483                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     19967095                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       19961472                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.971839                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         919649                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups       916276                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits       903084                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses        13192                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted          232                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    135473875                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         1042                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       611214                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples   1647791825                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     0.271268                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     1.282724                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0   1542329916     93.60%     93.60% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     36725772      2.23%     95.83% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5233086      0.32%     96.15% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      9321657      0.57%     96.71% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      9984479      0.61%     97.32% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3332496      0.20%     97.52% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      3882098      0.24%     97.76% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3916032      0.24%     97.99% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     33066289      2.01%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total   1647791825                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     446992435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          107949271                       # Number of memory references committed
system.switch_cpus0.commit.loads             80236816                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          23624430                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         287099445                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          242688981                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls       836070                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       267809      0.06%      0.06% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    187368802     41.92%     41.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     41.98% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd     72687698     16.26%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu        53360      0.01%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.25% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     28564268      6.39%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp     29488972      6.60%     71.24% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      5675767      1.27%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     14936488      3.34%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.85% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     16947031      3.79%     79.64% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      7929960      1.77%     81.42% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63289785     14.16%     95.57% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19782495      4.43%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    446992435                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     33066289                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        15314681                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles   1567028355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         52860633                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     29516504                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       1694329                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     17739998                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred          398                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     625988073                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts         2446                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          124692782                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           65130722                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              2728256                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               329659                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       850301                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             360045040                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches           36905260                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     21784205                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles           1663866204                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles        3389414                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.miscStallCycles          116                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.pendingTrapStallCycles         3183                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.cacheLines         46450769                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples   1666414511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     0.412898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     1.647226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0      1551820080     93.12%     93.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         4923483      0.30%     93.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12904440      0.77%     94.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         7651794      0.46%     94.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         6736872      0.40%     95.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        10243633      0.61%     95.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         6409073      0.38%     96.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         8050338      0.48%     96.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        57674798      3.46%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total   1666414511                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.022146                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.216054                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           46450968                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                  227                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            1088742                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       36005178                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses         1383                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         7430                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      38984022                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads      7962866                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache          8247                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 554929534980                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       1694329                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        26802426                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      916473559                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         69000663                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles    652443525                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     611979005                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      8918069                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents     146575620                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents     291292323                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents     322844606                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    625096423                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         1461890398                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       607150931                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        384903904                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    472518032                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       152578158                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts        163897262                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              2183183254                       # The number of ROB reads
system.switch_cpus0.rob.writes             1183563473                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000000                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          446992435                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       35214299                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     33147173                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect       567079                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     19191473                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       19186875                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.976041                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed         808758                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups       809204                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits       796308                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses        12896                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          214                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    132597058                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          771                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       566886                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples   1648180379                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     0.260041                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     1.252813                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0   1545780422     93.79%     93.79% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     36291310      2.20%     95.99% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      5158493      0.31%     96.30% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      8997519      0.55%     96.85% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      9851289      0.60%     97.45% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3107464      0.19%     97.63% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      4006101      0.24%     97.88% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3887391      0.24%     98.11% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     31100390      1.89%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total   1648180379                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    240094013                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     428594792                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          103440675                       # Number of memory references committed
system.switch_cpus1.commit.loads             77051194                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          22345824                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating         277471356                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          231054216                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls       746529                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       198092      0.05%      0.05% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    178654367     41.68%     41.73% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult            0      0.00%     41.73% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv            0      0.00%     41.73% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd     70093568     16.35%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.08% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu        39500      0.01%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     58.09% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     27687994      6.46%     64.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.55% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp     28562948      6.66%     71.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt      5437120      1.27%     72.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult     14480528      3.38%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.87% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     15953151      3.72%     79.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite      7352384      1.72%     81.30% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     61098043     14.26%     95.56% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     19037097      4.44%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    428594792                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     31100390                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        15006559                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles   1570582718                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         50012456                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     29171234                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1634538                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     17022716                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred          330                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     603284749                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts         1938                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          120318085                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           63315356                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              2713630                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               328805                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles       828403                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             347751714                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           35214299                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     20791941                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles           1663942089                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3269702                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles          123                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.pendingTrapStallCycles         2042                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.cacheLines         44853223                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples   1666407508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     0.398696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     1.619940                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0      1555676784     93.36%     93.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4774427      0.29%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12497092      0.75%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         7349586      0.44%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         6566481      0.39%     95.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         9848426      0.59%     95.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         6315071      0.38%     96.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         7862536      0.47%     96.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        55517105      3.33%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total   1666407508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.021131                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.208678                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           44853408                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                  215                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads             938319                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       35378710                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses         1019                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation         5896                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      38361010                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads      7423568                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache          8955                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 554929534980                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1634538                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        26345184                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      917851014                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         65962254                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles    654614515                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     589675315                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      8714852                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents     150193357                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents     290391833                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents     325674483                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    602331634                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         1408611082                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       584136690                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups        372517342                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    453457158                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       148874475                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts        162687612                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              2164449706                       # The number of ROB reads
system.switch_cpus1.rob.writes             1140616776                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        240094013                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          428594792                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups       36850851                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     34417954                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect       611011                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     19941667                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       19936102                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.972094                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed         916588                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups       913223                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits       900110                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses        13113                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted          233                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    135471419                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         1041                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       610736                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples   1647781960                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.270460                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.276795                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0   1541357477     93.54%     93.54% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     37784207      2.29%     95.83% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5177244      0.31%     96.15% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      9236596      0.56%     96.71% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4     10624976      0.64%     97.35% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3157100      0.19%     97.55% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      4108303      0.25%     97.79% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3813272      0.23%     98.03% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     32522785      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total   1647781960                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    249249056                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     445658889                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          107653607                       # Number of memory references committed
system.switch_cpus2.commit.loads             80002844                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                100                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          23566685                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating         286121707                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          242080737                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls       832945                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       267803      0.06%      0.06% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    186855673     41.93%     41.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     41.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     41.99% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd     72445962     16.26%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu        53360      0.01%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     58.26% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     28457824      6.39%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp     29389457      6.59%     71.24% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt      5655467      1.27%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.51% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     14879736      3.34%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.84% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     16913894      3.80%     79.64% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite      7919876      1.78%     81.42% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     63088950     14.16%     95.57% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     19730887      4.43%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    445658889                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     32522785                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        15470543                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles   1567044568                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         52242113                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     29953618                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       1692838                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     17715633                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred          392                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     624597401                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts         2429                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          123239148                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           65036118                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              2727317                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               329525                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles       853015                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             359268181                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches           36850851                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     21752800                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles           1663855341                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles        3386430                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.miscStallCycles          108                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.pendingTrapStallCycles         2010                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.cacheLines         46376732                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          178                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples   1666403689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.412049                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     1.645404                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0      1551980070     93.13%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1         4933825      0.30%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12919331      0.78%     94.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         7637643      0.46%     94.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         6721655      0.40%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        10252069      0.62%     95.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6         6439067      0.39%     96.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7         7987381      0.48%     96.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        57532648      3.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total   1666403689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.022113                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.215588                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses           46376923                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                  219                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads            1085690                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       35987351                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses         1349                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation         7234                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      38959796                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads      6886597                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          9552                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 554929534980                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       1692838                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        26970497                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      925341654                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         68829506                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles    643569185                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     610602470                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      8830897                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents     138219297                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents     287374468                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents     318049774                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    623701344                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         1458648169                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups       606113157                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups        383600698                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps    471130607                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       152570627                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts        165247020                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              2182391759                       # The number of ROB reads
system.switch_cpus2.rob.writes             1180890375                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        249249056                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          445658889                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       35593441                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     33429538                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect       577166                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     19354106                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       19349184                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.974569                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed         837609                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups       836402                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits       823709                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses        12693                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          226                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    133283908                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          840                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       576961                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples   1648086623                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     0.262251                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     1.258146                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0   1545043575     93.75%     93.75% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     36395439      2.21%     95.96% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5123867      0.31%     96.27% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      9076733      0.55%     96.82% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      9753194      0.59%     97.41% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3406197      0.21%     97.62% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      4021152      0.24%     97.86% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3963070      0.24%     98.10% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     31303396      1.90%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total   1648086623                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    242017116                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     432212703                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          104325721                       # Number of memory references committed
system.switch_cpus3.commit.loads             77661527                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                 80                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          22628056                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating         279133857                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          233507925                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls       768756                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       216034      0.05%      0.05% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    180487524     41.76%     41.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult            0      0.00%     41.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv            0      0.00%     41.81% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd     70551194     16.32%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu        43080      0.01%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.14% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     27834210      6.44%     64.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp     28713889      6.64%     71.23% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt      5484065      1.27%     72.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     14556986      3.37%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     75.86% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     16181761      3.74%     79.61% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      7492009      1.73%     81.34% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead     61479766     14.22%     95.56% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     19172185      4.44%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    432212703                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     31303396                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        15166631                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles   1569756490                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         50422028                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     29415959                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1647169                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     17173392                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred          338                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     607852579                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts         2025                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          121589500                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           63670976                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              2714679                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               328896                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles       821649                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             350239931                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           35593441                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21010502                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles           1663936544                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        3294990                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles          124                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles         2468                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         45191239                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          190                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples   1666408280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     0.401572                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     1.625186                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0      1554738841     93.30%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4911412      0.29%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12616440      0.76%     94.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         7444978      0.45%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         6638464      0.40%     95.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         9974472      0.60%     95.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         6329045      0.38%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         7733819      0.46%     96.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        56020809      3.36%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total   1666408280                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.021359                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.210171                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           45191431                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                  222                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 18774091779003                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads             977896                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       35509563                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses         1115                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation         6198                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      38479001                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads      7898775                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache          9600                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 554929534980                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1647169                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        26443507                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      938312416                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         66692126                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles    633313059                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     594164784                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      8878502                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents     142009333                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents     271106442                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents     323601475                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    606924710                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         1419401097                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       588998776                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups        374697351                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    457200182                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       149724442                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts        162535239                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              2168426726                       # The number of ROB reads
system.switch_cpus3.rob.writes             1149321294                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        242017116                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          432212703                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
