

================================================================
== Vivado HLS Report for 'toThreshold_Loop_LineBufferLoop_proc'
================================================================
* Date:           Fri Jun 26 18:10:47 2015

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        threshold_IP
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.55|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+----------+-----+----------+---------+
    |     Latency    |    Interval    | Pipeline|
    | min |    max   | min |    max   |   Type  |
    +-----+----------+-----+----------+---------+
    |   37|  16614971|   37|  16614971|   none  |
    +-----+----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+----------+------------+-----------+-----------+----------+----------+
        |                     |     Latency    |  Iteration |  Initiation Interval  |   Trip   |          |
        |      Loop Name      | min |    max   |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +---------------------+-----+----------+------------+-----------+-----------+----------+----------+
        |- LineBufferLoop     |   36|  16614970| 18 ~ 15370 |          -|          -| 2 ~ 1081 |    no    |
        | + LineBufferLoop.1  |   16|     15368|           8|          -|          -| 2 ~ 1921 |    no    |
        +---------------------+-----+----------+------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond4)
3 --> 
	4  / (!exitcond3)
	2  / (exitcond3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	3  / true
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: angle_value_1 [1/1] 0.00ns
newFuncRoot:0  %angle_value_1 = alloca i32, align 4

ST_1: filterMask_2_1 [1/1] 0.00ns
newFuncRoot:1  %filterMask_2_1 = alloca i32, align 4

ST_1: filterMask_2_0 [1/1] 0.00ns
newFuncRoot:2  %filterMask_2_0 = alloca i32, align 4

ST_1: filterMask_0_0 [1/1] 0.00ns
newFuncRoot:3  %filterMask_0_0 = alloca i32, align 4

ST_1: filterMask_0_1 [1/1] 0.00ns
newFuncRoot:4  %filterMask_0_1 = alloca i32, align 4

ST_1: filterMask_1_1 [1/1] 0.00ns
newFuncRoot:5  %filterMask_1_1 = alloca i32, align 4

ST_1: filterMask_1_0 [1/1] 0.00ns
newFuncRoot:6  %filterMask_1_0 = alloca i32, align 4

ST_1: stg_18 [1/1] 0.00ns
newFuncRoot:7  call void (...)* @_ssdm_op_SpecIFCore(i32 %rows, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [20 x i8]* @p_str1808)

ST_1: stg_19 [1/1] 0.00ns
newFuncRoot:8  call void (...)* @_ssdm_op_SpecIFCore(i32 %cols, [1 x i8]* @p_str1806, [10 x i8]* @p_str1807, [1 x i8]* @p_str1806, i32 -1, [1 x i8]* @p_str1806, [1 x i8]* @p_str1806, [20 x i8]* @p_str1808)

ST_1: stg_20 [1/1] 0.00ns
newFuncRoot:9  call void (...)* @_ssdm_op_SpecInterface(i8* %nmsupressionMat_data_stream_0_V, [8 x i8]* @str264, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str265, [1 x i8]* @str265, [8 x i8]* @str264)

ST_1: stg_21 [1/1] 0.00ns
newFuncRoot:10  call void (...)* @_ssdm_op_SpecInterface(i8* %angleMat_data_stream_0_V, [8 x i8]* @str260, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str261, [1 x i8]* @str261, [8 x i8]* @str260)

ST_1: stg_22 [1/1] 0.00ns
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i8* %absvalueMat_data_stream_0_V, [8 x i8]* @str256, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @str257, [1 x i8]* @str257, [8 x i8]* @str256)

ST_1: rows_read [1/1] 0.00ns
newFuncRoot:12  %rows_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %rows)

ST_1: cols_read [1/1] 0.00ns
newFuncRoot:13  %cols_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %cols)

ST_1: lineBuffer_val_0 [1/1] 2.39ns
newFuncRoot:14  %lineBuffer_val_0 = alloca [5760 x i8], align 1

ST_1: tmp [1/1] 0.00ns
newFuncRoot:15  %tmp = trunc i32 %cols_read to i11

ST_1: tmp_16 [1/1] 1.84ns
newFuncRoot:16  %tmp_16 = add i11 %tmp, 1

ST_1: tmp_42 [1/1] 0.00ns
newFuncRoot:17  %tmp_42 = trunc i32 %rows_read to i11

ST_1: tmp_17 [1/1] 1.84ns
newFuncRoot:18  %tmp_17 = add i11 %tmp_42, 1

ST_1: stg_30 [1/1] 1.57ns
newFuncRoot:19  br label %0


 <State 2>: 2.11ns
ST_2: row5 [1/1] 0.00ns
:0  %row5 = phi i11 [ 0, %newFuncRoot ], [ %row, %1 ]

ST_2: exitcond4 [1/1] 2.11ns
:1  %exitcond4 = icmp eq i11 %row5, %tmp_17

ST_2: stg_33 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1081, i64 0)

ST_2: row [1/1] 1.84ns
:3  %row = add i11 %row5, 1

ST_2: stg_35 [1/1] 0.00ns
:4  br i1 %exitcond4, label %.exitStub, label %3

ST_2: stg_36 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str1813) nounwind

ST_2: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str1813)

ST_2: tmp_27 [1/1] 2.11ns
:2  %tmp_27 = icmp ult i11 %row5, %tmp_42

ST_2: tmp_28 [1/1] 2.11ns
:3  %tmp_28 = icmp ne i11 %row5, 0

ST_2: stg_40 [1/1] 1.57ns
:4  br label %2

ST_2: stg_41 [1/1] 0.00ns
.exitStub:0  ret void


 <State 3>: 4.35ns
ST_3: col6 [1/1] 0.00ns
:0  %col6 = phi i11 [ 0, %3 ], [ %col, %._crit_edge21 ]

ST_3: filterMask_0_0_1 [1/1] 0.00ns
:1  %filterMask_0_0_1 = load i32* %filterMask_0_1, align 4

ST_3: exitcond3 [1/1] 2.11ns
:2  %exitcond3 = icmp eq i11 %col6, %tmp_16

ST_3: stg_45 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 1921, i64 0)

ST_3: col [1/1] 1.84ns
:4  %col = add i11 %col6, 1

ST_3: stg_47 [1/1] 0.00ns
:5  br i1 %exitcond3, label %1, label %4

ST_3: tmp_32 [1/1] 2.11ns
:0  %tmp_32 = icmp ult i11 %col6, %tmp

ST_3: tmp_36_trn1_cast [1/1] 0.00ns
:3  %tmp_36_trn1_cast = zext i11 %col6 to i13

ST_3: p_addr3 [1/1] 1.96ns
:4  %p_addr3 = add i13 %tmp_36_trn1_cast, 3840

ST_3: tmp_34 [1/1] 0.00ns
:5  %tmp_34 = zext i13 %p_addr3 to i64

ST_3: lineBuffer_val_0_addr [1/1] 0.00ns
:6  %lineBuffer_val_0_addr = getelementptr [5760 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_34

ST_3: lineBuffer_val_0_load [2/2] 2.39ns
:7  %lineBuffer_val_0_load = load i8* %lineBuffer_val_0_addr, align 1

ST_3: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str1813, i32 %tmp_s)

ST_3: stg_55 [1/1] 0.00ns
:1  br label %0


 <State 4>: 4.09ns
ST_4: tmp_33 [1/1] 1.37ns
:1  %tmp_33 = and i1 %tmp_32, %tmp_27

ST_4: tmp_36_trn1_cast1 [1/1] 0.00ns
:2  %tmp_36_trn1_cast1 = zext i11 %col6 to i12

ST_4: lineBuffer_val_0_load [1/2] 2.39ns
:7  %lineBuffer_val_0_load = load i8* %lineBuffer_val_0_addr, align 1

ST_4: stg_59 [1/1] 1.57ns
:8  br i1 %tmp_33, label %5, label %._crit_edge

ST_4: tmp_35 [1/1] 0.00ns
:0  %tmp_35 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1826)

ST_4: stg_61 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_4: absvalueMat_data_stream_0_V_r [1/1] 1.70ns
:2  %absvalueMat_data_stream_0_V_r = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %absvalueMat_data_stream_0_V)

ST_4: empty_45 [1/1] 0.00ns
:3  %empty_45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1826, i32 %tmp_35)

ST_4: stg_64 [1/1] 2.39ns
:4  store i8 %absvalueMat_data_stream_0_V_r, i8* %lineBuffer_val_0_addr, align 1

ST_4: stg_65 [1/1] 1.57ns
:5  br label %._crit_edge


 <State 5>: 4.23ns
ST_5: gep79_loc [1/1] 0.00ns
._crit_edge:0  %gep79_loc = phi i8 [ %absvalueMat_data_stream_0_V_r, %5 ], [ %lineBuffer_val_0_load, %4 ]

ST_5: p_addr6 [1/1] 1.84ns
._crit_edge:1  %p_addr6 = add i12 %tmp_36_trn1_cast1, 1920

ST_5: tmp_36 [1/1] 0.00ns
._crit_edge:2  %tmp_36 = zext i12 %p_addr6 to i64

ST_5: lineBuffer_val_0_addr_1 [1/1] 0.00ns
._crit_edge:3  %lineBuffer_val_0_addr_1 = getelementptr [5760 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_36

ST_5: lineBuffer_val_0_load_1 [2/2] 2.39ns
._crit_edge:4  %lineBuffer_val_0_load_1 = load i8* %lineBuffer_val_0_addr_1, align 1


 <State 6>: 4.78ns
ST_6: lineBuffer_val_0_load_1 [1/2] 2.39ns
._crit_edge:4  %lineBuffer_val_0_load_1 = load i8* %lineBuffer_val_0_addr_1, align 1

ST_6: stg_72 [1/1] 1.57ns
._crit_edge:5  br i1 %tmp_32, label %6, label %._crit_edge17

ST_6: tmp_43 [1/1] 0.00ns
:0  %tmp_43 = zext i11 %col6 to i64

ST_6: lineBuffer_val_0_addr_2 [1/1] 0.00ns
:1  %lineBuffer_val_0_addr_2 = getelementptr [5760 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_43

ST_6: stg_75 [1/1] 2.39ns
:2  store i8 %lineBuffer_val_0_load_1, i8* %lineBuffer_val_0_addr_2, align 1

ST_6: stg_76 [1/1] 2.39ns
:3  store i8 %gep79_loc, i8* %lineBuffer_val_0_addr_1, align 1

ST_6: stg_77 [1/1] 1.57ns
:4  br label %._crit_edge17


 <State 7>: 2.39ns
ST_7: tmp_46 [1/1] 0.00ns
._crit_edge17:2  %tmp_46 = zext i11 %col6 to i64

ST_7: lineBuffer_val_0_addr_3 [1/1] 0.00ns
._crit_edge17:3  %lineBuffer_val_0_addr_3 = getelementptr [5760 x i8]* %lineBuffer_val_0, i64 0, i64 %tmp_46

ST_7: lineBuffer_val_0_load_2 [2/2] 2.39ns
._crit_edge17:4  %lineBuffer_val_0_load_2 = load i8* %lineBuffer_val_0_addr_3, align 1


 <State 8>: 3.48ns
ST_8: gep77_loc [1/1] 0.00ns
._crit_edge17:0  %gep77_loc = phi i8 [ %gep79_loc, %6 ], [ %lineBuffer_val_0_load_1, %._crit_edge ]

ST_8: filterMask_1_1_1 [1/1] 0.00ns
._crit_edge17:1  %filterMask_1_1_1 = zext i8 %gep77_loc to i32

ST_8: lineBuffer_val_0_load_2 [1/2] 2.39ns
._crit_edge17:4  %lineBuffer_val_0_load_2 = load i8* %lineBuffer_val_0_addr_3, align 1

ST_8: filterMask_0_1_2 [1/1] 0.00ns
._crit_edge17:5  %filterMask_0_1_2 = zext i8 %lineBuffer_val_0_load_2 to i32

ST_8: filterMask_2_1_1 [1/1] 0.00ns
._crit_edge17:6  %filterMask_2_1_1 = zext i8 %gep79_loc to i32

ST_8: stg_86 [1/1] 0.00ns
._crit_edge17:7  br i1 %tmp_33, label %7, label %._crit_edge18_ifconv

ST_8: tmp_37 [1/1] 0.00ns
:0  %tmp_37 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1826)

ST_8: stg_88 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_8: angleMat_data_stream_0_V_read [1/1] 1.70ns
:2  %angleMat_data_stream_0_V_read = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %angleMat_data_stream_0_V)

ST_8: angle_value [1/1] 0.00ns
:3  %angle_value = zext i8 %angleMat_data_stream_0_V_read to i32

ST_8: empty_46 [1/1] 0.00ns
:4  %empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1826, i32 %tmp_37)

ST_8: stg_92 [1/1] 0.00ns
:5  store i32 %angle_value, i32* %angle_value_1, align 4

ST_8: stg_93 [1/1] 0.00ns
:6  br label %._crit_edge18_ifconv

ST_8: tmp_51 [1/1] 2.11ns
._crit_edge18_ifconv:45  %tmp_51 = icmp ne i11 %col6, 0

ST_8: tmp_52 [1/1] 1.37ns
._crit_edge18_ifconv:46  %tmp_52 = and i1 %tmp_51, %tmp_28


 <State 9>: 8.00ns
ST_9: angle_value_1_load [1/1] 0.00ns
._crit_edge18_ifconv:0  %angle_value_1_load = load i32* %angle_value_1, align 4

ST_9: filterMask_2_1_load [1/1] 0.00ns
._crit_edge18_ifconv:1  %filterMask_2_1_load = load i32* %filterMask_2_1, align 4

ST_9: filterMask_2_0_load [1/1] 0.00ns
._crit_edge18_ifconv:2  %filterMask_2_0_load = load i32* %filterMask_2_0, align 4

ST_9: filterMask_0_0_load [1/1] 0.00ns
._crit_edge18_ifconv:3  %filterMask_0_0_load = load i32* %filterMask_0_0, align 4

ST_9: filterMask_1_1_load [1/1] 0.00ns
._crit_edge18_ifconv:4  %filterMask_1_1_load = load i32* %filterMask_1_1, align 4

ST_9: filterMask_1_0_load [1/1] 0.00ns
._crit_edge18_ifconv:5  %filterMask_1_0_load = load i32* %filterMask_1_0, align 4

ST_9: tmp_38 [1/1] 2.52ns
._crit_edge18_ifconv:6  %tmp_38 = icmp eq i32 %angle_value_1_load, 0

ST_9: tmp_39 [1/1] 2.52ns
._crit_edge18_ifconv:7  %tmp_39 = icmp slt i32 %filterMask_1_1_load, %filterMask_0_0_1

ST_9: tmp_40 [1/1] 2.52ns
._crit_edge18_ifconv:8  %tmp_40 = icmp slt i32 %filterMask_1_1_load, %filterMask_2_1_load

ST_9: or_cond [1/1] 1.37ns
._crit_edge18_ifconv:9  %or_cond = or i1 %tmp_39, %tmp_40

ST_9: tmp_47 [1/1] 0.00ns
._crit_edge18_ifconv:10  %tmp_47 = trunc i32 %filterMask_1_1_load to i8

ST_9: tmp_41 [1/1] 2.52ns
._crit_edge18_ifconv:12  %tmp_41 = icmp eq i32 %angle_value_1_load, 45

ST_9: slt [1/1] 2.52ns
._crit_edge18_ifconv:13  %slt = icmp slt i32 %filterMask_1_1_load, %filterMask_2_1_1

ST_9: rev [1/1] 1.37ns
._crit_edge18_ifconv:14  %rev = xor i1 %slt, true

ST_9: slt1 [1/1] 2.52ns
._crit_edge18_ifconv:15  %slt1 = icmp slt i32 %filterMask_1_1_load, %filterMask_0_0_load

ST_9: rev1 [1/1] 1.37ns
._crit_edge18_ifconv:16  %rev1 = xor i1 %slt1, true

ST_9: tmp_44 [1/1] 1.37ns
._crit_edge18_ifconv:17  %tmp_44 = and i1 %rev, %rev1

ST_9: tmp_45 [1/1] 2.52ns
._crit_edge18_ifconv:19  %tmp_45 = icmp eq i32 %angle_value_1_load, 90

ST_9: slt2 [1/1] 2.52ns
._crit_edge18_ifconv:20  %slt2 = icmp slt i32 %filterMask_1_1_load, %filterMask_1_1_1

ST_9: rev2 [1/1] 1.37ns
._crit_edge18_ifconv:21  %rev2 = xor i1 %slt2, true

ST_9: slt3 [1/1] 2.52ns
._crit_edge18_ifconv:22  %slt3 = icmp slt i32 %filterMask_1_1_load, %filterMask_1_0_load

ST_9: rev3 [1/1] 1.37ns
._crit_edge18_ifconv:23  %rev3 = xor i1 %slt3, true

ST_9: tmp_48 [1/1] 1.37ns
._crit_edge18_ifconv:24  %tmp_48 = and i1 %rev2, %rev3

ST_9: tmp_49 [1/1] 2.52ns
._crit_edge18_ifconv:26  %tmp_49 = icmp eq i32 %angle_value_1_load, 135

ST_9: slt4 [1/1] 2.52ns
._crit_edge18_ifconv:27  %slt4 = icmp slt i32 %filterMask_1_1_load, %filterMask_0_1_2

ST_9: rev4 [1/1] 1.37ns
._crit_edge18_ifconv:28  %rev4 = xor i1 %slt4, true

ST_9: slt5 [1/1] 2.52ns
._crit_edge18_ifconv:29  %slt5 = icmp slt i32 %filterMask_1_1_load, %filterMask_2_0_load

ST_9: rev5 [1/1] 1.37ns
._crit_edge18_ifconv:30  %rev5 = xor i1 %slt5, true

ST_9: tmp_50 [1/1] 1.37ns
._crit_edge18_ifconv:31  %tmp_50 = and i1 %rev4, %rev5

ST_9: sel_tmp [1/1] 1.37ns
._crit_edge18_ifconv:33  %sel_tmp = xor i1 %tmp_38, true

ST_9: sel_tmp1 [1/1] 1.37ns
._crit_edge18_ifconv:34  %sel_tmp1 = and i1 %tmp_41, %sel_tmp

ST_9: sel_tmp5_demorgan [1/1] 1.37ns
._crit_edge18_ifconv:36  %sel_tmp5_demorgan = or i1 %tmp_38, %tmp_41

ST_9: sel_tmp5 [1/1] 1.37ns
._crit_edge18_ifconv:37  %sel_tmp5 = xor i1 %sel_tmp5_demorgan, true

ST_9: sel_tmp6 [1/1] 1.37ns
._crit_edge18_ifconv:38  %sel_tmp6 = and i1 %tmp_45, %sel_tmp5

ST_9: sel_tmp12_demorgan [1/1] 1.37ns
._crit_edge18_ifconv:40  %sel_tmp12_demorgan = or i1 %sel_tmp5_demorgan, %tmp_45

ST_9: sel_tmp3 [1/1] 1.37ns
._crit_edge18_ifconv:41  %sel_tmp3 = xor i1 %sel_tmp12_demorgan, true

ST_9: sel_tmp4 [1/1] 1.37ns
._crit_edge18_ifconv:42  %sel_tmp4 = and i1 %tmp_49, %sel_tmp3


 <State 10>: 8.55ns
ST_10: p_v0_assign [1/1] 1.37ns
._crit_edge18_ifconv:11  %p_v0_assign = select i1 %or_cond, i8 0, i8 %tmp_47

ST_10: v0_assign_1_s [1/1] 1.37ns
._crit_edge18_ifconv:18  %v0_assign_1_s = select i1 %tmp_44, i8 %tmp_47, i8 0

ST_10: v0_assign_2_s [1/1] 1.37ns
._crit_edge18_ifconv:25  %v0_assign_2_s = select i1 %tmp_48, i8 %tmp_47, i8 0

ST_10: v0_assign_3_s [1/1] 1.37ns
._crit_edge18_ifconv:32  %v0_assign_3_s = select i1 %tmp_50, i8 %tmp_47, i8 0

ST_10: sel_tmp2 [1/1] 1.37ns
._crit_edge18_ifconv:35  %sel_tmp2 = select i1 %sel_tmp1, i8 %v0_assign_1_s, i8 127

ST_10: sel_tmp7 [1/1] 1.37ns
._crit_edge18_ifconv:39  %sel_tmp7 = select i1 %sel_tmp6, i8 %v0_assign_2_s, i8 %sel_tmp2

ST_10: sel_tmp8 [1/1] 1.37ns
._crit_edge18_ifconv:43  %sel_tmp8 = select i1 %sel_tmp4, i8 %v0_assign_3_s, i8 %sel_tmp7

ST_10: tmp_54 [1/1] 1.37ns
._crit_edge18_ifconv:44  %tmp_54 = select i1 %tmp_38, i8 %p_v0_assign, i8 %sel_tmp8

ST_10: stg_141 [1/1] 0.00ns
._crit_edge18_ifconv:47  br i1 %tmp_52, label %8, label %._crit_edge21

ST_10: tmp_53 [1/1] 0.00ns
:0  %tmp_53 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str1824)

ST_10: stg_143 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1806) nounwind

ST_10: stg_144 [1/1] 1.70ns
:2  call void @_ssdm_op_Write.ap_fifo.volatile.i8P(i8* %nmsupressionMat_data_stream_0_V, i8 %tmp_54)

ST_10: empty_47 [1/1] 0.00ns
:3  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str1824, i32 %tmp_53)

ST_10: stg_146 [1/1] 0.00ns
:4  br label %._crit_edge21

ST_10: filterMask_2_0_1 [1/1] 0.00ns
._crit_edge21:0  %filterMask_2_0_1 = load i32* %filterMask_2_1, align 4

ST_10: filterMask_1_0_1 [1/1] 0.00ns
._crit_edge21:1  %filterMask_1_0_1 = load i32* %filterMask_1_1, align 4

ST_10: stg_149 [1/1] 0.00ns
._crit_edge21:2  store i32 %filterMask_1_0_1, i32* %filterMask_1_0, align 4

ST_10: stg_150 [1/1] 0.00ns
._crit_edge21:3  store i32 %filterMask_1_1_1, i32* %filterMask_1_1, align 4

ST_10: stg_151 [1/1] 0.00ns
._crit_edge21:4  store i32 %filterMask_0_1_2, i32* %filterMask_0_1, align 4

ST_10: stg_152 [1/1] 0.00ns
._crit_edge21:5  store i32 %filterMask_0_0_1, i32* %filterMask_0_0, align 4

ST_10: stg_153 [1/1] 0.00ns
._crit_edge21:6  store i32 %filterMask_2_0_1, i32* %filterMask_2_0, align 4

ST_10: stg_154 [1/1] 0.00ns
._crit_edge21:7  store i32 %filterMask_2_1_1, i32* %filterMask_2_1, align 4

ST_10: stg_155 [1/1] 0.00ns
._crit_edge21:8  br label %2



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100f6b90; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x100f4ee0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ absvalueMat_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10106af0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ angleMat_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; mode=0x10106dc0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ nmsupressionMat_data_stream_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; mode=0x10106d30; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
angle_value_1                 (alloca           ) [ 00111111111]
filterMask_2_1                (alloca           ) [ 00111111111]
filterMask_2_0                (alloca           ) [ 00111111111]
filterMask_0_0                (alloca           ) [ 00111111111]
filterMask_0_1                (alloca           ) [ 00111111111]
filterMask_1_1                (alloca           ) [ 00111111111]
filterMask_1_0                (alloca           ) [ 00111111111]
stg_18                        (specifcore       ) [ 00000000000]
stg_19                        (specifcore       ) [ 00000000000]
stg_20                        (specinterface    ) [ 00000000000]
stg_21                        (specinterface    ) [ 00000000000]
stg_22                        (specinterface    ) [ 00000000000]
rows_read                     (read             ) [ 00000000000]
cols_read                     (read             ) [ 00000000000]
lineBuffer_val_0              (alloca           ) [ 00111111111]
tmp                           (trunc            ) [ 00111111111]
tmp_16                        (add              ) [ 00111111111]
tmp_42                        (trunc            ) [ 00111111111]
tmp_17                        (add              ) [ 00111111111]
stg_30                        (br               ) [ 01111111111]
row5                          (phi              ) [ 00100000000]
exitcond4                     (icmp             ) [ 00111111111]
stg_33                        (speclooptripcount) [ 00000000000]
row                           (add              ) [ 01111111111]
stg_35                        (br               ) [ 00000000000]
stg_36                        (specloopname     ) [ 00000000000]
tmp_s                         (specregionbegin  ) [ 00011111111]
tmp_27                        (icmp             ) [ 00011111111]
tmp_28                        (icmp             ) [ 00011111111]
stg_40                        (br               ) [ 00111111111]
stg_41                        (ret              ) [ 00000000000]
col6                          (phi              ) [ 00011111100]
filterMask_0_0_1              (load             ) [ 00001111111]
exitcond3                     (icmp             ) [ 00111111111]
stg_45                        (speclooptripcount) [ 00000000000]
col                           (add              ) [ 00111111111]
stg_47                        (br               ) [ 00000000000]
tmp_32                        (icmp             ) [ 00001110000]
tmp_36_trn1_cast              (zext             ) [ 00000000000]
p_addr3                       (add              ) [ 00000000000]
tmp_34                        (zext             ) [ 00000000000]
lineBuffer_val_0_addr         (getelementptr    ) [ 00001000000]
empty                         (specregionend    ) [ 00000000000]
stg_55                        (br               ) [ 01111111111]
tmp_33                        (and              ) [ 00111111111]
tmp_36_trn1_cast1             (zext             ) [ 00000100000]
lineBuffer_val_0_load         (load             ) [ 00111111111]
stg_59                        (br               ) [ 00111111111]
tmp_35                        (specregionbegin  ) [ 00000000000]
stg_61                        (specprotocol     ) [ 00000000000]
absvalueMat_data_stream_0_V_r (read             ) [ 00111111111]
empty_45                      (specregionend    ) [ 00000000000]
stg_64                        (store            ) [ 00000000000]
stg_65                        (br               ) [ 00111111111]
gep79_loc                     (phi              ) [ 00000111100]
p_addr6                       (add              ) [ 00000000000]
tmp_36                        (zext             ) [ 00000000000]
lineBuffer_val_0_addr_1       (getelementptr    ) [ 00000010000]
lineBuffer_val_0_load_1       (load             ) [ 00111111111]
stg_72                        (br               ) [ 00111111111]
tmp_43                        (zext             ) [ 00000000000]
lineBuffer_val_0_addr_2       (getelementptr    ) [ 00000000000]
stg_75                        (store            ) [ 00000000000]
stg_76                        (store            ) [ 00000000000]
stg_77                        (br               ) [ 00111111111]
tmp_46                        (zext             ) [ 00000000000]
lineBuffer_val_0_addr_3       (getelementptr    ) [ 00000000100]
gep77_loc                     (phi              ) [ 00000000100]
filterMask_1_1_1              (zext             ) [ 00000000011]
lineBuffer_val_0_load_2       (load             ) [ 00000000000]
filterMask_0_1_2              (zext             ) [ 00000000011]
filterMask_2_1_1              (zext             ) [ 00000000011]
stg_86                        (br               ) [ 00000000000]
tmp_37                        (specregionbegin  ) [ 00000000000]
stg_88                        (specprotocol     ) [ 00000000000]
angleMat_data_stream_0_V_read (read             ) [ 00000000000]
angle_value                   (zext             ) [ 00000000000]
empty_46                      (specregionend    ) [ 00000000000]
stg_92                        (store            ) [ 00000000000]
stg_93                        (br               ) [ 00000000000]
tmp_51                        (icmp             ) [ 00000000000]
tmp_52                        (and              ) [ 00000000011]
angle_value_1_load            (load             ) [ 00000000000]
filterMask_2_1_load           (load             ) [ 00000000000]
filterMask_2_0_load           (load             ) [ 00000000000]
filterMask_0_0_load           (load             ) [ 00000000000]
filterMask_1_1_load           (load             ) [ 00000000000]
filterMask_1_0_load           (load             ) [ 00000000000]
tmp_38                        (icmp             ) [ 00000000001]
tmp_39                        (icmp             ) [ 00000000000]
tmp_40                        (icmp             ) [ 00000000000]
or_cond                       (or               ) [ 00000000001]
tmp_47                        (trunc            ) [ 00000000001]
tmp_41                        (icmp             ) [ 00000000000]
slt                           (icmp             ) [ 00000000000]
rev                           (xor              ) [ 00000000000]
slt1                          (icmp             ) [ 00000000000]
rev1                          (xor              ) [ 00000000000]
tmp_44                        (and              ) [ 00000000001]
tmp_45                        (icmp             ) [ 00000000000]
slt2                          (icmp             ) [ 00000000000]
rev2                          (xor              ) [ 00000000000]
slt3                          (icmp             ) [ 00000000000]
rev3                          (xor              ) [ 00000000000]
tmp_48                        (and              ) [ 00000000001]
tmp_49                        (icmp             ) [ 00000000000]
slt4                          (icmp             ) [ 00000000000]
rev4                          (xor              ) [ 00000000000]
slt5                          (icmp             ) [ 00000000000]
rev5                          (xor              ) [ 00000000000]
tmp_50                        (and              ) [ 00000000001]
sel_tmp                       (xor              ) [ 00000000000]
sel_tmp1                      (and              ) [ 00000000001]
sel_tmp5_demorgan             (or               ) [ 00000000000]
sel_tmp5                      (xor              ) [ 00000000000]
sel_tmp6                      (and              ) [ 00000000001]
sel_tmp12_demorgan            (or               ) [ 00000000000]
sel_tmp3                      (xor              ) [ 00000000000]
sel_tmp4                      (and              ) [ 00000000001]
p_v0_assign                   (select           ) [ 00000000000]
v0_assign_1_s                 (select           ) [ 00000000000]
v0_assign_2_s                 (select           ) [ 00000000000]
v0_assign_3_s                 (select           ) [ 00000000000]
sel_tmp2                      (select           ) [ 00000000000]
sel_tmp7                      (select           ) [ 00000000000]
sel_tmp8                      (select           ) [ 00000000000]
tmp_54                        (select           ) [ 00000000000]
stg_141                       (br               ) [ 00000000000]
tmp_53                        (specregionbegin  ) [ 00000000000]
stg_143                       (specprotocol     ) [ 00000000000]
stg_144                       (write            ) [ 00000000000]
empty_47                      (specregionend    ) [ 00000000000]
stg_146                       (br               ) [ 00000000000]
filterMask_2_0_1              (load             ) [ 00000000000]
filterMask_1_0_1              (load             ) [ 00000000000]
stg_149                       (store            ) [ 00000000000]
stg_150                       (store            ) [ 00000000000]
stg_151                       (store            ) [ 00000000000]
stg_152                       (store            ) [ 00000000000]
stg_153                       (store            ) [ 00000000000]
stg_154                       (store            ) [ 00000000000]
stg_155                       (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="absvalueMat_data_stream_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="absvalueMat_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="angleMat_data_stream_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="angleMat_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nmsupressionMat_data_stream_0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nmsupressionMat_data_stream_0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1806"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1807"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1808"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str264"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str265"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str260"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str261"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str256"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str257"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1813"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecProtocol"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="angle_value_1_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="angle_value_1/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="filterMask_2_1_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filterMask_2_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="filterMask_2_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filterMask_2_0/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="filterMask_0_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filterMask_0_0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="filterMask_0_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filterMask_0_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="filterMask_1_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filterMask_1_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="filterMask_1_0_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filterMask_1_0/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="lineBuffer_val_0_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lineBuffer_val_0/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="rows_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="32" slack="0"/>
<pin id="123" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="cols_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="32" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="absvalueMat_data_stream_0_V_r_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="8" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="absvalueMat_data_stream_0_V_r/4 "/>
</bind>
</comp>

<comp id="138" class="1004" name="angleMat_data_stream_0_V_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="8" slack="0"/>
<pin id="141" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="angleMat_data_stream_0_V_read/8 "/>
</bind>
</comp>

<comp id="144" class="1004" name="stg_144_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="8" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_144/10 "/>
</bind>
</comp>

<comp id="151" class="1004" name="lineBuffer_val_0_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="13" slack="0"/>
<pin id="155" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_val_0_addr/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="13" slack="0"/>
<pin id="159" dir="0" index="1" bw="8" slack="0"/>
<pin id="178" dir="0" index="3" bw="13" slack="0"/>
<pin id="179" dir="0" index="4" bw="8" slack="1"/>
<pin id="160" dir="1" index="2" bw="8" slack="0"/>
<pin id="180" dir="1" index="5" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="lineBuffer_val_0_load/3 stg_64/4 lineBuffer_val_0_load_1/5 stg_75/6 stg_76/6 lineBuffer_val_0_load_2/7 "/>
</bind>
</comp>

<comp id="163" class="1004" name="lineBuffer_val_0_addr_1_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_val_0_addr_1/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="lineBuffer_val_0_addr_2_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="11" slack="0"/>
<pin id="174" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_val_0_addr_2/6 "/>
</bind>
</comp>

<comp id="181" class="1004" name="lineBuffer_val_0_addr_3_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="0"/>
<pin id="185" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lineBuffer_val_0_addr_3/7 "/>
</bind>
</comp>

<comp id="188" class="1005" name="row5_reg_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="11" slack="1"/>
<pin id="190" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row5 (phireg) "/>
</bind>
</comp>

<comp id="192" class="1004" name="row5_phi_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="1"/>
<pin id="194" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="195" dir="0" index="2" bw="11" slack="0"/>
<pin id="196" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row5/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="col6_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="11" slack="1"/>
<pin id="201" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col6 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="col6_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="11" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col6/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="gep79_loc_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="8" slack="1"/>
<pin id="213" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="gep79_loc (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="gep79_loc_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="8" slack="1"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="gep79_loc/5 "/>
</bind>
</comp>

<comp id="222" class="1005" name="gep77_loc_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="224" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="gep77_loc (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="gep77_loc_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="3"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="8" slack="2"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="gep77_loc/8 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_load_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="8"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filterMask_2_1_load/9 filterMask_2_0_1/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_load_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="8"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filterMask_1_1_load/9 filterMask_1_0_1/10 "/>
</bind>
</comp>

<comp id="239" class="1004" name="tmp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_16_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="11" slack="0"/>
<pin id="245" dir="0" index="1" bw="1" slack="0"/>
<pin id="246" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_16/1 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_42_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="0"/>
<pin id="251" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_42/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="tmp_17_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="11" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="exitcond4_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="11" slack="0"/>
<pin id="261" dir="0" index="1" bw="11" slack="1"/>
<pin id="262" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="row_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="11" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_27_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="11" slack="0"/>
<pin id="272" dir="0" index="1" bw="11" slack="1"/>
<pin id="273" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_27/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_28_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_28/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="filterMask_0_0_1_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="32" slack="2"/>
<pin id="283" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filterMask_0_0_1/3 "/>
</bind>
</comp>

<comp id="284" class="1004" name="exitcond3_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="0"/>
<pin id="286" dir="0" index="1" bw="11" slack="2"/>
<pin id="287" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="col_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="11" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp_32_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="0"/>
<pin id="297" dir="0" index="1" bw="11" slack="2"/>
<pin id="298" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_36_trn1_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_trn1_cast/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="p_addr3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="11" slack="0"/>
<pin id="306" dir="0" index="1" bw="13" slack="0"/>
<pin id="307" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr3/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_34_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="13" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_33_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="1" slack="2"/>
<pin id="318" dir="1" index="2" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_33/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_36_trn1_cast1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="1"/>
<pin id="321" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36_trn1_cast1/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_addr6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="11" slack="1"/>
<pin id="325" dir="0" index="1" bw="12" slack="0"/>
<pin id="326" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_addr6/5 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_36_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="12" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_43_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="11" slack="3"/>
<pin id="335" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_43/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_46_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="11" slack="4"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_46/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="filterMask_1_1_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="8" slack="0"/>
<pin id="345" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="filterMask_1_1_1/8 "/>
</bind>
</comp>

<comp id="347" class="1004" name="filterMask_0_1_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="filterMask_0_1_2/8 "/>
</bind>
</comp>

<comp id="351" class="1004" name="filterMask_2_1_1_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="8" slack="3"/>
<pin id="353" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="filterMask_2_1_1/8 "/>
</bind>
</comp>

<comp id="355" class="1004" name="angle_value_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="angle_value/8 "/>
</bind>
</comp>

<comp id="359" class="1004" name="stg_92_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="32" slack="7"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_92/8 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_51_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="11" slack="5"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_51/8 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_52_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="6"/>
<pin id="373" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_52/8 "/>
</bind>
</comp>

<comp id="375" class="1004" name="angle_value_1_load_load_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="32" slack="8"/>
<pin id="377" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="angle_value_1_load/9 "/>
</bind>
</comp>

<comp id="378" class="1004" name="filterMask_2_0_load_load_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="8"/>
<pin id="380" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filterMask_2_0_load/9 "/>
</bind>
</comp>

<comp id="381" class="1004" name="filterMask_0_0_load_load_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="32" slack="8"/>
<pin id="383" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filterMask_0_0_load/9 "/>
</bind>
</comp>

<comp id="384" class="1004" name="filterMask_1_0_load_load_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="32" slack="8"/>
<pin id="386" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filterMask_1_0_load/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_38_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="32" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_38/9 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_39_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="6"/>
<pin id="396" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_39/9 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_40_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="0" index="1" bw="32" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_40/9 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_cond_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/9 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_47_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_47/9 "/>
</bind>
</comp>

<comp id="414" class="1004" name="tmp_41_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="32" slack="0"/>
<pin id="416" dir="0" index="1" bw="7" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_41/9 "/>
</bind>
</comp>

<comp id="420" class="1004" name="slt_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="0"/>
<pin id="422" dir="0" index="1" bw="8" slack="1"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="rev_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/9 "/>
</bind>
</comp>

<comp id="431" class="1004" name="slt1_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="0"/>
<pin id="433" dir="0" index="1" bw="32" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt1/9 "/>
</bind>
</comp>

<comp id="437" class="1004" name="rev1_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev1/9 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_44_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_44/9 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_45_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_45/9 "/>
</bind>
</comp>

<comp id="455" class="1004" name="slt2_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="8" slack="1"/>
<pin id="458" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt2/9 "/>
</bind>
</comp>

<comp id="460" class="1004" name="rev2_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev2/9 "/>
</bind>
</comp>

<comp id="466" class="1004" name="slt3_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="0"/>
<pin id="468" dir="0" index="1" bw="32" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt3/9 "/>
</bind>
</comp>

<comp id="472" class="1004" name="rev3_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev3/9 "/>
</bind>
</comp>

<comp id="478" class="1004" name="tmp_48_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_48/9 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_49_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_49/9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="slt4_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="1"/>
<pin id="493" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt4/9 "/>
</bind>
</comp>

<comp id="495" class="1004" name="rev4_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="1" slack="0"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev4/9 "/>
</bind>
</comp>

<comp id="501" class="1004" name="slt5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="0"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="slt5/9 "/>
</bind>
</comp>

<comp id="507" class="1004" name="rev5_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev5/9 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_50_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_50/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="sel_tmp_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sel_tmp1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/9 "/>
</bind>
</comp>

<comp id="531" class="1004" name="sel_tmp5_demorgan_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp5_demorgan/9 "/>
</bind>
</comp>

<comp id="537" class="1004" name="sel_tmp5_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp5/9 "/>
</bind>
</comp>

<comp id="543" class="1004" name="sel_tmp6_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp6/9 "/>
</bind>
</comp>

<comp id="549" class="1004" name="sel_tmp12_demorgan_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="0"/>
<pin id="551" dir="0" index="1" bw="1" slack="0"/>
<pin id="552" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp12_demorgan/9 "/>
</bind>
</comp>

<comp id="555" class="1004" name="sel_tmp3_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="1" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp3/9 "/>
</bind>
</comp>

<comp id="561" class="1004" name="sel_tmp4_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="1" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp4/9 "/>
</bind>
</comp>

<comp id="567" class="1004" name="p_v0_assign_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="1"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="0" index="2" bw="8" slack="1"/>
<pin id="571" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_v0_assign/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="v0_assign_1_s_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="1"/>
<pin id="575" dir="0" index="1" bw="8" slack="1"/>
<pin id="576" dir="0" index="2" bw="1" slack="0"/>
<pin id="577" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v0_assign_1_s/10 "/>
</bind>
</comp>

<comp id="579" class="1004" name="v0_assign_2_s_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="0" index="1" bw="8" slack="1"/>
<pin id="582" dir="0" index="2" bw="1" slack="0"/>
<pin id="583" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v0_assign_2_s/10 "/>
</bind>
</comp>

<comp id="585" class="1004" name="v0_assign_3_s_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="1"/>
<pin id="587" dir="0" index="1" bw="8" slack="1"/>
<pin id="588" dir="0" index="2" bw="1" slack="0"/>
<pin id="589" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="v0_assign_3_s/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sel_tmp2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="0" index="1" bw="8" slack="0"/>
<pin id="594" dir="0" index="2" bw="8" slack="0"/>
<pin id="595" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp2/10 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sel_tmp7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="8" slack="0"/>
<pin id="601" dir="0" index="2" bw="8" slack="0"/>
<pin id="602" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp7/10 "/>
</bind>
</comp>

<comp id="605" class="1004" name="sel_tmp8_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="1"/>
<pin id="607" dir="0" index="1" bw="8" slack="0"/>
<pin id="608" dir="0" index="2" bw="8" slack="0"/>
<pin id="609" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp8/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="tmp_54_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="1"/>
<pin id="614" dir="0" index="1" bw="8" slack="0"/>
<pin id="615" dir="0" index="2" bw="8" slack="0"/>
<pin id="616" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_54/10 "/>
</bind>
</comp>

<comp id="620" class="1004" name="stg_149_store_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="32" slack="9"/>
<pin id="623" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_149/10 "/>
</bind>
</comp>

<comp id="625" class="1004" name="stg_150_store_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="8" slack="2"/>
<pin id="627" dir="0" index="1" bw="32" slack="9"/>
<pin id="628" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_150/10 "/>
</bind>
</comp>

<comp id="629" class="1004" name="stg_151_store_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="8" slack="2"/>
<pin id="631" dir="0" index="1" bw="32" slack="9"/>
<pin id="632" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_151/10 "/>
</bind>
</comp>

<comp id="633" class="1004" name="stg_152_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="7"/>
<pin id="635" dir="0" index="1" bw="32" slack="9"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_152/10 "/>
</bind>
</comp>

<comp id="637" class="1004" name="stg_153_store_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="0"/>
<pin id="639" dir="0" index="1" bw="32" slack="9"/>
<pin id="640" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_153/10 "/>
</bind>
</comp>

<comp id="642" class="1004" name="stg_154_store_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="8" slack="2"/>
<pin id="644" dir="0" index="1" bw="32" slack="9"/>
<pin id="645" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_154/10 "/>
</bind>
</comp>

<comp id="646" class="1005" name="angle_value_1_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="7"/>
<pin id="648" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="angle_value_1 "/>
</bind>
</comp>

<comp id="652" class="1005" name="filterMask_2_1_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="32" slack="8"/>
<pin id="654" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="filterMask_2_1 "/>
</bind>
</comp>

<comp id="658" class="1005" name="filterMask_2_0_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="8"/>
<pin id="660" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="filterMask_2_0 "/>
</bind>
</comp>

<comp id="664" class="1005" name="filterMask_0_0_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="8"/>
<pin id="666" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="filterMask_0_0 "/>
</bind>
</comp>

<comp id="670" class="1005" name="filterMask_0_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="2"/>
<pin id="672" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="filterMask_0_1 "/>
</bind>
</comp>

<comp id="676" class="1005" name="filterMask_1_1_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="8"/>
<pin id="678" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="filterMask_1_1 "/>
</bind>
</comp>

<comp id="682" class="1005" name="filterMask_1_0_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="8"/>
<pin id="684" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="filterMask_1_0 "/>
</bind>
</comp>

<comp id="688" class="1005" name="tmp_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="11" slack="2"/>
<pin id="690" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_16_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="11" slack="2"/>
<pin id="695" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_16 "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_42_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="11" slack="1"/>
<pin id="700" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_42 "/>
</bind>
</comp>

<comp id="703" class="1005" name="tmp_17_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="11" slack="1"/>
<pin id="705" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="711" class="1005" name="row_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="11" slack="0"/>
<pin id="713" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_27_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="1" slack="2"/>
<pin id="718" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_28_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="1" slack="6"/>
<pin id="723" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="726" class="1005" name="filterMask_0_0_1_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="6"/>
<pin id="728" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="filterMask_0_0_1 "/>
</bind>
</comp>

<comp id="735" class="1005" name="col_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="0"/>
<pin id="737" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_32_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="1" slack="1"/>
<pin id="742" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="745" class="1005" name="lineBuffer_val_0_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="13" slack="1"/>
<pin id="747" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_val_0_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="tmp_33_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="1" slack="4"/>
<pin id="752" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_33 "/>
</bind>
</comp>

<comp id="754" class="1005" name="tmp_36_trn1_cast1_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="12" slack="1"/>
<pin id="756" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36_trn1_cast1 "/>
</bind>
</comp>

<comp id="759" class="1005" name="lineBuffer_val_0_load_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="8" slack="1"/>
<pin id="761" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_val_0_load "/>
</bind>
</comp>

<comp id="764" class="1005" name="absvalueMat_data_stream_0_V_r_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="8" slack="1"/>
<pin id="766" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="absvalueMat_data_stream_0_V_r "/>
</bind>
</comp>

<comp id="769" class="1005" name="lineBuffer_val_0_addr_1_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="13" slack="1"/>
<pin id="771" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_val_0_addr_1 "/>
</bind>
</comp>

<comp id="775" class="1005" name="lineBuffer_val_0_load_1_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="8" slack="2"/>
<pin id="777" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="lineBuffer_val_0_load_1 "/>
</bind>
</comp>

<comp id="780" class="1005" name="lineBuffer_val_0_addr_3_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="13" slack="1"/>
<pin id="782" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="lineBuffer_val_0_addr_3 "/>
</bind>
</comp>

<comp id="785" class="1005" name="filterMask_1_1_1_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="1"/>
<pin id="787" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filterMask_1_1_1 "/>
</bind>
</comp>

<comp id="791" class="1005" name="filterMask_0_1_2_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="32" slack="1"/>
<pin id="793" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filterMask_0_1_2 "/>
</bind>
</comp>

<comp id="797" class="1005" name="filterMask_2_1_1_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="32" slack="1"/>
<pin id="799" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="filterMask_2_1_1 "/>
</bind>
</comp>

<comp id="803" class="1005" name="tmp_52_reg_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="2"/>
<pin id="805" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="807" class="1005" name="tmp_38_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="1" slack="1"/>
<pin id="809" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="812" class="1005" name="or_cond_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="1" slack="1"/>
<pin id="814" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="817" class="1005" name="tmp_47_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="8" slack="1"/>
<pin id="819" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_47 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_44_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="1" slack="1"/>
<pin id="827" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_48_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="1" slack="1"/>
<pin id="832" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_48 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_50_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_50 "/>
</bind>
</comp>

<comp id="840" class="1005" name="sel_tmp1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="1" slack="1"/>
<pin id="842" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="sel_tmp6_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="1"/>
<pin id="847" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp6 "/>
</bind>
</comp>

<comp id="850" class="1005" name="sel_tmp4_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="1" slack="1"/>
<pin id="852" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="10" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="10" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="10" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="10" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="124"><net_src comp="38" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="68" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="4" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="68" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="161"><net_src comp="151" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="132" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="168"><net_src comp="50" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="169"><net_src comp="163" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="176"><net_src comp="157" pin="2"/><net_sink comp="157" pin=1"/></net>

<net id="177"><net_src comp="170" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="186"><net_src comp="50" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="187"><net_src comp="181" pin="3"/><net_sink comp="157" pin=3"/></net>

<net id="191"><net_src comp="42" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="188" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="210"><net_src comp="203" pin="4"/><net_sink comp="199" pin=0"/></net>

<net id="214"><net_src comp="211" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="221"><net_src comp="215" pin="4"/><net_sink comp="211" pin=0"/></net>

<net id="231"><net_src comp="211" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="242"><net_src comp="126" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="40" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="252"><net_src comp="120" pin="2"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="40" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="192" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="268"><net_src comp="192" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="192" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="192" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="42" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="288"><net_src comp="203" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="293"><net_src comp="203" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="40" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="299"><net_src comp="203" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="203" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="313"><net_src comp="304" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="322"><net_src comp="199" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="336"><net_src comp="199" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="341"><net_src comp="199" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="346"><net_src comp="225" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="350"><net_src comp="157" pin="5"/><net_sink comp="347" pin=0"/></net>

<net id="354"><net_src comp="211" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="358"><net_src comp="138" pin="2"/><net_sink comp="355" pin=0"/></net>

<net id="363"><net_src comp="355" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="199" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="42" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="374"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="391"><net_src comp="375" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="26" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="236" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="402"><net_src comp="236" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="233" pin="1"/><net_sink comp="398" pin=1"/></net>

<net id="408"><net_src comp="393" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=1"/></net>

<net id="413"><net_src comp="236" pin="1"/><net_sink comp="410" pin=0"/></net>

<net id="418"><net_src comp="375" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="72" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="236" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="429"><net_src comp="420" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="74" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="435"><net_src comp="236" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="381" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="74" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="447"><net_src comp="425" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="437" pin="2"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="375" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="76" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="236" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="455" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="74" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="236" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="384" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="466" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="74" pin="0"/><net_sink comp="472" pin=1"/></net>

<net id="482"><net_src comp="460" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="472" pin="2"/><net_sink comp="478" pin=1"/></net>

<net id="488"><net_src comp="375" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="78" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="236" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="499"><net_src comp="490" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="74" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="505"><net_src comp="236" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="378" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="74" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="495" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="387" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="74" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="414" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="387" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="414" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="74" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="547"><net_src comp="449" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="553"><net_src comp="531" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="554"><net_src comp="449" pin="2"/><net_sink comp="549" pin=1"/></net>

<net id="559"><net_src comp="549" pin="2"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="74" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="565"><net_src comp="484" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="555" pin="2"/><net_sink comp="561" pin=1"/></net>

<net id="572"><net_src comp="80" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="80" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="579" pin=2"/></net>

<net id="590"><net_src comp="80" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="596"><net_src comp="573" pin="3"/><net_sink comp="591" pin=1"/></net>

<net id="597"><net_src comp="82" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="603"><net_src comp="579" pin="3"/><net_sink comp="598" pin=1"/></net>

<net id="604"><net_src comp="591" pin="3"/><net_sink comp="598" pin=2"/></net>

<net id="610"><net_src comp="585" pin="3"/><net_sink comp="605" pin=1"/></net>

<net id="611"><net_src comp="598" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="567" pin="3"/><net_sink comp="612" pin=1"/></net>

<net id="618"><net_src comp="605" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="619"><net_src comp="612" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="624"><net_src comp="236" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="641"><net_src comp="233" pin="1"/><net_sink comp="637" pin=0"/></net>

<net id="649"><net_src comp="88" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="655"><net_src comp="92" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="657"><net_src comp="652" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="661"><net_src comp="96" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="663"><net_src comp="658" pin="1"/><net_sink comp="637" pin=1"/></net>

<net id="667"><net_src comp="100" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="673"><net_src comp="104" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="679"><net_src comp="108" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="681"><net_src comp="676" pin="1"/><net_sink comp="625" pin=1"/></net>

<net id="685"><net_src comp="112" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="687"><net_src comp="682" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="691"><net_src comp="239" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="696"><net_src comp="243" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="701"><net_src comp="249" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="706"><net_src comp="253" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="714"><net_src comp="264" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="719"><net_src comp="270" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="724"><net_src comp="275" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="729"><net_src comp="281" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="738"><net_src comp="289" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="743"><net_src comp="295" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="748"><net_src comp="151" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="753"><net_src comp="315" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="757"><net_src comp="319" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="758"><net_src comp="754" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="762"><net_src comp="157" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="767"><net_src comp="132" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="772"><net_src comp="163" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="774"><net_src comp="769" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="778"><net_src comp="157" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="783"><net_src comp="181" pin="3"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="788"><net_src comp="343" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="790"><net_src comp="785" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="794"><net_src comp="347" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="796"><net_src comp="791" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="800"><net_src comp="351" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="802"><net_src comp="797" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="806"><net_src comp="370" pin="2"/><net_sink comp="803" pin=0"/></net>

<net id="810"><net_src comp="387" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="815"><net_src comp="404" pin="2"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="820"><net_src comp="410" pin="1"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="822"><net_src comp="817" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="823"><net_src comp="817" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="824"><net_src comp="817" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="828"><net_src comp="443" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="833"><net_src comp="478" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="838"><net_src comp="513" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="843"><net_src comp="525" pin="2"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="848"><net_src comp="543" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="853"><net_src comp="561" pin="2"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="605" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: nmsupressionMat_data_stream_0_V | {10 }
  - Chain level:
	State 1
		tmp_16 : 1
		tmp_17 : 1
	State 2
		exitcond4 : 1
		row : 1
		stg_35 : 2
		tmp_27 : 1
		tmp_28 : 1
	State 3
		exitcond3 : 1
		col : 1
		stg_47 : 2
		tmp_32 : 1
		tmp_36_trn1_cast : 1
		p_addr3 : 2
		tmp_34 : 3
		lineBuffer_val_0_addr : 4
		lineBuffer_val_0_load : 5
	State 4
		empty_45 : 1
	State 5
		tmp_36 : 1
		lineBuffer_val_0_addr_1 : 2
		lineBuffer_val_0_load_1 : 3
	State 6
		lineBuffer_val_0_addr_2 : 1
		stg_75 : 2
	State 7
		lineBuffer_val_0_addr_3 : 1
		lineBuffer_val_0_load_2 : 2
	State 8
		filterMask_1_1_1 : 1
		filterMask_0_1_2 : 1
		empty_46 : 1
		stg_92 : 1
		tmp_52 : 1
	State 9
		tmp_38 : 1
		tmp_39 : 1
		tmp_40 : 1
		or_cond : 2
		tmp_47 : 1
		tmp_41 : 1
		slt : 1
		rev : 2
		slt1 : 1
		rev1 : 2
		tmp_44 : 2
		tmp_45 : 1
		slt2 : 1
		rev2 : 2
		slt3 : 1
		rev3 : 2
		tmp_48 : 2
		tmp_49 : 1
		slt4 : 1
		rev4 : 2
		slt5 : 1
		rev5 : 2
		tmp_50 : 2
		sel_tmp : 2
		sel_tmp1 : 2
		sel_tmp5_demorgan : 2
		sel_tmp5 : 2
		sel_tmp6 : 2
		sel_tmp12_demorgan : 2
		sel_tmp3 : 2
		sel_tmp4 : 2
	State 10
		sel_tmp2 : 1
		sel_tmp7 : 2
		sel_tmp8 : 3
		tmp_54 : 4
		stg_144 : 5
		empty_47 : 1
		stg_149 : 1
		stg_153 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|
| Operation|              Functional Unit              |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|
|          |              exitcond4_fu_259             |    0    |    13   |
|          |               tmp_27_fu_270               |    0    |    13   |
|          |               tmp_28_fu_275               |    0    |    13   |
|          |              exitcond3_fu_284             |    0    |    13   |
|          |               tmp_32_fu_295               |    0    |    13   |
|          |               tmp_51_fu_364               |    0    |    13   |
|          |               tmp_38_fu_387               |    0    |    40   |
|          |               tmp_39_fu_393               |    0    |    40   |
|   icmp   |               tmp_40_fu_398               |    0    |    40   |
|          |               tmp_41_fu_414               |    0    |    40   |
|          |                 slt_fu_420                |    0    |    40   |
|          |                slt1_fu_431                |    0    |    40   |
|          |               tmp_45_fu_449               |    0    |    40   |
|          |                slt2_fu_455                |    0    |    40   |
|          |                slt3_fu_466                |    0    |    40   |
|          |               tmp_49_fu_484               |    0    |    40   |
|          |                slt4_fu_490                |    0    |    40   |
|          |                slt5_fu_501                |    0    |    40   |
|----------|-------------------------------------------|---------|---------|
|          |               tmp_16_fu_243               |    0    |    11   |
|          |               tmp_17_fu_253               |    0    |    11   |
|    add   |                 row_fu_264                |    0    |    11   |
|          |                 col_fu_289                |    0    |    11   |
|          |               p_addr3_fu_304              |    0    |    13   |
|          |               p_addr6_fu_323              |    0    |    12   |
|----------|-------------------------------------------|---------|---------|
|          |             p_v0_assign_fu_567            |    0    |    8    |
|          |            v0_assign_1_s_fu_573           |    0    |    8    |
|          |            v0_assign_2_s_fu_579           |    0    |    8    |
|  select  |            v0_assign_3_s_fu_585           |    0    |    8    |
|          |              sel_tmp2_fu_591              |    0    |    8    |
|          |              sel_tmp7_fu_598              |    0    |    8    |
|          |              sel_tmp8_fu_605              |    0    |    8    |
|          |               tmp_54_fu_612               |    0    |    8    |
|----------|-------------------------------------------|---------|---------|
|          |                 rev_fu_425                |    0    |    1    |
|          |                rev1_fu_437                |    0    |    1    |
|          |                rev2_fu_460                |    0    |    1    |
|          |                rev3_fu_472                |    0    |    1    |
|    xor   |                rev4_fu_495                |    0    |    1    |
|          |                rev5_fu_507                |    0    |    1    |
|          |               sel_tmp_fu_519              |    0    |    1    |
|          |              sel_tmp5_fu_537              |    0    |    1    |
|          |              sel_tmp3_fu_555              |    0    |    1    |
|----------|-------------------------------------------|---------|---------|
|          |               tmp_33_fu_315               |    0    |    1    |
|          |               tmp_52_fu_370               |    0    |    1    |
|          |               tmp_44_fu_443               |    0    |    1    |
|    and   |               tmp_48_fu_478               |    0    |    1    |
|          |               tmp_50_fu_513               |    0    |    1    |
|          |              sel_tmp1_fu_525              |    0    |    1    |
|          |              sel_tmp6_fu_543              |    0    |    1    |
|          |              sel_tmp4_fu_561              |    0    |    1    |
|----------|-------------------------------------------|---------|---------|
|          |               or_cond_fu_404              |    0    |    1    |
|    or    |          sel_tmp5_demorgan_fu_531         |    0    |    1    |
|          |         sel_tmp12_demorgan_fu_549         |    0    |    1    |
|----------|-------------------------------------------|---------|---------|
|          |           rows_read_read_fu_120           |    0    |    0    |
|   read   |           cols_read_read_fu_126           |    0    |    0    |
|          | absvalueMat_data_stream_0_V_r_read_fu_132 |    0    |    0    |
|          | angleMat_data_stream_0_V_read_read_fu_138 |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   write  |            stg_144_write_fu_144           |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |                 tmp_fu_239                |    0    |    0    |
|   trunc  |               tmp_42_fu_249               |    0    |    0    |
|          |               tmp_47_fu_410               |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|          |          tmp_36_trn1_cast_fu_300          |    0    |    0    |
|          |               tmp_34_fu_310               |    0    |    0    |
|          |          tmp_36_trn1_cast1_fu_319         |    0    |    0    |
|          |               tmp_36_fu_328               |    0    |    0    |
|   zext   |               tmp_43_fu_333               |    0    |    0    |
|          |               tmp_46_fu_338               |    0    |    0    |
|          |          filterMask_1_1_1_fu_343          |    0    |    0    |
|          |          filterMask_0_1_2_fu_347          |    0    |    0    |
|          |          filterMask_2_1_1_fu_351          |    0    |    0    |
|          |             angle_value_fu_355            |    0    |    0    |
|----------|-------------------------------------------|---------|---------|
|   Total  |                                           |    0    |   711   |
|----------|-------------------------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|lineBuffer_val_0|    4   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    4   |    0   |    0   |
+----------------+--------+--------+--------+

* Register list:
+-------------------------------------+--------+
|                                     |   FF   |
+-------------------------------------+--------+
|absvalueMat_data_stream_0_V_r_reg_764|    8   |
|        angle_value_1_reg_646        |   32   |
|             col6_reg_199            |   11   |
|             col_reg_735             |   11   |
|       filterMask_0_0_1_reg_726      |   32   |
|        filterMask_0_0_reg_664       |   32   |
|       filterMask_0_1_2_reg_791      |   32   |
|        filterMask_0_1_reg_670       |   32   |
|        filterMask_1_0_reg_682       |   32   |
|       filterMask_1_1_1_reg_785      |   32   |
|        filterMask_1_1_reg_676       |   32   |
|        filterMask_2_0_reg_658       |   32   |
|       filterMask_2_1_1_reg_797      |   32   |
|        filterMask_2_1_reg_652       |   32   |
|          gep77_loc_reg_222          |    8   |
|          gep79_loc_reg_211          |    8   |
|   lineBuffer_val_0_addr_1_reg_769   |   13   |
|   lineBuffer_val_0_addr_3_reg_780   |   13   |
|    lineBuffer_val_0_addr_reg_745    |   13   |
|   lineBuffer_val_0_load_1_reg_775   |    8   |
|    lineBuffer_val_0_load_reg_759    |    8   |
|           or_cond_reg_812           |    1   |
|             row5_reg_188            |   11   |
|             row_reg_711             |   11   |
|           sel_tmp1_reg_840          |    1   |
|           sel_tmp4_reg_850          |    1   |
|           sel_tmp6_reg_845          |    1   |
|            tmp_16_reg_693           |   11   |
|            tmp_17_reg_703           |   11   |
|            tmp_27_reg_716           |    1   |
|            tmp_28_reg_721           |    1   |
|            tmp_32_reg_740           |    1   |
|            tmp_33_reg_750           |    1   |
|      tmp_36_trn1_cast1_reg_754      |   12   |
|            tmp_38_reg_807           |    1   |
|            tmp_42_reg_698           |   11   |
|            tmp_44_reg_825           |    1   |
|            tmp_47_reg_817           |    8   |
|            tmp_48_reg_830           |    1   |
|            tmp_50_reg_835           |    1   |
|            tmp_52_reg_803           |    1   |
|             tmp_reg_688             |   11   |
+-------------------------------------+--------+
|                Total                |   552  |
+-------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_157 |  p0  |   5  |  13  |   65   ||    13   |
| grp_access_fu_157 |  p1  |   2  |   8  |   16   ||    8    |
| grp_access_fu_157 |  p3  |   3  |  13  |   39   ||    13   |
|    col6_reg_199   |  p0  |   2  |  11  |   22   ||    11   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   142  ||  6.652  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   711  |
|   Memory  |    4   |    -   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   45   |
|  Register |    -   |    -   |   552  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    6   |   552  |   756  |
+-----------+--------+--------+--------+--------+
