do modelsim.do basic00.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:35 on Nov 15,2019
# vlog -reportprogress 300 basic00.v.v "+incdir+../testbench" "+incdir+../simulation" "+incdir+../testbench" 
# ** Error: (vlog-7) Failed to open design unit file "basic00.v.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:49:35 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./modelsim.do line 7
# /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog ${1}.v +incdir+../testbench +incdir+../simulation  +incdir+../testbench"
do modelsim.do basic_00.v
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:42 on Nov 15,2019
# vlog -reportprogress 300 basic_00.v.v "+incdir+../testbench" "+incdir+../simulation" "+incdir+../testbench" 
# ** Error: (vlog-7) Failed to open design unit file "basic_00.v.v" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 21:49:42 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
# Error in macro ./modelsim.do line 7
# /opt/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
#     while executing
# "vlog ${1}.v +incdir+../testbench +incdir+../simulation  +incdir+../testbench"
do modelsim.do basic_00
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 basic_00.v "+incdir+../testbench" "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module test_case
# 
# Top level modules:
# 	test_case
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/top.v "+incdir+../simulation" "+incdir+../rtl/bus_matrix/" "+incdir+../testbench" 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/cpu/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon.v "+define+SIM" 
# -- Compiling module syscon
# 
# Top level modules:
# 	syscon
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_top.v 
# -- Compiling module syscon_top
# 
# Top level modules:
# 	syscon_top
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_regs.v "+incdir+../simulation" 
# -- Compiling module syscon_regs
# 
# Top level modules:
# 	syscon_regs
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/wb_master_interface.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_master_interface
# 
# Top level modules:
# 	wb_master_interface
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/bus_matrix/bus_matrix.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_intercon
# 
# Top level modules:
# 	wb_intercon
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_master/wb_mast_model.v 
# -- Compiling module wb_mast
# 
# Top level modules:
# 	wb_mast
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/pc_interface.v 
# -- Compiling module pc_interface
# 
# Top level modules:
# 	pc_interface
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/packet_decode.v 
# -- Compiling module packet_decode
# 
# Top level modules:
# 	packet_decode
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/uart/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/gpio/gpio_top.v "+incdir+../testbench" 
# -- Compiling module gpio_top
# 
# Top level modules:
# 	gpio_top
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_ram
# 
# Top level modules:
# 	wb_ram
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram_generic.v 
# -- Compiling module wb_ram_generic
# 
# Top level modules:
# 	wb_ram_generic
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/raminfr.v 
# -- Compiling module raminfr
# 
# Top level modules:
# 	raminfr
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_debug_if.v 
# -- Compiling module uart_debug_if
# 
# Top level modules:
# 	uart_debug_if
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_receiver.v 
# -- Compiling module uart_receiver
# 
# Top level modules:
# 	uart_receiver
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_regs.v 
# -- Compiling module uart_regs
# 
# Top level modules:
# 	uart_regs
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_rfifo.v 
# -- Compiling module uart_rfifo
# 
# Top level modules:
# 	uart_rfifo
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_sync_flops.v 
# -- Compiling module uart_sync_flops
# 
# Top level modules:
# 	uart_sync_flops
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_tfifo.v 
# -- Compiling module uart_tfifo
# 
# Top level modules:
# 	uart_tfifo
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_transmitter.v 
# -- Compiling module uart_transmitter
# 
# Top level modules:
# 	uart_transmitter
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_wb.v 
# -- Compiling module uart_wb
# 
# Top level modules:
# 	uart_wb
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_arbiter.v "+incdir+../behavioral/" 
# -- Compiling module wb_arbiter
# 
# Top level modules:
# 	wb_arbiter
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_data_resize.v 
# -- Compiling module wb_data_resize
# 
# Top level modules:
# 	wb_data_resize
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_mux.v "+incdir+../behavioral/" 
# -- Compiling module wb_mux
# 
# Top level modules:
# 	wb_mux
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/testbench.v "+incdir+../simulation" 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/test_tasks.v "+incdir+../simulation" 
# -- Compiling module test_tasks
# 
# Top level modules:
# 	test_tasks
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/platform_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module platform_tasks
# 
# Top level modules:
# 	platform_tasks
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:00 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/uart_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module uart_tasks
# 
# Top level modules:
# 	uart_tasks
# End time: 21:50:00 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs="+acc" work.testbench "+define+RTL" "+define+SIM" 
# Start time: 21:50:00 on Nov 15,2019
# Loading work.testbench
# Loading work.top
# Loading work.wb_intercon
# Loading work.wb_mux
# Loading work.syscon_top
# Loading work.syscon
# Loading work.syscon_regs
# Loading work.pc_interface
# Loading work.uart
# Loading work.packet_decode
# Loading work.gpio_top
# Loading work.cpu_top
# Loading work.wb_master_interface
# Loading work.wb_ram
# Loading work.wb_ram_generic
# Loading work.uart_top
# Loading work.uart_wb
# Loading work.uart_regs
# Loading work.uart_transmitter
# Loading work.uart_tfifo
# Loading work.raminfr
# Loading work.uart_sync_flops
# Loading work.uart_receiver
# Loading work.uart_rfifo
# Loading work.uart_debug_if
# Loading work.wb_mast
# Loading work.uart_tasks
# Loading work.platform_tasks
# Loading work.test_tasks
# Loading work.test_case
# ** Warning: (vsim-3017) ../testbench/testbench.v(50): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: ../rtl/top.v
# ** Warning: (vsim-3722) ../testbench/testbench.v(50): [TFMPC] - Missing connection for port 'test_bus'.
# ** Warning: (vsim-3017) ../rtl/top.v(64): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/syscon File: ../rtl/syscon/syscon_top.v
# ** Warning: (vsim-3722) ../rtl/top.v(64): [TFMPC] - Missing connection for port 'wb_rty_o'.
# ** Warning: (vsim-3015) ../rtl/top.v(104): [PCDPC] - Port size (31) does not match connection size (16) for port 'ext_pad_o'. The port definition is at: ../rtl/gpio/gpio_top.v(126).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/gpio File: ../rtl/gpio/gpio_top.v
# ** Error: Cannot open macro file: wave.do
# Error in macro ./modelsim.do line 53
# Cannot open macro file: wave.do
#     while executing
# "do wave.do"
do modelsim.do basic_00
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:20 on Nov 15,2019
# vlog -reportprogress 300 basic_00.v "+incdir+../testbench" "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module test_case
# 
# Top level modules:
# 	test_case
# End time: 21:50:20 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:20 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/top.v "+incdir+../simulation" "+incdir+../rtl/bus_matrix/" "+incdir+../testbench" 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:50:20 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/cpu/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon.v "+define+SIM" 
# -- Compiling module syscon
# 
# Top level modules:
# 	syscon
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_top.v 
# -- Compiling module syscon_top
# 
# Top level modules:
# 	syscon_top
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_regs.v "+incdir+../simulation" 
# -- Compiling module syscon_regs
# 
# Top level modules:
# 	syscon_regs
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/wb_master_interface.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_master_interface
# 
# Top level modules:
# 	wb_master_interface
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/bus_matrix/bus_matrix.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_intercon
# 
# Top level modules:
# 	wb_intercon
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_master/wb_mast_model.v 
# -- Compiling module wb_mast
# 
# Top level modules:
# 	wb_mast
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/pc_interface.v 
# -- Compiling module pc_interface
# 
# Top level modules:
# 	pc_interface
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/packet_decode.v 
# -- Compiling module packet_decode
# 
# Top level modules:
# 	packet_decode
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/uart/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/gpio/gpio_top.v "+incdir+../testbench" 
# -- Compiling module gpio_top
# 
# Top level modules:
# 	gpio_top
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_ram
# 
# Top level modules:
# 	wb_ram
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram_generic.v 
# -- Compiling module wb_ram_generic
# 
# Top level modules:
# 	wb_ram_generic
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/raminfr.v 
# -- Compiling module raminfr
# 
# Top level modules:
# 	raminfr
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_debug_if.v 
# -- Compiling module uart_debug_if
# 
# Top level modules:
# 	uart_debug_if
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_receiver.v 
# -- Compiling module uart_receiver
# 
# Top level modules:
# 	uart_receiver
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_regs.v 
# -- Compiling module uart_regs
# 
# Top level modules:
# 	uart_regs
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_rfifo.v 
# -- Compiling module uart_rfifo
# 
# Top level modules:
# 	uart_rfifo
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_sync_flops.v 
# -- Compiling module uart_sync_flops
# 
# Top level modules:
# 	uart_sync_flops
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_tfifo.v 
# -- Compiling module uart_tfifo
# 
# Top level modules:
# 	uart_tfifo
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_transmitter.v 
# -- Compiling module uart_transmitter
# 
# Top level modules:
# 	uart_transmitter
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_wb.v 
# -- Compiling module uart_wb
# 
# Top level modules:
# 	uart_wb
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_arbiter.v "+incdir+../behavioral/" 
# -- Compiling module wb_arbiter
# 
# Top level modules:
# 	wb_arbiter
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_data_resize.v 
# -- Compiling module wb_data_resize
# 
# Top level modules:
# 	wb_data_resize
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_mux.v "+incdir+../behavioral/" 
# -- Compiling module wb_mux
# 
# Top level modules:
# 	wb_mux
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/testbench.v "+incdir+../simulation" 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/test_tasks.v "+incdir+../simulation" 
# -- Compiling module test_tasks
# 
# Top level modules:
# 	test_tasks
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/platform_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module platform_tasks
# 
# Top level modules:
# 	platform_tasks
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:50:21 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/uart_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module uart_tasks
# 
# Top level modules:
# 	uart_tasks
# End time: 21:50:21 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:50:22 on Nov 15,2019, Elapsed time: 0:00:22
# Errors: 3, Warnings: 5
# vsim -voptargs="+acc" work.testbench "+define+RTL" "+define+SIM" 
# Start time: 21:50:22 on Nov 15,2019
# Loading work.testbench
# Loading work.top
# Loading work.wb_intercon
# Loading work.wb_mux
# Loading work.syscon_top
# Loading work.syscon
# Loading work.syscon_regs
# Loading work.pc_interface
# Loading work.uart
# Loading work.packet_decode
# Loading work.gpio_top
# Loading work.cpu_top
# Loading work.wb_master_interface
# Loading work.wb_ram
# Loading work.wb_ram_generic
# Loading work.uart_top
# Loading work.uart_wb
# Loading work.uart_regs
# Loading work.uart_transmitter
# Loading work.uart_tfifo
# Loading work.raminfr
# Loading work.uart_sync_flops
# Loading work.uart_receiver
# Loading work.uart_rfifo
# Loading work.uart_debug_if
# Loading work.wb_mast
# Loading work.uart_tasks
# Loading work.platform_tasks
# Loading work.test_tasks
# Loading work.test_case
# ** Warning: (vsim-3017) ../testbench/testbench.v(50): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: ../rtl/top.v
# ** Warning: (vsim-3722) ../testbench/testbench.v(50): [TFMPC] - Missing connection for port 'test_bus'.
# ** Warning: (vsim-3017) ../rtl/top.v(64): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/syscon File: ../rtl/syscon/syscon_top.v
# ** Warning: (vsim-3722) ../rtl/top.v(64): [TFMPC] - Missing connection for port 'wb_rty_o'.
# ** Warning: (vsim-3015) ../rtl/top.v(104): [PCDPC] - Port size (31) does not match connection size (16) for port 'ext_pad_o'. The port definition is at: ../rtl/gpio/gpio_top.v(126).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/gpio File: ../rtl/gpio/gpio_top.v
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# (testbench.uart0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (testbench.uart0) UART INFO: Has baudrate output
# 
# Basic Test Case
# 
# INFO: WISHBONE MASTER MODEL INSTANTIATED (testbench.uart_master0)
# 
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
# [93mTASK: UART Configure[0m
# UART VALID @                 2870
# CPU WRITE addr = 0x90006000 data = 0x01234567 sel = 0xf @                 3875
# CPU WRITE addr = 0x90006004 data = 0x89abcdef sel = 0xf @               918865
# CPU WRITE addr = 0x90006008 data = 0xaa55cc77 sel = 0xf @              1834045
# CPU WRITE addr = 0x9000600c data = 0xbb66dd99 sel = 0xf @              2749225
# ------------------------------------------------------------------------------------------------------------
# |TIME |Test| 	Test Case 				|Minimum   |	Maximum    |	Measured   | State |
# ------------------------------------------------------------------------------------------------------------
# |4616630 |   0|	CPU READ                            	|0x01234567 |	0x01234567 |	0x01234567 |  [1;32mPASS[0m |
# |5563550 |   1|	CPU READ                            	|0xaa55cc77 |	0xaa55cc77 |	0xaa55cc77 |  [1;32mPASS[0m |
# |6510470 |   2|	CPU READ                            	|0xbb66dd99 |	0xbb66dd99 |	0xbb66dd99 |  [1;32mPASS[0m |
# |7457390 |   3|	CPU READ                            	|0x89abcdef |	0x89abcdef |	0x89abcdef |  [1;32mPASS[0m |
# [1;31mFAIL: UART Read = 0xxx NOT 0x00 @              8126611[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0x00 @              8220731[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0xad @              8315371[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0xde @              8410011[0m
# |8410030 |   4|	CPU READ                            	|0xdead0000 |	0xdead0000 |	0xxxxxxxxx |  [1;31mFAIL[0m |
# ------------------------------------------------------------------------------------------------------------
# 
# [1;31m***** TEST FAILED *****[0m @              8410031
# 
# ** Note: $finish    : ../testbench/test_tasks.v(31)
#    Time: 8410131 ns  Iteration: 0  Instance: /testbench/test_tasks
# 1
# Break in Module test_tasks at ../testbench/test_tasks.v line 31
add wave -position insertpoint  \
sim:/testbench/clk \
sim:/testbench/rx \
sim:/testbench/tx
add wave -position insertpoint  \
sim:/testbench/test_case/data_out \
sim:/testbench/test_case/cpu_read
add wave -position insertpoint  \
sim:/testbench/dut/interface/decode/clk \
sim:/testbench/dut/interface/decode/rst \
sim:/testbench/dut/interface/decode/rx_byte \
sim:/testbench/dut/interface/decode/received \
sim:/testbench/dut/interface/decode/recv_error \
sim:/testbench/dut/interface/decode/is_transmitting \
sim:/testbench/dut/interface/decode/leds \
sim:/testbench/dut/interface/decode/cpu_address \
sim:/testbench/dut/interface/decode/cpu_start \
sim:/testbench/dut/interface/decode/cpu_selection \
sim:/testbench/dut/interface/decode/cpu_write \
sim:/testbench/dut/interface/decode/cpu_data_wr \
sim:/testbench/dut/interface/decode/transmit \
sim:/testbench/dut/interface/decode/tx_byte \
sim:/testbench/dut/interface/decode/cpu_data_rd \
sim:/testbench/dut/interface/decode/cpu_active \
sim:/testbench/dut/interface/decode/state \
sim:/testbench/dut/interface/decode/size \
sim:/testbench/dut/interface/decode/command \
sim:/testbench/dut/interface/decode/length \
sim:/testbench/dut/interface/decode/start_address \
sim:/testbench/dut/interface/decode/byte_count \
sim:/testbench/dut/interface/decode/samples_transferred \
sim:/testbench/dut/interface/decode/decode_cpu_command \
sim:/testbench/dut/interface/decode/decode_read_command \
sim:/testbench/dut/interface/decode/decode_write_command
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ptracton/src/hardware/wb_platform/simulation/wave.do
add wave -position insertpoint  \
sim:/testbench/dut/cpu/master/wb_clk \
sim:/testbench/dut/cpu/master/wb_rst \
sim:/testbench/dut/cpu/master/wb_adr_o \
sim:/testbench/dut/cpu/master/wb_dat_o \
sim:/testbench/dut/cpu/master/wb_sel_o \
sim:/testbench/dut/cpu/master/wb_we_o \
sim:/testbench/dut/cpu/master/wb_cyc_o \
sim:/testbench/dut/cpu/master/wb_stb_o \
sim:/testbench/dut/cpu/master/wb_cti_o \
sim:/testbench/dut/cpu/master/wb_bte_o \
sim:/testbench/dut/cpu/master/wb_dat_i \
sim:/testbench/dut/cpu/master/wb_ack_i \
sim:/testbench/dut/cpu/master/wb_err_i \
sim:/testbench/dut/cpu/master/wb_rty_i \
sim:/testbench/dut/cpu/master/start \
sim:/testbench/dut/cpu/master/address \
sim:/testbench/dut/cpu/master/selection \
sim:/testbench/dut/cpu/master/write \
sim:/testbench/dut/cpu/master/data_wr \
sim:/testbench/dut/cpu/master/data_rd \
sim:/testbench/dut/cpu/master/active \
sim:/testbench/dut/cpu/master/state
do modelsim.do basic_00
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:08 on Nov 15,2019
# vlog -reportprogress 300 basic_00.v "+incdir+../testbench" "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module test_case
# 
# Top level modules:
# 	test_case
# End time: 21:53:08 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:08 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/top.v "+incdir+../simulation" "+incdir+../rtl/bus_matrix/" "+incdir+../testbench" 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:53:08 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:08 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/cpu/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon.v "+define+SIM" 
# -- Compiling module syscon
# 
# Top level modules:
# 	syscon
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_top.v 
# -- Compiling module syscon_top
# 
# Top level modules:
# 	syscon_top
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_regs.v "+incdir+../simulation" 
# -- Compiling module syscon_regs
# 
# Top level modules:
# 	syscon_regs
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/wb_master_interface.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_master_interface
# 
# Top level modules:
# 	wb_master_interface
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/bus_matrix/bus_matrix.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_intercon
# 
# Top level modules:
# 	wb_intercon
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_master/wb_mast_model.v 
# -- Compiling module wb_mast
# 
# Top level modules:
# 	wb_mast
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/pc_interface.v 
# -- Compiling module pc_interface
# 
# Top level modules:
# 	pc_interface
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/packet_decode.v 
# -- Compiling module packet_decode
# 
# Top level modules:
# 	packet_decode
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/uart/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/gpio/gpio_top.v "+incdir+../testbench" 
# -- Compiling module gpio_top
# 
# Top level modules:
# 	gpio_top
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_ram
# 
# Top level modules:
# 	wb_ram
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram_generic.v 
# -- Compiling module wb_ram_generic
# 
# Top level modules:
# 	wb_ram_generic
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/raminfr.v 
# -- Compiling module raminfr
# 
# Top level modules:
# 	raminfr
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_debug_if.v 
# -- Compiling module uart_debug_if
# 
# Top level modules:
# 	uart_debug_if
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_receiver.v 
# -- Compiling module uart_receiver
# 
# Top level modules:
# 	uart_receiver
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_regs.v 
# -- Compiling module uart_regs
# 
# Top level modules:
# 	uart_regs
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_rfifo.v 
# -- Compiling module uart_rfifo
# 
# Top level modules:
# 	uart_rfifo
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_sync_flops.v 
# -- Compiling module uart_sync_flops
# 
# Top level modules:
# 	uart_sync_flops
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_tfifo.v 
# -- Compiling module uart_tfifo
# 
# Top level modules:
# 	uart_tfifo
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_transmitter.v 
# -- Compiling module uart_transmitter
# 
# Top level modules:
# 	uart_transmitter
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_wb.v 
# -- Compiling module uart_wb
# 
# Top level modules:
# 	uart_wb
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_arbiter.v "+incdir+../behavioral/" 
# -- Compiling module wb_arbiter
# 
# Top level modules:
# 	wb_arbiter
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_data_resize.v 
# -- Compiling module wb_data_resize
# 
# Top level modules:
# 	wb_data_resize
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_mux.v "+incdir+../behavioral/" 
# -- Compiling module wb_mux
# 
# Top level modules:
# 	wb_mux
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/testbench.v "+incdir+../simulation" 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/test_tasks.v "+incdir+../simulation" 
# -- Compiling module test_tasks
# 
# Top level modules:
# 	test_tasks
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/platform_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module platform_tasks
# 
# Top level modules:
# 	platform_tasks
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:09 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/uart_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module uart_tasks
# 
# Top level modules:
# 	uart_tasks
# End time: 21:53:09 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:53:10 on Nov 15,2019, Elapsed time: 0:02:48
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.testbench "+define+RTL" "+define+SIM" 
# Start time: 21:53:10 on Nov 15,2019
# Loading work.testbench
# Loading work.top
# Loading work.wb_intercon
# Loading work.wb_mux
# Loading work.syscon_top
# Loading work.syscon
# Loading work.syscon_regs
# Loading work.pc_interface
# Loading work.uart
# Loading work.packet_decode
# Loading work.gpio_top
# Loading work.cpu_top
# Loading work.wb_master_interface
# Loading work.wb_ram
# Loading work.wb_ram_generic
# Loading work.uart_top
# Loading work.uart_wb
# Loading work.uart_regs
# Loading work.uart_transmitter
# Loading work.uart_tfifo
# Loading work.raminfr
# Loading work.uart_sync_flops
# Loading work.uart_receiver
# Loading work.uart_rfifo
# Loading work.uart_debug_if
# Loading work.wb_mast
# Loading work.uart_tasks
# Loading work.platform_tasks
# Loading work.test_tasks
# Loading work.test_case
# ** Warning: (vsim-3017) ../testbench/testbench.v(50): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: ../rtl/top.v
# ** Warning: (vsim-3722) ../testbench/testbench.v(50): [TFMPC] - Missing connection for port 'test_bus'.
# ** Warning: (vsim-3017) ../rtl/top.v(64): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/syscon File: ../rtl/syscon/syscon_top.v
# ** Warning: (vsim-3722) ../rtl/top.v(64): [TFMPC] - Missing connection for port 'wb_rty_o'.
# ** Warning: (vsim-3015) ../rtl/top.v(104): [PCDPC] - Port size (31) does not match connection size (16) for port 'ext_pad_o'. The port definition is at: ../rtl/gpio/gpio_top.v(126).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/gpio File: ../rtl/gpio/gpio_top.v
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# (testbench.uart0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (testbench.uart0) UART INFO: Has baudrate output
# 
# Basic Test Case
# 
# INFO: WISHBONE MASTER MODEL INSTANTIATED (testbench.uart_master0)
# 
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
# [93mTASK: UART Configure[0m
# UART VALID @                 2870
# CPU WRITE addr = 0x90006000 data = 0x01234567 sel = 0xf @                 3875
# CPU WRITE addr = 0x90006004 data = 0x89abcdef sel = 0xf @               918865
# CPU WRITE addr = 0x90006008 data = 0xaa55cc77 sel = 0xf @              1834045
# CPU WRITE addr = 0x9000600c data = 0xbb66dd99 sel = 0xf @              2749225
# ------------------------------------------------------------------------------------------------------------
# |TIME |Test| 	Test Case 				|Minimum   |	Maximum    |	Measured   | State |
# ------------------------------------------------------------------------------------------------------------
# |4616630 |   0|	CPU READ                            	|0x01234567 |	0x01234567 |	0x01234567 |  [1;32mPASS[0m |
# |5563550 |   1|	CPU READ                            	|0xaa55cc77 |	0xaa55cc77 |	0xaa55cc77 |  [1;32mPASS[0m |
# |6510470 |   2|	CPU READ                            	|0xbb66dd99 |	0xbb66dd99 |	0xbb66dd99 |  [1;32mPASS[0m |
# |7457390 |   3|	CPU READ                            	|0x89abcdef |	0x89abcdef |	0x89abcdef |  [1;32mPASS[0m |
# [1;31mFAIL: UART Read = 0xxx NOT 0x00 @              8126611[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0x00 @              8220731[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0xad @              8315371[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0xde @              8410011[0m
# |8410030 |   4|	CPU READ                            	|0xdead0000 |	0xdead0000 |	0xxxxxxxxx |  [1;31mFAIL[0m |
# ------------------------------------------------------------------------------------------------------------
# 
# [1;31m***** TEST FAILED *****[0m @              8410031
# 
# ** Note: $finish    : ../testbench/test_tasks.v(31)
#    Time: 8410131 ns  Iteration: 0  Instance: /testbench/test_tasks
# 1
# Break in Module test_tasks at ../testbench/test_tasks.v line 31
add wave -position insertpoint  \
sim:/testbench/dut/cpu/master/wb_clk \
sim:/testbench/dut/cpu/master/wb_rst \
sim:/testbench/dut/cpu/master/wb_adr_o \
sim:/testbench/dut/cpu/master/wb_dat_o \
sim:/testbench/dut/cpu/master/wb_sel_o \
sim:/testbench/dut/cpu/master/wb_we_o \
sim:/testbench/dut/cpu/master/wb_cyc_o \
sim:/testbench/dut/cpu/master/wb_stb_o \
sim:/testbench/dut/cpu/master/wb_cti_o \
sim:/testbench/dut/cpu/master/wb_bte_o \
sim:/testbench/dut/cpu/master/wb_dat_i \
sim:/testbench/dut/cpu/master/wb_ack_i \
sim:/testbench/dut/cpu/master/wb_err_i \
sim:/testbench/dut/cpu/master/wb_rty_i \
sim:/testbench/dut/cpu/master/start \
sim:/testbench/dut/cpu/master/address \
sim:/testbench/dut/cpu/master/selection \
sim:/testbench/dut/cpu/master/write \
sim:/testbench/dut/cpu/master/data_wr \
sim:/testbench/dut/cpu/master/data_rd \
sim:/testbench/dut/cpu/master/active \
sim:/testbench/dut/cpu/master/state
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ptracton/src/hardware/wb_platform/simulation/wave.do
add wave -position insertpoint  \
sim:/testbench/dut/ram3/wb_clk_i \
sim:/testbench/dut/ram3/wb_rst_i \
sim:/testbench/dut/ram3/wb_adr_i \
sim:/testbench/dut/ram3/wb_dat_i \
sim:/testbench/dut/ram3/wb_sel_i \
sim:/testbench/dut/ram3/wb_we_i \
sim:/testbench/dut/ram3/wb_bte_i \
sim:/testbench/dut/ram3/wb_cti_i \
sim:/testbench/dut/ram3/wb_cyc_i \
sim:/testbench/dut/ram3/wb_stb_i \
sim:/testbench/dut/ram3/wb_ack_o \
sim:/testbench/dut/ram3/wb_err_o \
sim:/testbench/dut/ram3/wb_dat_o \
sim:/testbench/dut/ram3/adr_r \
sim:/testbench/dut/ram3/next_adr \
sim:/testbench/dut/ram3/valid \
sim:/testbench/dut/ram3/valid_r \
sim:/testbench/dut/ram3/is_last_r \
sim:/testbench/dut/ram3/new_cycle \
sim:/testbench/dut/ram3/adr \
sim:/testbench/dut/ram3/ram_we
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ptracton/src/hardware/wb_platform/simulation/wave.do
do modelsim.do basic_00
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 basic_00.v "+incdir+../testbench" "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module test_case
# 
# Top level modules:
# 	test_case
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/top.v "+incdir+../simulation" "+incdir+../rtl/bus_matrix/" "+incdir+../testbench" 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/cpu/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon.v "+define+SIM" 
# -- Compiling module syscon
# 
# Top level modules:
# 	syscon
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_top.v 
# -- Compiling module syscon_top
# 
# Top level modules:
# 	syscon_top
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_regs.v "+incdir+../simulation" 
# -- Compiling module syscon_regs
# 
# Top level modules:
# 	syscon_regs
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/wb_master_interface.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_master_interface
# 
# Top level modules:
# 	wb_master_interface
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/bus_matrix/bus_matrix.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_intercon
# 
# Top level modules:
# 	wb_intercon
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_master/wb_mast_model.v 
# -- Compiling module wb_mast
# 
# Top level modules:
# 	wb_mast
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/pc_interface.v 
# -- Compiling module pc_interface
# 
# Top level modules:
# 	pc_interface
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/packet_decode.v 
# -- Compiling module packet_decode
# 
# Top level modules:
# 	packet_decode
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/uart/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/gpio/gpio_top.v "+incdir+../testbench" 
# -- Compiling module gpio_top
# 
# Top level modules:
# 	gpio_top
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_ram
# 
# Top level modules:
# 	wb_ram
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram_generic.v 
# -- Compiling module wb_ram_generic
# 
# Top level modules:
# 	wb_ram_generic
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/raminfr.v 
# -- Compiling module raminfr
# 
# Top level modules:
# 	raminfr
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_debug_if.v 
# -- Compiling module uart_debug_if
# 
# Top level modules:
# 	uart_debug_if
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_receiver.v 
# -- Compiling module uart_receiver
# 
# Top level modules:
# 	uart_receiver
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_regs.v 
# -- Compiling module uart_regs
# 
# Top level modules:
# 	uart_regs
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_rfifo.v 
# -- Compiling module uart_rfifo
# 
# Top level modules:
# 	uart_rfifo
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_sync_flops.v 
# -- Compiling module uart_sync_flops
# 
# Top level modules:
# 	uart_sync_flops
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_tfifo.v 
# -- Compiling module uart_tfifo
# 
# Top level modules:
# 	uart_tfifo
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 21:55:40 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:40 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_transmitter.v 
# -- Compiling module uart_transmitter
# 
# Top level modules:
# 	uart_transmitter
# End time: 21:55:41 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_wb.v 
# -- Compiling module uart_wb
# 
# Top level modules:
# 	uart_wb
# End time: 21:55:41 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_arbiter.v "+incdir+../behavioral/" 
# -- Compiling module wb_arbiter
# 
# Top level modules:
# 	wb_arbiter
# End time: 21:55:41 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_data_resize.v 
# -- Compiling module wb_data_resize
# 
# Top level modules:
# 	wb_data_resize
# End time: 21:55:41 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_mux.v "+incdir+../behavioral/" 
# -- Compiling module wb_mux
# 
# Top level modules:
# 	wb_mux
# End time: 21:55:41 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/testbench.v "+incdir+../simulation" 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:55:41 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/test_tasks.v "+incdir+../simulation" 
# -- Compiling module test_tasks
# 
# Top level modules:
# 	test_tasks
# End time: 21:55:41 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/platform_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module platform_tasks
# 
# Top level modules:
# 	platform_tasks
# End time: 21:55:41 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:41 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/uart_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module uart_tasks
# 
# Top level modules:
# 	uart_tasks
# End time: 21:55:41 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:55:42 on Nov 15,2019, Elapsed time: 0:02:32
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.testbench "+define+RTL" "+define+SIM" 
# Start time: 21:55:42 on Nov 15,2019
# Loading work.testbench
# Loading work.top
# Loading work.wb_intercon
# Loading work.wb_mux
# Loading work.syscon_top
# Loading work.syscon
# Loading work.syscon_regs
# Loading work.pc_interface
# Loading work.uart
# Loading work.packet_decode
# Loading work.gpio_top
# Loading work.cpu_top
# Loading work.wb_master_interface
# Loading work.wb_ram
# Loading work.wb_ram_generic
# Loading work.uart_top
# Loading work.uart_wb
# Loading work.uart_regs
# Loading work.uart_transmitter
# Loading work.uart_tfifo
# Loading work.raminfr
# Loading work.uart_sync_flops
# Loading work.uart_receiver
# Loading work.uart_rfifo
# Loading work.uart_debug_if
# Loading work.wb_mast
# Loading work.uart_tasks
# Loading work.platform_tasks
# Loading work.test_tasks
# Loading work.test_case
# ** Warning: (vsim-3017) ../testbench/testbench.v(50): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: ../rtl/top.v
# ** Warning: (vsim-3722) ../testbench/testbench.v(50): [TFMPC] - Missing connection for port 'test_bus'.
# ** Warning: (vsim-3017) ../rtl/top.v(64): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/syscon File: ../rtl/syscon/syscon_top.v
# ** Warning: (vsim-3722) ../rtl/top.v(64): [TFMPC] - Missing connection for port 'wb_rty_o'.
# ** Warning: (vsim-3015) ../rtl/top.v(104): [PCDPC] - Port size (31) does not match connection size (16) for port 'ext_pad_o'. The port definition is at: ../rtl/gpio/gpio_top.v(126).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/gpio File: ../rtl/gpio/gpio_top.v
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# (testbench.uart0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (testbench.uart0) UART INFO: Has baudrate output
# 
# Basic Test Case
# 
# INFO: WISHBONE MASTER MODEL INSTANTIATED (testbench.uart_master0)
# 
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
# [93mTASK: UART Configure[0m
# UART VALID @                 2870
# CPU WRITE addr = 0x90006000 data = 0x01234567 sel = 0xf @                 3875
# CPU WRITE addr = 0x90006004 data = 0x89abcdef sel = 0xf @               918865
# CPU WRITE addr = 0x90006008 data = 0xaa55cc77 sel = 0xf @              1834045
# CPU WRITE addr = 0x9000600c data = 0xbb66dd99 sel = 0xf @              2749225
# ------------------------------------------------------------------------------------------------------------
# |TIME |Test| 	Test Case 				|Minimum   |	Maximum    |	Measured   | State |
# ------------------------------------------------------------------------------------------------------------
# |4616630 |   0|	CPU READ                            	|0x01234567 |	0x01234567 |	0x01234567 |  [1;32mPASS[0m |
# |5563550 |   1|	CPU READ                            	|0xaa55cc77 |	0xaa55cc77 |	0xaa55cc77 |  [1;32mPASS[0m |
# |6510470 |   2|	CPU READ                            	|0xbb66dd99 |	0xbb66dd99 |	0xbb66dd99 |  [1;32mPASS[0m |
# |7457390 |   3|	CPU READ                            	|0x89abcdef |	0x89abcdef |	0x89abcdef |  [1;32mPASS[0m |
# [1;31mFAIL: UART Read = 0xxx NOT 0x00 @              8126611[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0x00 @              8220731[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0xad @              8315371[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0xde @              8410011[0m
# |8410030 |   4|	CPU READ                            	|0xdead0000 |	0xdead0000 |	0xxxxxxxxx |  [1;31mFAIL[0m |
# ------------------------------------------------------------------------------------------------------------
# 
# [1;31m***** TEST FAILED *****[0m @              8410031
# 
# ** Note: $finish    : ../testbench/test_tasks.v(31)
#    Time: 8410131 ns  Iteration: 0  Instance: /testbench/test_tasks
# 1
# Break in Module test_tasks at ../testbench/test_tasks.v line 31
add wave -position insertpoint  \
sim:/testbench/dut/interface/uart0/clk \
sim:/testbench/dut/interface/uart0/rst \
sim:/testbench/dut/interface/uart0/rx \
sim:/testbench/dut/interface/uart0/tx \
sim:/testbench/dut/interface/uart0/transmit \
sim:/testbench/dut/interface/uart0/tx_byte \
sim:/testbench/dut/interface/uart0/received \
sim:/testbench/dut/interface/uart0/rx_byte \
sim:/testbench/dut/interface/uart0/is_receiving \
sim:/testbench/dut/interface/uart0/is_transmitting \
sim:/testbench/dut/interface/uart0/recv_error \
sim:/testbench/dut/interface/uart0/rx_clk_divider \
sim:/testbench/dut/interface/uart0/tx_clk_divider \
sim:/testbench/dut/interface/uart0/recv_state \
sim:/testbench/dut/interface/uart0/rx_countdown \
sim:/testbench/dut/interface/uart0/rx_bits_remaining \
sim:/testbench/dut/interface/uart0/rx_data \
sim:/testbench/dut/interface/uart0/tx_out \
sim:/testbench/dut/interface/uart0/tx_state \
sim:/testbench/dut/interface/uart0/tx_countdown \
sim:/testbench/dut/interface/uart0/tx_bits_remaining \
sim:/testbench/dut/interface/uart0/tx_data
add wave -position insertpoint  \
sim:/testbench/uart0/wb_clk_i \
sim:/testbench/uart0/wb_rst_i \
sim:/testbench/uart0/wb_adr_i \
sim:/testbench/uart0/wb_dat_i \
sim:/testbench/uart0/wb_dat_o \
sim:/testbench/uart0/wb_we_i \
sim:/testbench/uart0/wb_stb_i \
sim:/testbench/uart0/wb_cyc_i \
sim:/testbench/uart0/wb_sel_i \
sim:/testbench/uart0/wb_ack_o \
sim:/testbench/uart0/int_o \
sim:/testbench/uart0/srx_pad_i \
sim:/testbench/uart0/stx_pad_o \
sim:/testbench/uart0/rts_pad_o \
sim:/testbench/uart0/cts_pad_i \
sim:/testbench/uart0/dtr_pad_o \
sim:/testbench/uart0/dsr_pad_i \
sim:/testbench/uart0/ri_pad_i \
sim:/testbench/uart0/dcd_pad_i \
sim:/testbench/uart0/baud_o \
sim:/testbench/uart0/wb_dat8_i \
sim:/testbench/uart0/wb_dat8_o \
sim:/testbench/uart0/wb_dat32_o \
sim:/testbench/uart0/wb_adr_int \
sim:/testbench/uart0/we_o \
sim:/testbench/uart0/re_o \
sim:/testbench/uart0/ier \
sim:/testbench/uart0/iir \
sim:/testbench/uart0/fcr \
sim:/testbench/uart0/mcr \
sim:/testbench/uart0/lcr \
sim:/testbench/uart0/msr \
sim:/testbench/uart0/lsr \
sim:/testbench/uart0/rf_count \
sim:/testbench/uart0/tf_count \
sim:/testbench/uart0/tstate \
sim:/testbench/uart0/rstate
write format wave -window .main_pane.wave.interior.cs.body.pw.wf /home/ptracton/src/hardware/wb_platform/simulation/wave.do
do modelsim.do basic_00
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 basic_00.v "+incdir+../testbench" "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module test_case
# 
# Top level modules:
# 	test_case
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/top.v "+incdir+../simulation" "+incdir+../rtl/bus_matrix/" "+incdir+../testbench" 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/cpu/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon.v "+define+SIM" 
# -- Compiling module syscon
# 
# Top level modules:
# 	syscon
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_top.v 
# -- Compiling module syscon_top
# 
# Top level modules:
# 	syscon_top
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_regs.v "+incdir+../simulation" 
# -- Compiling module syscon_regs
# 
# Top level modules:
# 	syscon_regs
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/wb_master_interface.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_master_interface
# 
# Top level modules:
# 	wb_master_interface
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/bus_matrix/bus_matrix.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_intercon
# 
# Top level modules:
# 	wb_intercon
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_master/wb_mast_model.v 
# -- Compiling module wb_mast
# 
# Top level modules:
# 	wb_mast
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/pc_interface.v 
# -- Compiling module pc_interface
# 
# Top level modules:
# 	pc_interface
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/packet_decode.v 
# -- Compiling module packet_decode
# 
# Top level modules:
# 	packet_decode
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/uart/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/gpio/gpio_top.v "+incdir+../testbench" 
# -- Compiling module gpio_top
# 
# Top level modules:
# 	gpio_top
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_ram
# 
# Top level modules:
# 	wb_ram
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram_generic.v 
# -- Compiling module wb_ram_generic
# 
# Top level modules:
# 	wb_ram_generic
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/raminfr.v 
# -- Compiling module raminfr
# 
# Top level modules:
# 	raminfr
# End time: 21:59:36 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:36 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_debug_if.v 
# -- Compiling module uart_debug_if
# 
# Top level modules:
# 	uart_debug_if
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_receiver.v 
# -- Compiling module uart_receiver
# 
# Top level modules:
# 	uart_receiver
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_regs.v 
# -- Compiling module uart_regs
# 
# Top level modules:
# 	uart_regs
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_rfifo.v 
# -- Compiling module uart_rfifo
# 
# Top level modules:
# 	uart_rfifo
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_sync_flops.v 
# -- Compiling module uart_sync_flops
# 
# Top level modules:
# 	uart_sync_flops
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_tfifo.v 
# -- Compiling module uart_tfifo
# 
# Top level modules:
# 	uart_tfifo
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_transmitter.v 
# -- Compiling module uart_transmitter
# 
# Top level modules:
# 	uart_transmitter
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_wb.v 
# -- Compiling module uart_wb
# 
# Top level modules:
# 	uart_wb
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_arbiter.v "+incdir+../behavioral/" 
# -- Compiling module wb_arbiter
# 
# Top level modules:
# 	wb_arbiter
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_data_resize.v 
# -- Compiling module wb_data_resize
# 
# Top level modules:
# 	wb_data_resize
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_mux.v "+incdir+../behavioral/" 
# -- Compiling module wb_mux
# 
# Top level modules:
# 	wb_mux
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/testbench.v "+incdir+../simulation" 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/test_tasks.v "+incdir+../simulation" 
# -- Compiling module test_tasks
# 
# Top level modules:
# 	test_tasks
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/platform_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module platform_tasks
# 
# Top level modules:
# 	platform_tasks
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:37 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/uart_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module uart_tasks
# 
# Top level modules:
# 	uart_tasks
# End time: 21:59:37 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:59:38 on Nov 15,2019, Elapsed time: 0:03:56
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.testbench "+define+RTL" "+define+SIM" 
# Start time: 21:59:38 on Nov 15,2019
# Loading work.testbench
# Loading work.top
# Loading work.wb_intercon
# Loading work.wb_mux
# Loading work.syscon_top
# Loading work.syscon
# Loading work.syscon_regs
# Loading work.pc_interface
# Loading work.uart
# Loading work.packet_decode
# Loading work.gpio_top
# Loading work.cpu_top
# Loading work.wb_master_interface
# Loading work.wb_ram
# Loading work.wb_ram_generic
# Loading work.uart_top
# Loading work.uart_wb
# Loading work.uart_regs
# Loading work.uart_transmitter
# Loading work.uart_tfifo
# Loading work.raminfr
# Loading work.uart_sync_flops
# Loading work.uart_receiver
# Loading work.uart_rfifo
# Loading work.uart_debug_if
# Loading work.wb_mast
# Loading work.uart_tasks
# Loading work.platform_tasks
# Loading work.test_tasks
# Loading work.test_case
# ** Warning: (vsim-3017) ../testbench/testbench.v(50): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: ../rtl/top.v
# ** Warning: (vsim-3722) ../testbench/testbench.v(50): [TFMPC] - Missing connection for port 'test_bus'.
# ** Warning: (vsim-3017) ../rtl/top.v(64): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/syscon File: ../rtl/syscon/syscon_top.v
# ** Warning: (vsim-3722) ../rtl/top.v(64): [TFMPC] - Missing connection for port 'wb_rty_o'.
# ** Warning: (vsim-3015) ../rtl/top.v(104): [PCDPC] - Port size (31) does not match connection size (16) for port 'ext_pad_o'. The port definition is at: ../rtl/gpio/gpio_top.v(126).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/gpio File: ../rtl/gpio/gpio_top.v
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# (testbench.uart0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (testbench.uart0) UART INFO: Has baudrate output
# 
# Basic Test Case
# 
# INFO: WISHBONE MASTER MODEL INSTANTIATED (testbench.uart_master0)
# 
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
# [93mTASK: UART Configure[0m
# UART VALID @                 2870
# CPU WRITE addr = 0x90006000 data = 0x01234567 sel = 0xf @                 3875
# CPU WRITE addr = 0x90006004 data = 0x89abcdef sel = 0xf @               918865
# CPU WRITE addr = 0x90006008 data = 0xaa55cc77 sel = 0xf @              1834045
# CPU WRITE addr = 0x9000600c data = 0xbb66dd99 sel = 0xf @              2749225
# ------------------------------------------------------------------------------------------------------------
# |TIME |Test| 	Test Case 				|Minimum   |	Maximum    |	Measured   | State |
# ------------------------------------------------------------------------------------------------------------
# |4616630 |   0|	CPU READ                            	|0x01234567 |	0x01234567 |	0x01234567 |  [1;32mPASS[0m |
# |5563550 |   1|	CPU READ                            	|0xaa55cc77 |	0xaa55cc77 |	0xaa55cc77 |  [1;32mPASS[0m |
# |6510470 |   2|	CPU READ                            	|0xbb66dd99 |	0xbb66dd99 |	0xbb66dd99 |  [1;32mPASS[0m |
# |7457390 |   3|	CPU READ                            	|0x89abcdef |	0x89abcdef |	0x89abcdef |  [1;32mPASS[0m |
# [1;31mFAIL: UART Read = 0xxx NOT 0x00 @              8126611[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0x00 @              8220731[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0xad @              8315371[0m
# [1;31mFAIL: UART Read = 0xxx NOT 0xde @              8410011[0m
# |8410030 |   4|	CPU READ                            	|0xdead0000 |	0xdead0000 |	0xxxxxxxxx |  [1;31mFAIL[0m |
# ------------------------------------------------------------------------------------------------------------
# 
# [1;31m***** TEST FAILED *****[0m @              8410031
# 
# ** Note: $finish    : ../testbench/test_tasks.v(31)
#    Time: 8410131 ns  Iteration: 0  Instance: /testbench/test_tasks
# 1
# Break in Module test_tasks at ../testbench/test_tasks.v line 31
do modelsim.do basic_00
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 basic_00.v "+incdir+../testbench" "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module test_case
# 
# Top level modules:
# 	test_case
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/top.v "+incdir+../simulation" "+incdir+../rtl/bus_matrix/" "+incdir+../testbench" 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/cpu/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon.v "+define+SIM" 
# -- Compiling module syscon
# 
# Top level modules:
# 	syscon
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_top.v 
# -- Compiling module syscon_top
# 
# Top level modules:
# 	syscon_top
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_regs.v "+incdir+../simulation" 
# -- Compiling module syscon_regs
# 
# Top level modules:
# 	syscon_regs
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/wb_master_interface.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_master_interface
# 
# Top level modules:
# 	wb_master_interface
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/bus_matrix/bus_matrix.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_intercon
# 
# Top level modules:
# 	wb_intercon
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_master/wb_mast_model.v 
# -- Compiling module wb_mast
# 
# Top level modules:
# 	wb_mast
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/pc_interface.v 
# -- Compiling module pc_interface
# 
# Top level modules:
# 	pc_interface
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/packet_decode.v 
# -- Compiling module packet_decode
# 
# Top level modules:
# 	packet_decode
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/uart/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/gpio/gpio_top.v "+incdir+../testbench" 
# -- Compiling module gpio_top
# 
# Top level modules:
# 	gpio_top
# End time: 22:00:47 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:47 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_ram
# 
# Top level modules:
# 	wb_ram
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram_generic.v 
# -- Compiling module wb_ram_generic
# 
# Top level modules:
# 	wb_ram_generic
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/raminfr.v 
# -- Compiling module raminfr
# 
# Top level modules:
# 	raminfr
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_debug_if.v 
# -- Compiling module uart_debug_if
# 
# Top level modules:
# 	uart_debug_if
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_receiver.v 
# -- Compiling module uart_receiver
# 
# Top level modules:
# 	uart_receiver
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_regs.v 
# -- Compiling module uart_regs
# 
# Top level modules:
# 	uart_regs
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_rfifo.v 
# -- Compiling module uart_rfifo
# 
# Top level modules:
# 	uart_rfifo
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_sync_flops.v 
# -- Compiling module uart_sync_flops
# 
# Top level modules:
# 	uart_sync_flops
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_tfifo.v 
# -- Compiling module uart_tfifo
# 
# Top level modules:
# 	uart_tfifo
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_transmitter.v 
# -- Compiling module uart_transmitter
# 
# Top level modules:
# 	uart_transmitter
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_wb.v 
# -- Compiling module uart_wb
# 
# Top level modules:
# 	uart_wb
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_arbiter.v "+incdir+../behavioral/" 
# -- Compiling module wb_arbiter
# 
# Top level modules:
# 	wb_arbiter
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_data_resize.v 
# -- Compiling module wb_data_resize
# 
# Top level modules:
# 	wb_data_resize
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_mux.v "+incdir+../behavioral/" 
# -- Compiling module wb_mux
# 
# Top level modules:
# 	wb_mux
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/testbench.v "+incdir+../simulation" 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/test_tasks.v "+incdir+../simulation" 
# -- Compiling module test_tasks
# 
# Top level modules:
# 	test_tasks
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/platform_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module platform_tasks
# 
# Top level modules:
# 	platform_tasks
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:00:48 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/uart_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module uart_tasks
# 
# Top level modules:
# 	uart_tasks
# End time: 22:00:48 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:00:49 on Nov 15,2019, Elapsed time: 0:01:11
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.testbench "+define+RTL" "+define+SIM" 
# Start time: 22:00:49 on Nov 15,2019
# Loading work.testbench
# Loading work.top
# Loading work.wb_intercon
# Loading work.wb_mux
# Loading work.syscon_top
# Loading work.syscon
# Loading work.syscon_regs
# Loading work.pc_interface
# Loading work.uart
# Loading work.packet_decode
# Loading work.gpio_top
# Loading work.cpu_top
# Loading work.wb_master_interface
# Loading work.wb_ram
# Loading work.wb_ram_generic
# Loading work.uart_top
# Loading work.uart_wb
# Loading work.uart_regs
# Loading work.uart_transmitter
# Loading work.uart_tfifo
# Loading work.raminfr
# Loading work.uart_sync_flops
# Loading work.uart_receiver
# Loading work.uart_rfifo
# Loading work.uart_debug_if
# Loading work.wb_mast
# Loading work.uart_tasks
# Loading work.platform_tasks
# Loading work.test_tasks
# Loading work.test_case
# ** Warning: (vsim-3017) ../testbench/testbench.v(50): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: ../rtl/top.v
# ** Warning: (vsim-3722) ../testbench/testbench.v(50): [TFMPC] - Missing connection for port 'test_bus'.
# ** Warning: (vsim-3017) ../rtl/top.v(64): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/syscon File: ../rtl/syscon/syscon_top.v
# ** Warning: (vsim-3722) ../rtl/top.v(64): [TFMPC] - Missing connection for port 'wb_rty_o'.
# ** Warning: (vsim-3015) ../rtl/top.v(104): [PCDPC] - Port size (31) does not match connection size (16) for port 'ext_pad_o'. The port definition is at: ../rtl/gpio/gpio_top.v(126).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/gpio File: ../rtl/gpio/gpio_top.v
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# (testbench.uart0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (testbench.uart0) UART INFO: Has baudrate output
# 
# Basic Test Case
# 
# INFO: WISHBONE MASTER MODEL INSTANTIATED (testbench.uart_master0)
# 
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
# [93mTASK: UART Configure[0m
# UART VALID @                 2870
# CPU WRITE addr = 0x90006000 data = 0x01234567 sel = 0xf @                 3875
# CPU WRITE addr = 0x90006004 data = 0x89abcdef sel = 0xf @               918865
# CPU WRITE addr = 0x90006008 data = 0xaa55cc77 sel = 0xf @              1834045
# CPU WRITE addr = 0x9000600c data = 0xbb66dd99 sel = 0xf @              2749225
# ------------------------------------------------------------------------------------------------------------
# |TIME |Test| 	Test Case 				|Minimum   |	Maximum    |	Measured   | State |
# ------------------------------------------------------------------------------------------------------------
# |4616630 |   0|	CPU READ                            	|0x01234567 |	0x01234567 |	0x01234567 |  [1;32mPASS[0m |
# |5563550 |   1|	CPU READ                            	|0xaa55cc77 |	0xaa55cc77 |	0xaa55cc77 |  [1;32mPASS[0m |
# |6510470 |   2|	CPU READ                            	|0xbb66dd99 |	0xbb66dd99 |	0xbb66dd99 |  [1;32mPASS[0m |
# |7457390 |   3|	CPU READ                            	|0x89abcdef |	0x89abcdef |	0x89abcdef |  [1;32mPASS[0m |
# INCORRECT NUMBER OF TESTS! Exp:          89  Ran:           4
# ------------------------------------------------------------------------------------------------------------
# 
# [1;31m***** TEST FAILED *****[0m @              7457895
# 
# ** Note: $finish    : ../testbench/test_tasks.v(31)
#    Time: 7457995 ns  Iteration: 0  Instance: /testbench/test_tasks
# 1
# Break in Module test_tasks at ../testbench/test_tasks.v line 31
do modelsim.do basic_00
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 basic_00.v "+incdir+../testbench" "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module test_case
# 
# Top level modules:
# 	test_case
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/top.v "+incdir+../simulation" "+incdir+../rtl/bus_matrix/" "+incdir+../testbench" 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/cpu/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon.v "+define+SIM" 
# -- Compiling module syscon
# 
# Top level modules:
# 	syscon
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_top.v 
# -- Compiling module syscon_top
# 
# Top level modules:
# 	syscon_top
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/syscon/syscon_regs.v "+incdir+../simulation" 
# -- Compiling module syscon_regs
# 
# Top level modules:
# 	syscon_regs
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/arbiter.v 
# -- Compiling module arbiter
# 
# Top level modules:
# 	arbiter
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/wb_master_interface/wb_master_interface.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_master_interface
# 
# Top level modules:
# 	wb_master_interface
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/bus_matrix/bus_matrix.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_intercon
# 
# Top level modules:
# 	wb_intercon
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_master/wb_mast_model.v 
# -- Compiling module wb_mast
# 
# Top level modules:
# 	wb_mast
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/pc_interface.v 
# -- Compiling module pc_interface
# 
# Top level modules:
# 	pc_interface
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/pc_interface/packet_decode.v 
# -- Compiling module packet_decode
# 
# Top level modules:
# 	packet_decode
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/uart/uart.v 
# -- Compiling module uart
# 
# Top level modules:
# 	uart
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../rtl/gpio/gpio_top.v "+incdir+../testbench" 
# -- Compiling module gpio_top
# 
# Top level modules:
# 	gpio_top
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram.v "+incdir+../behavioral/wb_common/" 
# -- Compiling module wb_ram
# 
# Top level modules:
# 	wb_ram
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_ram/wb_ram_generic.v 
# -- Compiling module wb_ram_generic
# 
# Top level modules:
# 	wb_ram_generic
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/raminfr.v 
# -- Compiling module raminfr
# 
# Top level modules:
# 	raminfr
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_debug_if.v 
# -- Compiling module uart_debug_if
# 
# Top level modules:
# 	uart_debug_if
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_receiver.v 
# -- Compiling module uart_receiver
# 
# Top level modules:
# 	uart_receiver
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_regs.v 
# -- Compiling module uart_regs
# 
# Top level modules:
# 	uart_regs
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_rfifo.v 
# -- Compiling module uart_rfifo
# 
# Top level modules:
# 	uart_rfifo
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_sync_flops.v 
# -- Compiling module uart_sync_flops
# 
# Top level modules:
# 	uart_sync_flops
# End time: 22:01:27 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_tfifo.v 
# -- Compiling module uart_tfifo
# 
# Top level modules:
# 	uart_tfifo
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_top.v 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_transmitter.v 
# -- Compiling module uart_transmitter
# 
# Top level modules:
# 	uart_transmitter
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_uart/uart_wb.v 
# -- Compiling module uart_wb
# 
# Top level modules:
# 	uart_wb
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_arbiter.v "+incdir+../behavioral/" 
# -- Compiling module wb_arbiter
# 
# Top level modules:
# 	wb_arbiter
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_data_resize.v 
# -- Compiling module wb_data_resize
# 
# Top level modules:
# 	wb_data_resize
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../behavioral/wb_intercon/wb_mux.v "+incdir+../behavioral/" 
# -- Compiling module wb_mux
# 
# Top level modules:
# 	wb_mux
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/testbench.v "+incdir+../simulation" 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/test_tasks.v "+incdir+../simulation" 
# -- Compiling module test_tasks
# 
# Top level modules:
# 	test_tasks
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/platform_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module platform_tasks
# 
# Top level modules:
# 	platform_tasks
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:28 on Nov 15,2019
# vlog -reportprogress 300 ../testbench/uart_tasks.v "+incdir+../simulation" "+incdir+../testbench" 
# -- Compiling module uart_tasks
# 
# Top level modules:
# 	uart_tasks
# End time: 22:01:28 on Nov 15,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:01:29 on Nov 15,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.testbench "+define+RTL" "+define+SIM" 
# Start time: 22:01:29 on Nov 15,2019
# Loading work.testbench
# Loading work.top
# Loading work.wb_intercon
# Loading work.wb_mux
# Loading work.syscon_top
# Loading work.syscon
# Loading work.syscon_regs
# Loading work.pc_interface
# Loading work.uart
# Loading work.packet_decode
# Loading work.gpio_top
# Loading work.cpu_top
# Loading work.wb_master_interface
# Loading work.wb_ram
# Loading work.wb_ram_generic
# Loading work.uart_top
# Loading work.uart_wb
# Loading work.uart_regs
# Loading work.uart_transmitter
# Loading work.uart_tfifo
# Loading work.raminfr
# Loading work.uart_sync_flops
# Loading work.uart_receiver
# Loading work.uart_rfifo
# Loading work.uart_debug_if
# Loading work.wb_mast
# Loading work.uart_tasks
# Loading work.platform_tasks
# Loading work.test_tasks
# Loading work.test_case
# ** Warning: (vsim-3017) ../testbench/testbench.v(50): [TFMPC] - Too few port connections. Expected 7, found 6.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut File: ../rtl/top.v
# ** Warning: (vsim-3722) ../testbench/testbench.v(50): [TFMPC] - Missing connection for port 'test_bus'.
# ** Warning: (vsim-3017) ../rtl/top.v(64): [TFMPC] - Too few port connections. Expected 17, found 16.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/syscon File: ../rtl/syscon/syscon_top.v
# ** Warning: (vsim-3722) ../rtl/top.v(64): [TFMPC] - Missing connection for port 'wb_rty_o'.
# ** Warning: (vsim-3015) ../rtl/top.v(104): [PCDPC] - Port size (31) does not match connection size (16) for port 'ext_pad_o'. The port definition is at: ../rtl/gpio/gpio_top.v(126).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/dut/gpio File: ../rtl/gpio/gpio_top.v
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# (testbench.uart0) UART INFO: Data bus width is 32. Debug Interface present.
# 
# (testbench.uart0) UART INFO: Has baudrate output
# 
# Basic Test Case
# 
# INFO: WISHBONE MASTER MODEL INSTANTIATED (testbench.uart_master0)
# 
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#                89000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
#               267000 : Illegal Wishbone B3 cycle type (xxx)
# [93mTASK: UART Configure[0m
# UART VALID @                 2870
# CPU WRITE addr = 0x90006000 data = 0x01234567 sel = 0xf @                 3875
# CPU WRITE addr = 0x90006004 data = 0x89abcdef sel = 0xf @               918865
# CPU WRITE addr = 0x90006008 data = 0xaa55cc77 sel = 0xf @              1834045
# CPU WRITE addr = 0x9000600c data = 0xbb66dd99 sel = 0xf @              2749225
# ------------------------------------------------------------------------------------------------------------
# |TIME |Test| 	Test Case 				|Minimum   |	Maximum    |	Measured   | State |
# ------------------------------------------------------------------------------------------------------------
# |4616630 |   0|	CPU READ                            	|0x01234567 |	0x01234567 |	0x01234567 |  [1;32mPASS[0m |
# |5563550 |   1|	CPU READ                            	|0xaa55cc77 |	0xaa55cc77 |	0xaa55cc77 |  [1;32mPASS[0m |
# |6510470 |   2|	CPU READ                            	|0xbb66dd99 |	0xbb66dd99 |	0xbb66dd99 |  [1;32mPASS[0m |
# |7457390 |   3|	CPU READ                            	|0x89abcdef |	0x89abcdef |	0x89abcdef |  [1;32mPASS[0m |
# ------------------------------------------------------------------------------------------------------------
# 
# 
# [1;32mTEST PASSED[0m  @              7457895
# ** Note: $finish    : ../testbench/test_tasks.v(25)
#    Time: 7457905 ns  Iteration: 0  Instance: /testbench/test_tasks
# 1
# Break in Module test_tasks at ../testbench/test_tasks.v line 25
