# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../proj6alu.srcs/sources_1/new/FA.v"
verilog xil_defaultlib  "../../../proj6alu.srcs/sources_1/new/addsub.v"
verilog xil_defaultlib  "../../../proj6alu.srcs/sources_1/new/adder.v"
verilog xil_defaultlib  "../../../proj6alu.srcs/sources_1/new/top.v"
verilog xil_defaultlib  "../../../proj6alu.srcs/sim_1/new/sim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
