Protel Design System Design Rule Check
PCB File : E:\DeskTop\Underway\SixFeetRobot\SixFeetRobot.PcbDoc
Date     : 2018/11/4
Time     : 14:18:23

WARNING: Zero hole size multi-layer pad(s) detected
   Pad E1-2(3245mil,1465mil) on Multi-Layer on Net GND
   Pad E1-1(3145mil,1465mil) on Multi-Layer on Net Power
   Pad E2-2(3244.435mil,1578.502mil) on Multi-Layer on Net GND
   Pad E2-1(3144.435mil,1578.502mil) on Multi-Layer on Net 5V0

Processing Rule : Clearance Constraint (Gap=10mil) (All),(All)
   Violation between Clearance Constraint: (6.82mil < 10mil) Between Pad L1-1(3195mil,1886.535mil) on Top Layer And Track (3348.021mil,139.813mil)(3348.021mil,2068.947mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (6.82mil < 10mil) Between Pad L1-2(3195mil,1703.465mil) on Top Layer And Track (3348.021mil,139.813mil)(3348.021mil,2068.947mil) on Keep-Out Layer 
   Violation between Clearance Constraint: (9.471mil < 10mil) Between Pad R1-1(810mil,620mil) on Top Layer And Track (704.808mil,651.192mil)(811mil,545mil) on Top Layer 
   Violation between Clearance Constraint: (3.435mil < 10mil) Between Pad R1-1(810mil,620mil) on Top Layer And Track (832.405mil,666.595mil)(879mil,620mil) on Top Layer 
   Violation between Clearance Constraint: (8.759mil < 10mil) Between Pad R1-2(892.3mil,620.2mil) on Top Layer And Track (875.03mil,714mil)(935mil,654.03mil) on Top Layer 
   Violation between Clearance Constraint: (7.7mil < 10mil) Between Pad R1-2(892.3mil,620.2mil) on Top Layer And Track (935mil,600mil)(935mil,654.03mil) on Top Layer 
   Violation between Clearance Constraint: (7.7mil < 10mil) Between Pad R1-2(892.3mil,620.2mil) on Top Layer And Track (935mil,600mil)(954.217mil,580.783mil) on Top Layer 
   Violation between Clearance Constraint: (4mil < 10mil) Between Pad R6-1(1670mil,290mil) on Top Layer And Track (1704mil,250mil)(1704mil,582.372mil) on Top Layer 
   Violation between Clearance Constraint: (8.654mil < 10mil) Between Pad R7-1(1277.155mil,250mil) on Top Layer And Track (1270mil,330mil)(1346.155mil,253.845mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Pad STM1-137(1047.16mil,1347.162mil) on Top Layer And Track (1033.242mil,1333.242mil)(1033.242mil,1333.242mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Pad STM1-137(1047.16mil,1347.162mil) on Top Layer And Track (1033.242mil,1333.242mil)(1088.918mil,1277.566mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Pad STM1-139(1019.322mil,1319.324mil) on Top Layer And Track (1033.242mil,1333.242mil)(1033.242mil,1333.242mil) on Top Layer 
   Violation between Clearance Constraint: (9.684mil < 10mil) Between Pad STM1-139(1019.322mil,1319.324mil) on Top Layer And Track (1033.242mil,1333.242mil)(1088.918mil,1277.566mil) on Top Layer 
Rule Violations :13

Processing Rule : Clearance Constraint (Gap=2mil) (HasFootprint('STM32F103ZET6-1')),(HasFootprint('STM32F103ZET6-1'))
Rule Violations :0

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=8mil) (Max=50mil) (Preferred=10mil) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=20mil) (Conductor Width=20mil) (Air Gap=10mil) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=1mil) (Max=100mil) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=10mil) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=10mil) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (5.367mil < 10mil) Between Pad CN11-1(275mil,1885mil) on Multi-Layer And Track (175mil,1895mil)(250mil,1970mil) on Bottom Solder [Bottom Solder] Mask Sliver [5.367mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad J1-1(1840mil,265mil) on Top Layer And Pad J1-2(1840mil,235mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad J1-2(1840mil,235mil) on Top Layer And Pad J1-3(1840mil,205mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad J2-1(1915mil,200mil) on Top Layer And Pad J2-2(1915mil,230mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad J2-2(1915mil,230mil) on Top Layer And Pad J2-3(1915mil,260mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-1(949.724mil,1110.532mil) on Top Layer And Pad STM1-2(963.644mil,1096.612mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-10(1075mil,985.258mil) on Top Layer And Pad STM1-11(1088.918mil,971.338mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-10(1075mil,985.258mil) on Top Layer And Pad STM1-9(1061.08mil,999.176mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-100(1687.454mil,1625.55mil) on Top Layer And Pad STM1-101(1673.534mil,1639.47mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-100(1687.454mil,1625.55mil) on Top Layer And Pad STM1-99(1701.372mil,1611.63mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-101(1673.534mil,1639.47mil) on Top Layer And Pad STM1-102(1659.614mil,1653.388mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-102(1659.614mil,1653.388mil) on Top Layer And Pad STM1-103(1645.694mil,1667.308mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-103(1645.694mil,1667.308mil) on Top Layer And Pad STM1-104(1631.776mil,1681.228mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-104(1631.776mil,1681.228mil) on Top Layer And Pad STM1-105(1617.856mil,1695.148mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-105(1617.856mil,1695.148mil) on Top Layer And Pad STM1-106(1603.936mil,1709.066mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-106(1603.936mil,1709.066mil) on Top Layer And Pad STM1-107(1590.018mil,1722.986mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-107(1590.018mil,1722.986mil) on Top Layer And Pad STM1-108(1576.098mil,1736.906mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-109(1436.904mil,1736.906mil) on Top Layer And Pad STM1-110(1422.984mil,1722.986mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-11(1088.918mil,971.338mil) on Top Layer And Pad STM1-12(1102.838mil,957.418mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-110(1422.984mil,1722.986mil) on Top Layer And Pad STM1-111(1409.064mil,1709.066mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.683mil < 10mil) Between Pad STM1-111(1409.064mil,1709.066mil) on Top Layer And Pad STM1-112(1395.146mil,1695.148mil) on Top Layer [Top Solder] Mask Sliver [1.683mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-112(1395.146mil,1695.148mil) on Top Layer And Pad STM1-113(1381.226mil,1681.228mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-113(1381.226mil,1681.228mil) on Top Layer And Pad STM1-114(1367.306mil,1667.308mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-114(1367.306mil,1667.308mil) on Top Layer And Pad STM1-115(1353.388mil,1653.388mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-115(1353.388mil,1653.388mil) on Top Layer And Pad STM1-116(1339.468mil,1639.47mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-116(1339.468mil,1639.47mil) on Top Layer And Pad STM1-117(1325.548mil,1625.55mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-117(1325.548mil,1625.55mil) on Top Layer And Pad STM1-118(1311.628mil,1611.63mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.683mil < 10mil) Between Pad STM1-118(1311.628mil,1611.63mil) on Top Layer And Pad STM1-119(1297.71mil,1597.712mil) on Top Layer [Top Solder] Mask Sliver [1.683mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-119(1297.71mil,1597.712mil) on Top Layer And Pad STM1-120(1283.79mil,1583.792mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-12(1102.838mil,957.418mil) on Top Layer And Pad STM1-13(1116.758mil,943.5mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-120(1283.79mil,1583.792mil) on Top Layer And Pad STM1-121(1269.87mil,1569.872mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.683mil < 10mil) Between Pad STM1-121(1269.87mil,1569.872mil) on Top Layer And Pad STM1-122(1255.952mil,1555.954mil) on Top Layer [Top Solder] Mask Sliver [1.683mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-122(1255.952mil,1555.954mil) on Top Layer And Pad STM1-123(1242.032mil,1542.034mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-123(1242.032mil,1542.034mil) on Top Layer And Pad STM1-124(1228.112mil,1528.114mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-124(1228.112mil,1528.114mil) on Top Layer And Pad STM1-125(1214.194mil,1514.194mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-125(1214.194mil,1514.194mil) on Top Layer And Pad STM1-126(1200.274mil,1500.276mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-126(1200.274mil,1500.276mil) on Top Layer And Pad STM1-127(1186.354mil,1486.356mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-127(1186.354mil,1486.356mil) on Top Layer And Pad STM1-128(1172.436mil,1472.436mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-128(1172.436mil,1472.436mil) on Top Layer And Pad STM1-129(1158.516mil,1458.518mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-129(1158.516mil,1458.518mil) on Top Layer And Pad STM1-130(1144.596mil,1444.598mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-13(1116.758mil,943.5mil) on Top Layer And Pad STM1-14(1130.678mil,929.58mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-130(1144.596mil,1444.598mil) on Top Layer And Pad STM1-131(1130.678mil,1430.678mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-131(1130.678mil,1430.678mil) on Top Layer And Pad STM1-132(1116.758mil,1416.76mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-132(1116.758mil,1416.76mil) on Top Layer And Pad STM1-133(1102.838mil,1402.84mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-133(1102.838mil,1402.84mil) on Top Layer And Pad STM1-134(1088.918mil,1388.92mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-134(1088.918mil,1388.92mil) on Top Layer And Pad STM1-135(1075mil,1375mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-135(1075mil,1375mil) on Top Layer And Pad STM1-136(1061.08mil,1361.082mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-136(1061.08mil,1361.082mil) on Top Layer And Pad STM1-137(1047.16mil,1347.162mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-137(1047.16mil,1347.162mil) on Top Layer And Pad STM1-138(1033.242mil,1333.242mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-138(1033.242mil,1333.242mil) on Top Layer And Pad STM1-139(1019.322mil,1319.324mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-139(1019.322mil,1319.324mil) on Top Layer And Pad STM1-140(1005.402mil,1305.404mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-14(1130.678mil,929.58mil) on Top Layer And Pad STM1-15(1144.596mil,915.66mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-140(1005.402mil,1305.404mil) on Top Layer And Pad STM1-141(991.484mil,1291.484mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-141(991.484mil,1291.484mil) on Top Layer And Pad STM1-142(977.564mil,1277.566mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-142(977.564mil,1277.566mil) on Top Layer And Pad STM1-143(963.644mil,1263.646mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-143(963.644mil,1263.646mil) on Top Layer And Pad STM1-144(949.724mil,1249.726mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-15(1144.596mil,915.66mil) on Top Layer And Pad STM1-16(1158.516mil,901.742mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-16(1158.516mil,901.742mil) on Top Layer And Pad STM1-17(1172.436mil,887.822mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-17(1172.436mil,887.822mil) on Top Layer And Pad STM1-18(1186.354mil,873.902mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-18(1186.354mil,873.902mil) on Top Layer And Pad STM1-19(1200.274mil,859.984mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-19(1200.274mil,859.984mil) on Top Layer And Pad STM1-20(1214.194mil,846.064mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-2(963.644mil,1096.612mil) on Top Layer And Pad STM1-3(977.564mil,1082.694mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-20(1214.194mil,846.064mil) on Top Layer And Pad STM1-21(1228.112mil,832.144mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-21(1228.112mil,832.144mil) on Top Layer And Pad STM1-22(1242.032mil,818.224mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-22(1242.032mil,818.224mil) on Top Layer And Pad STM1-23(1255.952mil,804.306mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-23(1255.952mil,804.306mil) on Top Layer And Pad STM1-24(1269.87mil,790.386mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-24(1269.87mil,790.386mil) on Top Layer And Pad STM1-25(1283.79mil,776.466mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-25(1283.79mil,776.466mil) on Top Layer And Pad STM1-26(1297.71mil,762.548mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-26(1297.71mil,762.548mil) on Top Layer And Pad STM1-27(1311.628mil,748.628mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-27(1311.628mil,748.628mil) on Top Layer And Pad STM1-28(1325.548mil,734.708mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-28(1325.548mil,734.708mil) on Top Layer And Pad STM1-29(1339.468mil,720.788mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-29(1339.468mil,720.788mil) on Top Layer And Pad STM1-30(1353.388mil,706.87mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-3(977.564mil,1082.694mil) on Top Layer And Pad STM1-4(991.484mil,1068.774mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-30(1353.388mil,706.87mil) on Top Layer And Pad STM1-31(1367.306mil,692.95mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-31(1367.306mil,692.95mil) on Top Layer And Pad STM1-32(1381.226mil,679.03mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-32(1381.226mil,679.03mil) on Top Layer And Pad STM1-33(1395.146mil,665.112mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-33(1395.146mil,665.112mil) on Top Layer And Pad STM1-34(1409.064mil,651.192mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-34(1409.064mil,651.192mil) on Top Layer And Pad STM1-35(1422.984mil,637.272mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-35(1422.984mil,637.272mil) on Top Layer And Pad STM1-36(1436.904mil,623.354mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-37(1576.098mil,623.354mil) on Top Layer And Pad STM1-38(1590.018mil,637.272mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-38(1590.018mil,637.272mil) on Top Layer And Pad STM1-39(1603.936mil,651.192mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-39(1603.936mil,651.192mil) on Top Layer And Pad STM1-40(1617.856mil,665.112mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-4(991.484mil,1068.774mil) on Top Layer And Pad STM1-5(1005.402mil,1054.854mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-40(1617.856mil,665.112mil) on Top Layer And Pad STM1-41(1631.776mil,679.03mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-41(1631.776mil,679.03mil) on Top Layer And Pad STM1-42(1645.694mil,692.95mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-42(1645.694mil,692.95mil) on Top Layer And Pad STM1-43(1659.614mil,706.87mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-43(1659.614mil,706.87mil) on Top Layer And Pad STM1-44(1673.534mil,720.788mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-44(1673.534mil,720.788mil) on Top Layer And Pad STM1-45(1687.452mil,734.708mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-45(1687.452mil,734.708mil) on Top Layer And Pad STM1-46(1701.372mil,748.628mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-46(1701.372mil,748.628mil) on Top Layer And Pad STM1-47(1715.292mil,762.548mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-47(1715.292mil,762.548mil) on Top Layer And Pad STM1-48(1729.212mil,776.466mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-48(1729.212mil,776.466mil) on Top Layer And Pad STM1-49(1743.13mil,790.386mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-49(1743.13mil,790.386mil) on Top Layer And Pad STM1-50(1757.05mil,804.306mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-5(1005.402mil,1054.854mil) on Top Layer And Pad STM1-6(1019.322mil,1040.936mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-50(1757.05mil,804.306mil) on Top Layer And Pad STM1-51(1770.97mil,818.224mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-51(1770.97mil,818.224mil) on Top Layer And Pad STM1-52(1784.888mil,832.144mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-52(1784.888mil,832.144mil) on Top Layer And Pad STM1-53(1798.808mil,846.064mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-53(1798.808mil,846.064mil) on Top Layer And Pad STM1-54(1812.728mil,859.982mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-54(1812.728mil,859.982mil) on Top Layer And Pad STM1-55(1826.648mil,873.902mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-55(1826.648mil,873.902mil) on Top Layer And Pad STM1-56(1840.566mil,887.822mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-56(1840.566mil,887.822mil) on Top Layer And Pad STM1-57(1854.486mil,901.742mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-57(1854.486mil,901.742mil) on Top Layer And Pad STM1-58(1868.406mil,915.66mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-58(1868.406mil,915.66mil) on Top Layer And Pad STM1-59(1882.324mil,929.58mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-59(1882.324mil,929.58mil) on Top Layer And Pad STM1-60(1896.244mil,943.5mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-6(1019.322mil,1040.936mil) on Top Layer And Pad STM1-7(1033.242mil,1027.016mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-60(1896.244mil,943.5mil) on Top Layer And Pad STM1-61(1910.164mil,957.418mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-61(1910.164mil,957.418mil) on Top Layer And Pad STM1-62(1924.082mil,971.338mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-62(1924.082mil,971.338mil) on Top Layer And Pad STM1-63(1938.002mil,985.258mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-63(1938.002mil,985.258mil) on Top Layer And Pad STM1-64(1951.922mil,999.176mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-64(1951.922mil,999.176mil) on Top Layer And Pad STM1-65(1965.842mil,1013.096mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-65(1965.842mil,1013.096mil) on Top Layer And Pad STM1-66(1979.76mil,1027.016mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-66(1979.76mil,1027.016mil) on Top Layer And Pad STM1-67(1993.68mil,1040.936mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-67(1993.68mil,1040.936mil) on Top Layer And Pad STM1-68(2007.6mil,1054.854mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-68(2007.6mil,1054.854mil) on Top Layer And Pad STM1-69(2021.518mil,1068.774mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-69(2021.518mil,1068.774mil) on Top Layer And Pad STM1-70(2035.438mil,1082.694mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-7(1033.242mil,1027.016mil) on Top Layer And Pad STM1-8(1047.16mil,1013.096mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-70(2035.438mil,1082.694mil) on Top Layer And Pad STM1-71(2049.358mil,1096.612mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-71(2049.358mil,1096.612mil) on Top Layer And Pad STM1-72(2063.276mil,1110.532mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-73(2063.276mil,1249.726mil) on Top Layer And Pad STM1-74(2049.358mil,1263.646mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-74(2049.358mil,1263.646mil) on Top Layer And Pad STM1-75(2035.438mil,1277.566mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-75(2035.438mil,1277.566mil) on Top Layer And Pad STM1-76(2021.518mil,1291.484mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-76(2021.518mil,1291.484mil) on Top Layer And Pad STM1-77(2007.6mil,1305.404mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-77(2007.6mil,1305.404mil) on Top Layer And Pad STM1-78(1993.68mil,1319.324mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-78(1993.68mil,1319.324mil) on Top Layer And Pad STM1-79(1979.76mil,1333.242mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-79(1979.76mil,1333.242mil) on Top Layer And Pad STM1-80(1965.84mil,1347.162mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-8(1047.16mil,1013.096mil) on Top Layer And Pad STM1-9(1061.08mil,999.176mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-80(1965.84mil,1347.162mil) on Top Layer And Pad STM1-81(1951.922mil,1361.082mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-81(1951.922mil,1361.082mil) on Top Layer And Pad STM1-82(1938.002mil,1375mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-82(1938.002mil,1375mil) on Top Layer And Pad STM1-83(1924.082mil,1388.92mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-83(1924.082mil,1388.92mil) on Top Layer And Pad STM1-84(1910.164mil,1402.84mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-84(1910.164mil,1402.84mil) on Top Layer And Pad STM1-85(1896.244mil,1416.76mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-85(1896.244mil,1416.76mil) on Top Layer And Pad STM1-86(1882.324mil,1430.678mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-86(1882.324mil,1430.678mil) on Top Layer And Pad STM1-87(1868.406mil,1444.598mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-87(1868.406mil,1444.598mil) on Top Layer And Pad STM1-88(1854.486mil,1458.518mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-88(1854.486mil,1458.518mil) on Top Layer And Pad STM1-89(1840.566mil,1472.436mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-89(1840.566mil,1472.436mil) on Top Layer And Pad STM1-90(1826.648mil,1486.356mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-90(1826.648mil,1486.356mil) on Top Layer And Pad STM1-91(1812.728mil,1500.276mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-91(1812.728mil,1500.276mil) on Top Layer And Pad STM1-92(1798.808mil,1514.194mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-92(1798.808mil,1514.194mil) on Top Layer And Pad STM1-93(1784.888mil,1528.114mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-93(1784.888mil,1528.114mil) on Top Layer And Pad STM1-94(1770.97mil,1542.034mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-94(1770.97mil,1542.034mil) on Top Layer And Pad STM1-95(1757.05mil,1555.954mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.684mil < 10mil) Between Pad STM1-95(1757.05mil,1555.954mil) on Top Layer And Pad STM1-96(1743.13mil,1569.872mil) on Top Layer [Top Solder] Mask Sliver [1.684mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-96(1743.13mil,1569.872mil) on Top Layer And Pad STM1-97(1729.212mil,1583.792mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.686mil < 10mil) Between Pad STM1-97(1729.212mil,1583.792mil) on Top Layer And Pad STM1-98(1715.292mil,1597.712mil) on Top Layer [Top Solder] Mask Sliver [1.686mil]
   Violation between Minimum Solder Mask Sliver Constraint: (1.685mil < 10mil) Between Pad STM1-98(1715.292mil,1597.712mil) on Top Layer And Pad STM1-99(1701.372mil,1611.63mil) on Top Layer [Top Solder] Mask Sliver [1.685mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VS3-1(3120mil,775mil) on Top Layer And Pad VS3-2(3150mil,775mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VS3-2(3150mil,775mil) on Top Layer And Pad VS3-3(3180mil,775mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VS4-1(1975mil,1865mil) on Top Layer And Pad VS4-2(1975mil,1895mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (7mil < 10mil) Between Pad VS4-2(1975mil,1895mil) on Top Layer And Pad VS4-3(1975mil,1925mil) on Top Layer [Top Solder] Mask Sliver [7mil]
   Violation between Minimum Solder Mask Sliver Constraint: (5mil < 10mil) Between Pad XTAL2-1(852.523mil,957.477mil) on Multi-Layer And Pad XTAL2-2(890mil,920mil) on Multi-Layer [Top Solder] Mask Sliver [5mil] / [Bottom Solder] Mask Sliver [5mil]
   Violation between Minimum Solder Mask Sliver Constraint: (4.361mil < 10mil) Between Via (1585mil,775mil) from Top Layer to Bottom Layer And Via (1605mil,785mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [4.361mil] / [Bottom Solder] Mask Sliver [4.361mil]
   Violation between Minimum Solder Mask Sliver Constraint: (9.65mil < 10mil) Between Via (1621.586mil,1064.828mil) from Top Layer to Bottom Layer And Via (1649.236mil,1065mil) from Top Layer to Bottom Layer [Top Solder] Mask Sliver [9.65mil] / [Bottom Solder] Mask Sliver [9.65mil]
Rule Violations :152

Processing Rule : Silk To Solder Mask (Clearance=10mil) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1061.033mil,507.578mil) on Top Overlay And Pad C10-2(1061.08mil,515mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.005mil < 10mil) Between Arc (1061.127mil,476.422mil) on Top Overlay And Pad C10-1(1061.08mil,469mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1072.422mil,169.953mil) on Top Overlay And Pad C14-2(1065mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1072.422mil,234.953mil) on Top Overlay And Pad C15-2(1065mil,235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1072.422mil,334.953mil) on Top Overlay And Pad C13-2(1065mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1072.422mil,399.953mil) on Top Overlay And Pad C12-2(1065mil,400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1103.578mil,170.047mil) on Top Overlay And Pad C14-1(1111mil,170mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1103.578mil,235.047mil) on Top Overlay And Pad C15-1(1111mil,235mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1103.578mil,335.047mil) on Top Overlay And Pad C13-1(1111mil,335mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1103.578mil,400.047mil) on Top Overlay And Pad C12-1(1111mil,400mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1236.422mil,69.953mil) on Top Overlay And Pad C6-2(1229mil,70mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1267.578mil,70.047mil) on Top Overlay And Pad C6-1(1275mil,70mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1488.212mil,239.953mil) on Top Overlay And Pad C8-1(1480.79mil,240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1488.212mil,294.953mil) on Top Overlay And Pad C9-1(1480.79mil,295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1519.369mil,240.047mil) on Top Overlay And Pad C8-2(1526.79mil,240mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (1519.369mil,295.047mil) on Top Overlay And Pad C9-2(1526.79mil,295mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.226mil < 10mil) Between Arc (1837.5mil,202.5mil) on Top Overlay And Pad J1-3(1840mil,205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.096mil < 10mil) Between Arc (1837.5mil,262.5mil) on Top Overlay And Pad J1-1(1840mil,265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.632mil < 10mil) Between Arc (1842.5mil,202.5mil) on Top Overlay And Pad J1-3(1840mil,205mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.632mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.658mil < 10mil) Between Arc (1842.5mil,262.5mil) on Top Overlay And Pad J1-1(1840mil,265mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.658mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.096mil < 10mil) Between Arc (1912.5mil,202.5mil) on Top Overlay And Pad J2-1(1915mil,200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.226mil < 10mil) Between Arc (1912.5mil,262.5mil) on Top Overlay And Pad J2-3(1915mil,260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.842mil < 10mil) Between Arc (1917.5mil,202.5mil) on Top Overlay And Pad J2-1(1915mil,200mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.352mil < 10mil) Between Arc (1917.5mil,262.5mil) on Top Overlay And Pad J2-3(1915mil,260mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.352mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.096mil < 10mil) Between Arc (1972.5mil,1867.5mil) on Top Overlay And Pad VS4-1(1975mil,1865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.226mil < 10mil) Between Arc (1972.5mil,1927.5mil) on Top Overlay And Pad VS4-3(1975mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [8.226mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.842mil < 10mil) Between Arc (1977.5mil,1867.5mil) on Top Overlay And Pad VS4-1(1975mil,1865mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.842mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.352mil < 10mil) Between Arc (1977.5mil,1927.5mil) on Top Overlay And Pad VS4-3(1975mil,1925mil) on Top Layer [Top Overlay] to [Top Solder] clearance [9.352mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.096mil < 10mil) Between Arc (3122.5mil,772.5mil) on Top Overlay And Pad VS3-1(3120mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.096mil < 10mil) Between Arc (3122.5mil,777.5mil) on Top Overlay And Pad VS3-1(3120mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [5.096mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (3128.513mil,895.823mil) on Top Overlay And Pad C3-2(3121.091mil,895.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (3128.728mil,1030.823mil) on Top Overlay And Pad C1-2(3121.306mil,1030.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (3128.728mil,1083.855mil) on Top Overlay And Pad C2-2(3121.306mil,1083.902mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (3129.728mil,950.823mil) on Top Overlay And Pad C4-2(3122.306mil,950.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (3159.67mil,895.917mil) on Top Overlay And Pad C3-1(3167.091mil,895.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (3159.885mil,1030.917mil) on Top Overlay And Pad C1-1(3167.306mil,1030.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (3159.885mil,1083.949mil) on Top Overlay And Pad C2-1(3167.306mil,1083.902mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (3160.885mil,950.917mil) on Top Overlay And Pad C4-1(3168.306mil,950.87mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.556mil < 10mil) Between Arc (3182.5mil,772.5mil) on Top Overlay And Pad VS3-3(3180mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.556mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.522mil < 10mil) Between Arc (3182.5mil,777.5mil) on Top Overlay And Pad VS3-3(3180mil,775mil) on Top Layer [Top Overlay] to [Top Solder] clearance [7.522mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.011mil < 10mil) Between Arc (3204.447mil,1350.981mil) on Top Overlay And Pad C5-1(3190mil,1351.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.011mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.894mil < 10mil) Between Arc (3245.553mil,1351.052mil) on Top Overlay And Pad C5-2(3259mil,1351.016mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.894mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (764.953mil,847.578mil) on Top Overlay And Pad C11-2(765mil,855mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.005mil < 10mil) Between Arc (765.047mil,816.422mil) on Top Overlay And Pad C11-1(765mil,809mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (839.953mil,752.578mil) on Top Overlay And Pad C16-2(840mil,760mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.005mil < 10mil) Between Arc (840.047mil,721.422mil) on Top Overlay And Pad C16-1(840mil,714mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.514mil < 10mil) Between Arc (871.615mil,938.385mil) on Top Overlay And Pad XTAL2-1(852.523mil,957.477mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [7.514mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.652mil < 10mil) Between Arc (871.615mil,938.385mil) on Top Overlay And Pad XTAL2-2(890mil,920mil) on Multi-Layer [Top Overlay] to [Top Solder] clearance [9.652mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.963mil < 10mil) Between Arc (977.517mil,619.362mil) on Top Overlay And Pad C7-2(977.564mil,626.783mil) on Top Layer [Top Overlay] to [Top Solder] clearance [2.963mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.005mil < 10mil) Between Arc (977.611mil,588.205mil) on Top Overlay And Pad C7-1(977.564mil,580.783mil) on Top Layer [Top Overlay] to [Top Solder] clearance [3.005mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad 0R-1(645mil,830mil) on Top Layer And Track (600mil,869.8mil)(690mil,869.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad 0R-2(645.2mil,747.7mil) on Top Layer And Track (600mil,708mil)(690.2mil,708mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C10-1(1061.08mil,469mil) on Top Layer And Track (1041.08mil,455mil)(1041.08mil,481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-1(1061.08mil,469mil) on Top Layer And Track (1080.08mil,454.064mil)(1080.08mil,481mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C10-2(1061.08mil,515mil) on Top Layer And Track (1041.08mil,503mil)(1041.08mil,529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C10-2(1061.08mil,515mil) on Top Layer And Track (1080.08mil,503mil)(1080.08mil,529.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C1-1(3167.306mil,1030.87mil) on Top Layer And Track (3155.306mil,1010.87mil)(3181.306mil,1010.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C1-1(3167.306mil,1030.87mil) on Top Layer And Track (3155.306mil,1049.87mil)(3182.242mil,1049.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C11-1(765mil,809mil) on Top Layer And Track (745mil,795mil)(745mil,821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C11-1(765mil,809mil) on Top Layer And Track (784mil,794.064mil)(784mil,821mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C11-2(765mil,855mil) on Top Layer And Track (745mil,843mil)(745mil,869mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C11-2(765mil,855mil) on Top Layer And Track (784mil,843mil)(784mil,869.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C1-2(3121.306mil,1030.87mil) on Top Layer And Track (3106.357mil,1049.87mil)(3133.306mil,1049.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C1-2(3121.306mil,1030.87mil) on Top Layer And Track (3107.306mil,1010.87mil)(3133.306mil,1010.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C12-1(1111mil,400mil) on Top Layer And Track (1099mil,380mil)(1125mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C12-1(1111mil,400mil) on Top Layer And Track (1099mil,419mil)(1125.936mil,419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C12-2(1065mil,400mil) on Top Layer And Track (1050.051mil,419mil)(1077mil,419mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C12-2(1065mil,400mil) on Top Layer And Track (1051mil,380mil)(1077mil,380mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C13-1(1111mil,335mil) on Top Layer And Track (1099mil,315mil)(1125mil,315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C13-1(1111mil,335mil) on Top Layer And Track (1099mil,354mil)(1125.936mil,354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C13-2(1065mil,335mil) on Top Layer And Track (1050.051mil,354mil)(1077mil,354mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C13-2(1065mil,335mil) on Top Layer And Track (1051mil,315mil)(1077mil,315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C14-1(1111mil,170mil) on Top Layer And Track (1099mil,150mil)(1125mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C14-1(1111mil,170mil) on Top Layer And Track (1099mil,189mil)(1125.936mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C14-2(1065mil,170mil) on Top Layer And Track (1050.051mil,189mil)(1077mil,189mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C14-2(1065mil,170mil) on Top Layer And Track (1051mil,150mil)(1077mil,150mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C15-1(1111mil,235mil) on Top Layer And Track (1099mil,215mil)(1125mil,215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C15-1(1111mil,235mil) on Top Layer And Track (1099mil,254mil)(1125.936mil,254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C15-2(1065mil,235mil) on Top Layer And Track (1050.051mil,254mil)(1077mil,254mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C15-2(1065mil,235mil) on Top Layer And Track (1051mil,215mil)(1077mil,215mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C16-1(840mil,714mil) on Top Layer And Track (820mil,700mil)(820mil,726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C16-1(840mil,714mil) on Top Layer And Track (859mil,699.064mil)(859mil,726mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C16-2(840mil,760mil) on Top Layer And Track (820mil,748mil)(820mil,774mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C16-2(840mil,760mil) on Top Layer And Track (859mil,748mil)(859mil,774.949mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C2-1(3167.306mil,1083.902mil) on Top Layer And Track (3155.306mil,1063.902mil)(3181.306mil,1063.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C2-1(3167.306mil,1083.902mil) on Top Layer And Track (3155.306mil,1102.902mil)(3182.242mil,1102.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C2-2(3121.306mil,1083.902mil) on Top Layer And Track (3106.357mil,1102.902mil)(3133.306mil,1102.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C2-2(3121.306mil,1083.902mil) on Top Layer And Track (3107.306mil,1063.902mil)(3133.306mil,1063.902mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C3-1(3167.091mil,895.87mil) on Top Layer And Track (3155.091mil,875.87mil)(3181.091mil,875.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C3-1(3167.091mil,895.87mil) on Top Layer And Track (3155.091mil,914.87mil)(3182.027mil,914.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C3-2(3121.091mil,895.87mil) on Top Layer And Track (3106.142mil,914.87mil)(3133.091mil,914.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C3-2(3121.091mil,895.87mil) on Top Layer And Track (3107.091mil,875.87mil)(3133.091mil,875.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C4-1(3168.306mil,950.87mil) on Top Layer And Track (3156.306mil,930.87mil)(3182.306mil,930.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-1(3168.306mil,950.87mil) on Top Layer And Track (3156.306mil,969.87mil)(3183.242mil,969.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C4-2(3122.306mil,950.87mil) on Top Layer And Track (3107.357mil,969.87mil)(3134.306mil,969.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C4-2(3122.306mil,950.87mil) on Top Layer And Track (3108.306mil,930.87mil)(3134.306mil,930.87mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.659mil < 10mil) Between Pad C5-1(3190mil,1351.016mil) on Top Layer And Track (3170mil,1321.016mil)(3207mil,1321.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.659mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-1(3190mil,1351.016mil) on Top Layer And Track (3170mil,1381.016mil)(3207mil,1381.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-2(3259mil,1351.016mil) on Top Layer And Track (3242mil,1321.016mil)(3279mil,1321.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad C5-2(3259mil,1351.016mil) on Top Layer And Track (3242mil,1381.016mil)(3280mil,1381.016mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C6-1(1275mil,70mil) on Top Layer And Track (1263mil,50mil)(1289mil,50mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C6-1(1275mil,70mil) on Top Layer And Track (1263mil,89mil)(1289.936mil,89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C6-2(1229mil,70mil) on Top Layer And Track (1214.051mil,89mil)(1241mil,89mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C6-2(1229mil,70mil) on Top Layer And Track (1215mil,50mil)(1241mil,50mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.013mil < 10mil) Between Pad C7-1(977.564mil,580.783mil) on Top Layer And Track (957.564mil,566.783mil)(957.564mil,592.783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.013mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C7-1(977.564mil,580.783mil) on Top Layer And Track (996.564mil,565.848mil)(996.564mil,592.783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C7-2(977.564mil,626.783mil) on Top Layer And Track (957.564mil,614.783mil)(957.564mil,640.783mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C7-2(977.564mil,626.783mil) on Top Layer And Track (996.564mil,614.783mil)(996.564mil,641.732mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.014mil < 10mil) Between Pad C8-1(1480.79mil,240mil) on Top Layer And Track (1465.854mil,221mil)(1492.79mil,221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-1(1480.79mil,240mil) on Top Layer And Track (1466.79mil,260mil)(1492.79mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C8-2(1526.79mil,240mil) on Top Layer And Track (1514.79mil,221mil)(1541.739mil,221mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C8-2(1526.79mil,240mil) on Top Layer And Track (1514.79mil,260mil)(1540.79mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.014mil < 10mil) Between Pad C9-1(1480.79mil,295mil) on Top Layer And Track (1465.854mil,276mil)(1492.79mil,276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.014mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-1(1480.79mil,295mil) on Top Layer And Track (1466.79mil,315mil)(1492.79mil,315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad C9-2(1526.79mil,295mil) on Top Layer And Track (1514.79mil,276mil)(1541.739mil,276mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6mil < 10mil) Between Pad C9-2(1526.79mil,295mil) on Top Layer And Track (1514.79mil,315mil)(1540.79mil,315mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.071mil < 10mil) Between Pad D2-1(3016.102mil,1230mil) on Top Layer And Track (3031.85mil,1176.85mil)(3031.85mil,1187.48mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.071mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.055mil < 10mil) Between Pad D2-1(3016.102mil,1230mil) on Top Layer And Track (3031.85mil,1273.504mil)(3031.85mil,1283.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.055mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.874mil < 10mil) Between Pad D2-2(2835mil,1230mil) on Top Layer And Track (2819.252mil,1176.85mil)(2819.252mil,1187.677mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.874mil]
   Violation between Silk To Solder Mask Clearance Constraint: (3.858mil < 10mil) Between Pad D2-2(2835mil,1230mil) on Top Layer And Track (2819.252mil,1273.307mil)(2819.252mil,1283.15mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [3.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5mil < 10mil) Between Pad D4-1(1270mil,330mil) on Top Layer And Track (1237.355mil,295mil)(1302.155mil,295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.858mil < 10mil) Between Pad D4-1(1270mil,330mil) on Top Layer And Track (1241.142mil,295.394mil)(1241.142mil,365.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.858mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.394mil < 10mil) Between Pad D4-1(1270mil,330mil) on Top Layer And Track (1241.142mil,365.394mil)(1283.149mil,365.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.799mil < 10mil) Between Pad D4-1(1270mil,330mil) on Top Layer And Track (1243.149mil,295.394mil)(1283.149mil,295.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.799mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.8mil < 10mil) Between Pad D4-2(1355mil,330mil) on Top Layer And Track (1334.155mil,295.2mil)(1399.155mil,295.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.606mil < 10mil) Between Pad D4-2(1355mil,330mil) on Top Layer And Track (1343.149mil,295.394mil)(1383.149mil,295.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.606mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.394mil < 10mil) Between Pad D4-2(1355mil,330mil) on Top Layer And Track (1343.149mil,365.394mil)(1383.149mil,365.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.394mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.149mil < 10mil) Between Pad D4-2(1355mil,330mil) on Top Layer And Track (1383.149mil,295.394mil)(1383.149mil,365.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.149mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.605mil < 10mil) Between Pad D4-2(1355mil,330mil) on Top Layer And Track (1383.149mil,295.394mil)(1393.149mil,295.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.605mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E1-1(3145mil,1465mil) on Multi-Layer And Track (3087mil,1415mil)(3145mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E1-1(3145mil,1465mil) on Multi-Layer And Track (3087mil,1515mil)(3145mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.617mil < 10mil) Between Pad E1-1(3145mil,1465mil) on Multi-Layer And Track (3145mil,1415mil)(3170mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E1-1(3145mil,1465mil) on Multi-Layer And Track (3145mil,1515mil)(3170mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E1-2(3245mil,1465mil) on Multi-Layer And Track (3220mil,1415mil)(3245mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E1-2(3245mil,1465mil) on Multi-Layer And Track (3220mil,1515mil)(3245mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E1-2(3245mil,1465mil) on Multi-Layer And Track (3245mil,1415mil)(3295mil,1415mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E1-2(3245mil,1465mil) on Multi-Layer And Track (3245mil,1515mil)(3295mil,1515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E2-1(3144.435mil,1578.502mil) on Multi-Layer And Track (3086.435mil,1528.502mil)(3144.435mil,1528.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E2-1(3144.435mil,1578.502mil) on Multi-Layer And Track (3086.435mil,1628.502mil)(3144.435mil,1628.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.617mil < 10mil) Between Pad E2-1(3144.435mil,1578.502mil) on Multi-Layer And Track (3144.435mil,1528.502mil)(3169.435mil,1528.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.617mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E2-1(3144.435mil,1578.502mil) on Multi-Layer And Track (3144.435mil,1628.502mil)(3169.435mil,1628.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E2-2(3244.435mil,1578.502mil) on Multi-Layer And Track (3219.435mil,1528.502mil)(3244.435mil,1528.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E2-2(3244.435mil,1578.502mil) on Multi-Layer And Track (3219.435mil,1628.502mil)(3244.435mil,1628.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E2-2(3244.435mil,1578.502mil) on Multi-Layer And Track (3244.435mil,1528.502mil)(3294.435mil,1528.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.693mil < 10mil) Between Pad E2-2(3244.435mil,1578.502mil) on Multi-Layer And Track (3244.435mil,1628.502mil)(3294.435mil,1628.502mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.693mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Pad J1-1(1840mil,265mil) on Top Layer And Track (1815mil,200mil)(1815mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad J1-1(1840mil,265mil) on Top Layer And Track (1865mil,200mil)(1865mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Pad J1-2(1840mil,235mil) on Top Layer And Track (1815mil,200mil)(1815mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad J1-2(1840mil,235mil) on Top Layer And Track (1865mil,200mil)(1865mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Pad J1-3(1840mil,205mil) on Top Layer And Track (1815mil,200mil)(1815mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.862mil < 10mil) Between Pad J1-3(1840mil,205mil) on Top Layer And Track (1865mil,200mil)(1865mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.862mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Pad J2-1(1915mil,200mil) on Top Layer And Track (1890mil,200mil)(1890mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.981mil < 10mil) Between Pad J2-1(1915mil,200mil) on Top Layer And Track (1940mil,200mil)(1940mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Pad J2-2(1915mil,230mil) on Top Layer And Track (1890mil,200mil)(1890mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad J2-2(1915mil,230mil) on Top Layer And Track (1940mil,200mil)(1940mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Pad J2-3(1915mil,260mil) on Top Layer And Track (1890mil,200mil)(1890mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad J2-3(1915mil,260mil) on Top Layer And Track (1940mil,200mil)(1940mil,265mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad k1-1(319mil,555mil) on Top Layer And Track (282mil,528mil)(282mil,581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad k1-1(319mil,555mil) on Top Layer And Track (282mil,528mil)(347mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k1-1(319mil,555mil) on Top Layer And Track (282mil,581mil)(347mil,581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad k1-1(319mil,555mil) on Top Layer And Track (347mil,477mil)(347mil,528mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k1-1(319mil,555mil) on Top Layer And Track (347mil,581mil)(347mil,633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k1-2(610mil,555mil) on Top Layer And Track (582mil,477mil)(582mil,529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k1-2(610mil,555mil) on Top Layer And Track (582mil,529mil)(646mil,529mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k1-2(610mil,555mil) on Top Layer And Track (582mil,581mil)(582mil,633mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k1-2(610mil,555mil) on Top Layer And Track (582mil,581mil)(646mil,581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.472mil < 10mil) Between Pad k1-2(610mil,555mil) on Top Layer And Track (646mil,529mil)(646mil,581mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad k2-1(319mil,350mil) on Top Layer And Track (282mil,323mil)(282mil,376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad k2-1(319mil,350mil) on Top Layer And Track (282mil,323mil)(347mil,323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k2-1(319mil,350mil) on Top Layer And Track (282mil,376mil)(347mil,376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad k2-1(319mil,350mil) on Top Layer And Track (347mil,272mil)(347mil,323mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k2-1(319mil,350mil) on Top Layer And Track (347mil,376mil)(347mil,428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k2-2(610mil,350mil) on Top Layer And Track (582mil,272mil)(582mil,324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k2-2(610mil,350mil) on Top Layer And Track (582mil,324mil)(646mil,324mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k2-2(610mil,350mil) on Top Layer And Track (582mil,376mil)(582mil,428mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k2-2(610mil,350mil) on Top Layer And Track (582mil,376mil)(646mil,376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.472mil < 10mil) Between Pad k2-2(610mil,350mil) on Top Layer And Track (646mil,324mil)(646mil,376mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad k3-1(314mil,134.482mil) on Top Layer And Track (277mil,107.482mil)(277mil,160.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad k3-1(314mil,134.482mil) on Top Layer And Track (277mil,107.482mil)(342mil,107.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k3-1(314mil,134.482mil) on Top Layer And Track (277mil,160.482mil)(342mil,160.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k3-1(314mil,134.482mil) on Top Layer And Track (342mil,160.482mil)(342mil,212.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad k3-1(314mil,134.482mil) on Top Layer And Track (342mil,56.482mil)(342mil,107.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k3-2(605mil,134.482mil) on Top Layer And Track (577mil,108.482mil)(641mil,108.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k3-2(605mil,134.482mil) on Top Layer And Track (577mil,160.482mil)(577mil,212.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k3-2(605mil,134.482mil) on Top Layer And Track (577mil,160.482mil)(641mil,160.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad k3-2(605mil,134.482mil) on Top Layer And Track (577mil,56.482mil)(577mil,108.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.472mil < 10mil) Between Pad k3-2(605mil,134.482mil) on Top Layer And Track (641mil,108.482mil)(641mil,160.482mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad K4-1(1676mil,90mil) on Top Layer And Track (1648mil,117mil)(1648mil,168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.315mil < 10mil) Between Pad K4-1(1676mil,90mil) on Top Layer And Track (1648mil,117mil)(1713mil,117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad K4-1(1676mil,90mil) on Top Layer And Track (1648mil,12mil)(1648mil,64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad K4-1(1676mil,90mil) on Top Layer And Track (1648mil,64mil)(1713mil,64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.473mil < 10mil) Between Pad K4-1(1676mil,90mil) on Top Layer And Track (1713mil,64mil)(1713mil,117mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.473mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.204mil < 10mil) Between Pad K4-2(1385mil,90mil) on Top Layer And Track (1334.155mil,119.889mil)(1399.155mil,119.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad K4-2(1385mil,90mil) on Top Layer And Track (1349mil,116mil)(1413mil,116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.472mil < 10mil) Between Pad K4-2(1385mil,90mil) on Top Layer And Track (1349mil,64mil)(1349mil,116mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.472mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.497mil < 10mil) Between Pad K4-2(1385mil,90mil) on Top Layer And Track (1349mil,64mil)(1413mil,64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (5.204mil < 10mil) Between Pad K4-2(1385mil,90mil) on Top Layer And Track (1399.155mil,119.889mil)(1399.155mil,210.089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [5.204mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.315mil < 10mil) Between Pad K4-2(1385mil,90mil) on Top Layer And Track (1413mil,116mil)(1413mil,168mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.315mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.497mil < 10mil) Between Pad K4-2(1385mil,90mil) on Top Layer And Track (1413mil,12mil)(1413mil,64mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.497mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad L2-1(1268.928mil,429.8mil) on Top Layer And Track (1229.128mil,384.8mil)(1229.128mil,474.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.728mil < 10mil) Between Pad L2-1(1268.928mil,429.8mil) on Top Layer And Track (1291.928mil,384.8mil)(1309.428mil,402.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.728mil < 10mil) Between Pad L2-1(1268.928mil,429.8mil) on Top Layer And Track (1291.928mil,474.8mil)(1310.428mil,456.3mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.789mil < 10mil) Between Pad L2-2(1351.228mil,430mil) on Top Layer And Track (1309.428mil,402.3mil)(1326.928mil,384.8mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.789mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.092mil < 10mil) Between Pad L2-2(1351.228mil,430mil) on Top Layer And Track (1310.428mil,456.3mil)(1329.128mil,475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.091mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad L2-2(1351.228mil,430mil) on Top Layer And Track (1390.928mil,384.8mil)(1390.928mil,475mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad R1-1(810mil,620mil) on Top Layer And Track (770.2mil,575mil)(770.2mil,665mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.678mil < 10mil) Between Pad R1-1(810mil,620mil) on Top Layer And Track (771.2mil,500mil)(771.2mil,590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.678mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-1(810mil,620mil) on Top Layer And Track (771.2mil,590mil)(836mil,590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R1-2(892.3mil,620.2mil) on Top Layer And Track (868mil,590.2mil)(933mil,590.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad R1-2(892.3mil,620.2mil) on Top Layer And Track (932mil,575mil)(932mil,665.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(811mil,545mil) on Top Layer And Track (770.2mil,575mil)(836mil,575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad R2-1(811mil,545mil) on Top Layer And Track (771.2mil,500mil)(771.2mil,590mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-1(811mil,545mil) on Top Layer And Track (771.2mil,515mil)(836mil,515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(893.3mil,545.2mil) on Top Layer And Track (867mil,575mil)(932mil,575mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R2-2(893.3mil,545.2mil) on Top Layer And Track (868mil,515.2mil)(933mil,515.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.517mil < 10mil) Between Pad R2-2(893.3mil,545.2mil) on Top Layer And Track (932mil,575mil)(932mil,665.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.517mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad R2-2(893.3mil,545.2mil) on Top Layer And Track (933mil,500mil)(933mil,590.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad R3-1(811mil,470mil) on Top Layer And Track (771.2mil,425mil)(771.2mil,515mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-1(811mil,470mil) on Top Layer And Track (771.2mil,500mil)(837mil,500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R3-2(893.3mil,470.2mil) on Top Layer And Track (868mil,500mil)(933mil,500mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad R3-2(893.3mil,470.2mil) on Top Layer And Track (933mil,425mil)(933mil,515.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad R4-1(1277.155mil,164.889mil) on Top Layer And Track (1237.355mil,119.889mil)(1237.355mil,209.889mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.911mil < 10mil) Between Pad R4-2(1359.455mil,165.089mil) on Top Layer And Track (1334.155mil,205mil)(1399.155mil,205mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.911mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad R4-2(1359.455mil,165.089mil) on Top Layer And Track (1399.155mil,119.889mil)(1399.155mil,210.089mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad R5-1(1739mil,215mil) on Top Layer And Track (1727mil,245mil)(1792mil,245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad R5-1(1739mil,215mil) on Top Layer And Track (1778.8mil,170mil)(1778.8mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.96mil < 10mil) Between Pad R5-2(1656.7mil,214.8mil) on Top Layer And Text "R5" (1618.74mil,203.394mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.96mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad R5-2(1656.7mil,214.8mil) on Top Layer And Track (1617mil,169.8mil)(1617mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.412mil < 10mil) Between Pad R5-2(1656.7mil,214.8mil) on Top Layer And Track (1630.2mil,245mil)(1630.2mil,335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.412mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mil < 10mil) Between Pad R5-2(1656.7mil,214.8mil) on Top Layer And Track (1630.2mil,245mil)(1696mil,245mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.728mil < 10mil) Between Pad R6-1(1670mil,290mil) on Top Layer And Track (1617mil,260mil)(1682mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.728mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad R6-1(1670mil,290mil) on Top Layer And Track (1630.2mil,245mil)(1630.2mil,335mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.2mil < 10mil) Between Pad R6-2(1752.3mil,290.2mil) on Top Layer And Track (1713mil,260mil)(1778.8mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.2mil]
   Violation between Silk To Solder Mask Clearance Constraint: (0.412mil < 10mil) Between Pad R6-2(1752.3mil,290.2mil) on Top Layer And Track (1778.8mil,170mil)(1778.8mil,260mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.412mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad R6-2(1752.3mil,290.2mil) on Top Layer And Track (1792mil,245mil)(1792mil,335.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.8mil < 10mil) Between Pad R7-1(1277.155mil,250mil) on Top Layer And Track (1237.355mil,205mil)(1237.355mil,295mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.8mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.7mil < 10mil) Between Pad R7-2(1359.455mil,250.2mil) on Top Layer And Track (1399.155mil,205mil)(1399.155mil,295.2mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.7mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.188mil < 10mil) Between Pad STM1-1(949.724mil,1110.532mil) on Top Layer And Track (857.856mil,1157.858mil)(918.172mil,1097.541mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.188mil]
   Violation between Silk To Solder Mask Clearance Constraint: (1.619mil < 10mil) Between Pad STM1-108(1576.098mil,1736.906mil) on Top Layer And Text "OLED-1" (1413mil,1717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [1.619mil]
   Violation between Silk To Solder Mask Clearance Constraint: (6.491mil < 10mil) Between Pad STM1-108(1576.098mil,1736.906mil) on Top Layer And Track (1506.5mil,1851.044mil)(1587.779mil,1769.767mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [6.491mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-109(1436.904mil,1736.906mil) on Top Layer And Text "OLED-1" (1413mil,1717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.016mil < 10mil) Between Pad STM1-109(1436.904mil,1736.906mil) on Top Layer And Track (1423.792mil,1768.336mil)(1506.5mil,1851.044mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.016mil]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 10mil) Between Pad STM1-110(1422.984mil,1722.986mil) on Top Layer And Text "OLED-1" (1413mil,1717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [0mil]
   Violation between Silk To Solder Mask Clearance Constraint: (2.339mil < 10mil) Between Pad STM1-111(1409.064mil,1709.066mil) on Top Layer And Text "OLED-1" (1413mil,1717mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [2.339mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.133mil < 10mil) Between Pad STM1-144(949.724mil,1249.726mil) on Top Layer And Track (857.856mil,1202.4mil)(918.211mil,1262.755mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.133mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.112mil < 10mil) Between Pad STM1-36(1436.904mil,623.354mil) on Top Layer And Track (1425.98mil,589.734mil)(1506.5mil,509.214mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.605mil < 10mil) Between Pad STM1-37(1576.098mil,623.354mil) on Top Layer And Track (1506.5mil,509.214mil)(1589.127mil,591.839mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.605mil]
   Violation between Silk To Solder Mask Clearance Constraint: (4.018mil < 10mil) Between Pad STM1-72(2063.276mil,1110.532mil) on Top Layer And Track (2094.708mil,1097.42mil)(2177.416mil,1180.13mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [4.018mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.112mil < 10mil) Between Pad STM1-73(2063.276mil,1249.726mil) on Top Layer And Track (2096.896mil,1260.65mil)(2177.416mil,1180.13mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.112mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U1-1(3040mil,902mil) on Top Layer And Track (2988mil,852.551mil)(2988mil,1132.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.044mil < 10mil) Between Pad U1-2(2786.456mil,991.882mil) on Top Layer And Track (2838mil,852.551mil)(2838mil,1132.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U1-2(3040mil,992.551mil) on Top Layer And Track (2988mil,852.551mil)(2988mil,1132.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U1-3(3040mil,1083.102mil) on Top Layer And Track (2988mil,852.551mil)(2988mil,1132.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U3-1(975mil,192mil) on Top Layer And Track (923mil,142.551mil)(923mil,422.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.044mil < 10mil) Between Pad U3-2(721.456mil,281.882mil) on Top Layer And Track (773mil,142.551mil)(773mil,422.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.044mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U3-2(975mil,282.551mil) on Top Layer And Track (923mil,142.551mil)(923mil,422.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.5mil < 10mil) Between Pad U3-3(975mil,373.102mil) on Top Layer And Track (923mil,142.551mil)(923mil,422.551mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.5mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.067mil < 10mil) Between Pad VS3-1(3120mil,775mil) on Top Layer And Track (3120mil,750mil)(3185mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.067mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.367mil < 10mil) Between Pad VS3-1(3120mil,775mil) on Top Layer And Track (3120mil,800mil)(3185mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.367mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.939mil < 10mil) Between Pad VS3-2(3150mil,775mil) on Top Layer And Track (3120mil,750mil)(3185mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.128mil < 10mil) Between Pad VS3-2(3150mil,775mil) on Top Layer And Track (3120mil,800mil)(3185mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.128mil]
   Violation between Silk To Solder Mask Clearance Constraint: (7.939mil < 10mil) Between Pad VS3-3(3180mil,775mil) on Top Layer And Track (3120mil,750mil)(3185mil,750mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [7.939mil]
   Violation between Silk To Solder Mask Clearance Constraint: (8.128mil < 10mil) Between Pad VS3-3(3180mil,775mil) on Top Layer And Track (3120mil,800mil)(3185mil,800mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [8.128mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Pad VS4-1(1975mil,1865mil) on Top Layer And Track (1950mil,1865mil)(1950mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.981mil < 10mil) Between Pad VS4-1(1975mil,1865mil) on Top Layer And Track (2000mil,1865mil)(2000mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.981mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Pad VS4-2(1975mil,1895mil) on Top Layer And Track (1950mil,1865mil)(1950mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad VS4-2(1975mil,1895mil) on Top Layer And Track (2000mil,1865mil)(2000mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.164mil < 10mil) Between Pad VS4-3(1975mil,1925mil) on Top Layer And Track (1950mil,1865mil)(1950mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.164mil]
   Violation between Silk To Solder Mask Clearance Constraint: (9.813mil < 10mil) Between Pad VS4-3(1975mil,1925mil) on Top Layer And Track (2000mil,1865mil)(2000mil,1930mil) on Top Overlay [Top Overlay] to [Top Solder] clearance [9.813mil]
Rule Violations :269

Processing Rule : Silk to Silk (Clearance=-20mil) (All),(All)
Rule Violations :0

Processing Rule : Net Antennae (Tolerance=0mil) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mil) (Max=1000mil) (Prefered=500mil) (All)
Rule Violations :0


Violations Detected : 434
Waived Violations : 0
Time Elapsed        : 00:00:01