src/main.o src/main.o: ../src/main.c ../src/display_demo.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_types.h \
 ../src/display_ctrl/display_ctrl.h ../src/display_ctrl/vga_modes.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xaxivdma.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xaxivdma_hw.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_types.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_io.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_printf.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xparameters.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xparameters_ps.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xpseudo_asm.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xaxivdma_i.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xdebug.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xstatus.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_assert.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xvtc.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xvtc_hw.h \
 ../src/display_ctrl/../dynclk/dynclk.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_cache.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xparameters.h \
 ../src/pic_800_600.h ../src/i2c/PS_i2c.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xiicps.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xiicps_hw.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xplatform_info.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xgpio.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xgpio_l.h \
 ../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/sleep.h ../src/vdma.h

../src/display_demo.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_types.h:

../src/display_ctrl/display_ctrl.h:

../src/display_ctrl/vga_modes.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xaxivdma.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xaxivdma_hw.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_types.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_io.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_printf.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xparameters.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xparameters_ps.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xpseudo_asm.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xreg_cortexa9.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xpseudo_asm_gcc.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xaxivdma_i.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xdebug.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xstatus.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_assert.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xvtc.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xvtc_hw.h:

../src/display_ctrl/../dynclk/dynclk.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xil_cache.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xparameters.h:

../src/pic_800_600.h:

../src/i2c/PS_i2c.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xiicps.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xiicps_hw.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xplatform_info.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xgpio.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/xgpio_l.h:

../../pcie_hdmi_inout_bsp/ps7_cortexa9_0/include/sleep.h:

../src/vdma.h:
