Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6v/test_isim_beh.exe -prj C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6v/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6v/mydecoder24vlog.v" into library work
Analyzing Verilog file "C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6v/mydecoder38vlog.v" into library work
Analyzing Verilog file "C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6v/lab6.v" into library work
Analyzing Verilog file "C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6v/test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mydecoder24vlog
Compiling module mydecoder38vlog
Compiling module lab6
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable C:/Users/justi_000/Dropbox/Academia/Current Courses/Digital/Labs/Exp6/exp6v/test_isim_beh.exe
Fuse Memory Usage: 26252 KB
Fuse CPU Usage: 437 ms
