library ieee;
use ieee.std_logic_1164.all;

entity AndOr is
	port ( a, b							: in std_logic;
			 andOut, orOut, notOut  : out std_logic);
end AndOr;

architecture Behvaioral of AndOr is
begin
	andOut <= a and b;
	orOut  <= a or b;
	notOut <= not a;
end Behvaioral;