/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/terasic_de2_115.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#terasic_de2_115.py#
/m2_ssd/Workspace/Git/FPGA-Bridge/tse_tutorial.v.bak
/m2_ssd/Workspace/Git/FPGA-Bridge/#tse_tutorial.v.bak#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/terasic_de2_115.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#terasic_de2_115.py#
/m2_ssd/Workspace/Git/FPGA-Bridge/tse_tutorial.qsf.bak
/m2_ssd/Workspace/Git/FPGA-Bridge/#tse_tutorial.qsf.bak#
/m2_ssd/Workspace/Git/FPGA-Bridge/tse_tutorial.v
/m2_ssd/Workspace/Git/FPGA-Bridge/#tse_tutorial.v#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/siglent_sds1104xe.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#siglent_sds1104xe.py#
/m2_ssd/Workspace/Git/litex/litex/litex/build/altera/common.py
/m2_ssd/Workspace/Git/litex/litex/litex/build/altera/#common.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/adi_adrv2crr_fmc.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#adi_adrv2crr_fmc.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/1bitsquared_icebreaker_bitsy.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#1bitsquared_icebreaker_bitsy.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/digilent_nexys4.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#digilent_nexys4.py#
/m2_ssd/Workspace/Git/litex/litex/litex/soc/cores/led.py
/m2_ssd/Workspace/Git/litex/litex/litex/soc/cores/#led.py#
/m2_ssd/Workspace/Git/litex/migen/migen/fhdl/specials.py
/m2_ssd/Workspace/Git/litex/migen/migen/fhdl/#specials.py#
/m2_ssd/Workspace/Git/litex/litex/litex/build/io.py
/m2_ssd/Workspace/Git/litex/litex/litex/build/#io.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/siglent_sds1104xe.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#siglent_sds1104xe.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/lattice_versa_ecp5.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#lattice_versa_ecp5.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/lambdaconcept_ecpix5.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#lambdaconcept_ecpix5.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/gsd_butterstick.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#gsd_butterstick.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/efinix_trion_t120_bga576_dev_kit.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#efinix_trion_t120_bga576_dev_kit.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/colorlight_5a_75b.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#colorlight_5a_75b.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/berkeleylab_marblemini.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#berkeleylab_marblemini.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/antmicro_lpddr4_test_board.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#antmicro_lpddr4_test_board.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/antmicro_datacenter_ddr4_test_board.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#antmicro_datacenter_ddr4_test_board.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/trellisboard.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/platforms/#trellisboard.py#
/m2_ssd/Workspace/Git/litex/build/terasic_de2_115/gateware/terasic_de2_115.v
/m2_ssd/Workspace/Git/litex/build/terasic_de2_115/gateware/#terasic_de2_115.v#
/m2_ssd/Workspace/Git/litex/liteeth/liteeth/phy/mii.py
/m2_ssd/Workspace/Git/litex/liteeth/liteeth/phy/#mii.py#
/m2_ssd/Workspace/Git/litex/liteeth/liteeth/gen.py
/m2_ssd/Workspace/Git/litex/liteeth/liteeth/#gen.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/xilinx_alveo_u280.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#xilinx_alveo_u280.py#
/m2_ssd/Workspace/Git/litex/litex/litex/soc/integration/soc.py
/m2_ssd/Workspace/Git/litex/litex/litex/soc/integration/#soc.py#
/m2_ssd/Workspace/Git/litex/litex/litex/soc/interconnect/wishbone.py
/m2_ssd/Workspace/Git/litex/litex/litex/soc/interconnect/#wishbone.py#
/m2_ssd/Workspace/Git/litex/litex/litex/soc/interconnect/axi.py
/m2_ssd/Workspace/Git/litex/litex/litex/soc/interconnect/#axi.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/efinix_trion_t120_bga576_dev_kit.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#efinix_trion_t120_bga576_dev_kit.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/kosagi_fomu.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#kosagi_fomu.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/efinix_titanium_ti60_f225_dev_kit.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#efinix_titanium_ti60_f225_dev_kit.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/digilent_cmod_a7.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#digilent_cmod_a7.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/antmicro_datacenter_ddr4_test_board.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#antmicro_datacenter_ddr4_test_board.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/mnt_rkx7.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#mnt_rkx7.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/digilent_zedboard.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#digilent_zedboard.py#
/m2_ssd/Workspace/Git/litex/litex/litex/soc/cores/ecc.py
/m2_ssd/Workspace/Git/litex/litex/litex/soc/cores/#ecc.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/quicklogic_quickfeather.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#quicklogic_quickfeather.py#
/m2_ssd/Workspace/Git/litex/litex/litex/soc/integration/soc_core.py
/m2_ssd/Workspace/Git/litex/litex/litex/soc/integration/#soc_core.py#
/m2_ssd/Workspace/Git/litex/liteeth/liteeth/mac/sram.py
/m2_ssd/Workspace/Git/litex/liteeth/liteeth/mac/#sram.py#
/m2_ssd/Workspace/Git/litex/liteeth/liteeth/mac/core.py
/m2_ssd/Workspace/Git/litex/liteeth/liteeth/mac/#core.py#
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/rcs_arctic_tern_bmc_card.py
/m2_ssd/Workspace/Git/litex/litex-boards/litex_boards/targets/#rcs_arctic_tern_bmc_card.py#
/m2_ssd/Workspace/Git/litex/litedram/litedram/gen.py
/m2_ssd/Workspace/Git/litex/litedram/litedram/#gen.py#
/m2_ssd/Workspace/Git/litex/litedram/litedram/modules.py
/m2_ssd/Workspace/Git/litex/litedram/litedram/#modules.py#
/m2_ssd/Workspace/Git/litex/litex/litex/soc/cores/cpu/vexriscv_smp/core.py
/m2_ssd/Workspace/Git/litex/litex/litex/soc/cores/cpu/vexriscv_smp/#core.py#
/home/tieovi/.config/awesome/rc.lua
/home/tieovi/.config/awesome/#rc.lua#
