project:
  title: "NAND Gate"
  author: "Taghreed EialSalman"
  description: "2-input NAND gate implemented using TinyTapeout"
  language: "Verilog"
  clock_hz: 0
  tiles: "1x1"
  top_module: "tt_um_taghreed_eialsalman_nand"
  source_files:
    - "tt_um_taghreed_eialsalman_nand.v"

pinout:
  ui[0]: "A"
  ui[1]: "B"
  ui[2]: ""
  ui[3]: ""
  ui[4]: ""
  ui[5]: ""
  ui[6]: ""
  ui[7]: ""

  uo[0]: "Y"
  uo[1]: ""
  uo[2]: ""
  uo[3]: ""
  uo[4]: ""
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

yaml_version: 6
