

================================================================
== Vitis HLS Report for 'test_Pipeline_VITIS_LOOP_151_23'
================================================================
* Date:           Fri May 10 16:09:40 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D5
* Solution:       comb_10 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.003 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_151_23  |        2|        2|         2|          1|          1|     2|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1827|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    60|       0|     965|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     108|    -|
|Register         |        -|     -|     410|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    60|     410|    2900|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     2|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+---+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |mul_32ns_32ns_64_1_1_U333  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U334  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U335  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U336  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U337  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U338  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U339  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U340  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U341  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U342  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U343  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U344  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U345  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U346  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mul_32ns_32ns_64_1_1_U347  |mul_32ns_32ns_64_1_1  |        0|   4|  0|  20|    0|
    |mux_15_4_32_1_1_U348       |mux_15_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_15_4_32_1_1_U353       |mux_15_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_15_4_32_1_1_U357       |mux_15_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U351       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U352       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U355       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U356       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U359       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_16_4_32_1_1_U360       |mux_16_4_32_1_1       |        0|   0|  0|  65|    0|
    |mux_4_2_32_1_1_U349        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U350        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U354        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    |mux_4_2_32_1_1_U358        |mux_4_2_32_1_1        |        0|   0|  0|  20|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+
    |Total                      |                      |        0|  60|  0| 965|    0|
    +---------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln151_fu_550_p2        |         +|   0|  0|  12|           4|           3|
    |add_ln158_fu_520_p2        |         +|   0|  0|  10|           3|           2|
    |add_ln165_10_fu_1074_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln165_12_fu_1151_p2    |         +|   0|  0|  64|          64|          64|
    |add_ln165_1_fu_940_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln165_3_fu_965_p2      |         +|   0|  0|  71|          64|          64|
    |add_ln165_4_fu_971_p2      |         +|   0|  0|  64|          64|          64|
    |add_ln165_6_fu_1010_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln165_7_fu_1016_p2     |         +|   0|  0|  64|          64|          64|
    |add_ln165_9_fu_1068_p2     |         +|   0|  0|  71|          64|          64|
    |add_ln165_fu_934_p2        |         +|   0|  0|  71|          64|          64|
    |add_ln166_fu_490_p2        |         +|   0|  0|  10|           3|           2|
    |arr_10_fu_1157_p2          |         +|   0|  0|  64|          64|          64|
    |arr_11_fu_1216_p2          |         +|   0|  0|  71|          64|          64|
    |arr_6_fu_946_p2            |         +|   0|  0|  64|          64|          64|
    |arr_7_fu_977_p2            |         +|   0|  0|  64|          64|          64|
    |arr_8_fu_1022_p2           |         +|   0|  0|  64|          64|          64|
    |arr_9_fu_1080_p2           |         +|   0|  0|  64|          64|          64|
    |empty_42_fu_526_p2         |         +|   0|  0|  12|           4|           3|
    |empty_fu_496_p2            |         +|   0|  0|  12|           4|           2|
    |sub_ln35_24_fu_658_p2      |         -|   0|  0|  10|           3|           3|
    |sub_ln35_25_fu_703_p2      |         -|   0|  0|  10|           3|           3|
    |sub_ln35_26_fu_803_p2      |         -|   0|  0|  10|           3|           3|
    |sub_ln35_27_fu_842_p2      |         -|   0|  0|  10|           3|           3|
    |sub_ln35_28_fu_1089_p2     |         -|   0|  0|  10|           3|           3|
    |sub_ln35_29_fu_1166_p2     |         -|   0|  0|  10|           3|           3|
    |and_ln165_1_fu_991_p2      |       and|   0|  0|  64|          64|          64|
    |and_ln165_2_fu_1004_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_3_fu_1035_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_4_fu_1049_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_5_fu_1062_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_6_fu_1132_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_7_fu_1145_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_8_fu_1210_p2     |       and|   0|  0|  64|          64|          64|
    |and_ln165_fu_959_p2        |       and|   0|  0|  64|          64|          64|
    |icmp_ln151_fu_467_p2       |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln165_1_fu_694_p2     |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln165_2_fu_740_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln165_3_fu_502_p2     |      icmp|   0|  0|  12|           4|           3|
    |icmp_ln165_4_fu_508_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln165_5_fu_514_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln165_6_fu_532_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln165_7_fu_538_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln165_8_fu_544_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln165_fu_484_p2       |      icmp|   0|  0|  12|           4|           3|
    |select_ln165_1_fu_983_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln165_2_fu_997_p3   |    select|   0|  0|   2|           1|           2|
    |select_ln165_3_fu_1028_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_4_fu_1041_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_5_fu_1055_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_6_fu_1125_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_7_fu_1138_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_8_fu_1203_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln165_fu_952_p3     |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|1827|        1622|        1624|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_4     |   9|          2|    4|          8|
    |ap_sig_allocacmp_k_load  |   9|          2|    3|          6|
    |arr_1_fu_126             |   9|          2|   64|        128|
    |arr_2_fu_130             |   9|          2|   64|        128|
    |arr_3_fu_134             |   9|          2|   64|        128|
    |arr_4_fu_138             |   9|          2|   64|        128|
    |arr_5_fu_142             |   9|          2|   64|        128|
    |arr_fu_122               |   9|          2|   64|        128|
    |i_fu_150                 |   9|          2|    4|          8|
    |k_fu_146                 |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 108|         24|  400|        800|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln166_reg_1576       |   3|   0|    3|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arr_1_fu_126             |  64|   0|   64|          0|
    |arr_2_fu_130             |  64|   0|   64|          0|
    |arr_3_fu_134             |  64|   0|   64|          0|
    |arr_4_fu_138             |  64|   0|   64|          0|
    |arr_5_fu_142             |  64|   0|   64|          0|
    |arr_fu_122               |  64|   0|   64|          0|
    |i_4_reg_1550             |   4|   0|    4|          0|
    |i_fu_150                 |   4|   0|    4|          0|
    |icmp_ln165_3_reg_1583    |   1|   0|    1|          0|
    |icmp_ln165_4_reg_1589    |   1|   0|    1|          0|
    |icmp_ln165_5_reg_1595    |   1|   0|    1|          0|
    |icmp_ln165_6_reg_1600    |   1|   0|    1|          0|
    |icmp_ln165_7_reg_1606    |   1|   0|    1|          0|
    |icmp_ln165_8_reg_1612    |   1|   0|    1|          0|
    |icmp_ln165_reg_1570      |   1|   0|    1|          0|
    |k_fu_146                 |   3|   0|    3|          0|
    |trunc_ln151_reg_1562     |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 410|   0|  410|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+-----------------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  test_Pipeline_VITIS_LOOP_151_23|  return value|
|add289_4353_reload           |   in|   64|     ap_none|               add289_4353_reload|        scalar|
|add289_3352_reload           |   in|   64|     ap_none|               add289_3352_reload|        scalar|
|add289_2147351_reload        |   in|   64|     ap_none|            add289_2147351_reload|        scalar|
|add289_1133350_reload        |   in|   64|     ap_none|            add289_1133350_reload|        scalar|
|add289349_reload             |   in|   64|     ap_none|                 add289349_reload|        scalar|
|arr_57                       |   in|   64|     ap_none|                           arr_57|        scalar|
|arg1_r_11_reload             |   in|   32|     ap_none|                 arg1_r_11_reload|        scalar|
|arg1_r_12_reload             |   in|   32|     ap_none|                 arg1_r_12_reload|        scalar|
|arg1_r_13_reload             |   in|   32|     ap_none|                 arg1_r_13_reload|        scalar|
|arg1_r_14_reload             |   in|   32|     ap_none|                 arg1_r_14_reload|        scalar|
|arg2_r_reload                |   in|   32|     ap_none|                    arg2_r_reload|        scalar|
|arg2_r_1_reload              |   in|   32|     ap_none|                  arg2_r_1_reload|        scalar|
|arg2_r_2_reload              |   in|   32|     ap_none|                  arg2_r_2_reload|        scalar|
|arg2_r_3_reload              |   in|   32|     ap_none|                  arg2_r_3_reload|        scalar|
|arg2_r_15_reload             |   in|   32|     ap_none|                 arg2_r_15_reload|        scalar|
|arg2_r_4_reload              |   in|   32|     ap_none|                  arg2_r_4_reload|        scalar|
|arg2_r_5_reload              |   in|   32|     ap_none|                  arg2_r_5_reload|        scalar|
|arg2_r_6_reload              |   in|   32|     ap_none|                  arg2_r_6_reload|        scalar|
|arg2_r_7_reload              |   in|   32|     ap_none|                  arg2_r_7_reload|        scalar|
|arg2_r_8_reload              |   in|   32|     ap_none|                  arg2_r_8_reload|        scalar|
|arg2_r_9_reload              |   in|   32|     ap_none|                  arg2_r_9_reload|        scalar|
|arg2_r_10_reload             |   in|   32|     ap_none|                 arg2_r_10_reload|        scalar|
|arg2_r_11_reload             |   in|   32|     ap_none|                 arg2_r_11_reload|        scalar|
|arg2_r_12_reload             |   in|   32|     ap_none|                 arg2_r_12_reload|        scalar|
|arg2_r_13_reload             |   in|   32|     ap_none|                 arg2_r_13_reload|        scalar|
|arg2_r_14_reload             |   in|   32|     ap_none|                 arg2_r_14_reload|        scalar|
|arg1_r_10_reload             |   in|   32|     ap_none|                 arg1_r_10_reload|        scalar|
|arg1_r_9_reload              |   in|   32|     ap_none|                  arg1_r_9_reload|        scalar|
|add346_2105_1348_out         |  out|   64|      ap_vld|             add346_2105_1348_out|       pointer|
|add346_2105_1348_out_ap_vld  |  out|    1|      ap_vld|             add346_2105_1348_out|       pointer|
|add346_2105347_out           |  out|   64|      ap_vld|               add346_2105347_out|       pointer|
|add346_2105347_out_ap_vld    |  out|    1|      ap_vld|               add346_2105347_out|       pointer|
|add346_190_1346_out          |  out|   64|      ap_vld|              add346_190_1346_out|       pointer|
|add346_190_1346_out_ap_vld   |  out|    1|      ap_vld|              add346_190_1346_out|       pointer|
|add346_190345_out            |  out|   64|      ap_vld|                add346_190345_out|       pointer|
|add346_190345_out_ap_vld     |  out|    1|      ap_vld|                add346_190345_out|       pointer|
|add346_1119344_out           |  out|   64|      ap_vld|               add346_1119344_out|       pointer|
|add346_1119344_out_ap_vld    |  out|    1|      ap_vld|               add346_1119344_out|       pointer|
|add346343_out                |  out|   64|      ap_vld|                    add346343_out|       pointer|
|add346343_out_ap_vld         |  out|    1|      ap_vld|                    add346343_out|       pointer|
+-----------------------------+-----+-----+------------+---------------------------------+--------------+

