{
  "module_name": "hw.h",
  "hash_id": "671888f34faaf659bfc0681e46ecbc0f47cd551e93c6e32099fa8afb6c5537cc",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ethernet/intel/e1000e/hw.h",
  "human_readable_source": " \n \n\n#ifndef _E1000E_HW_H_\n#define _E1000E_HW_H_\n\n#include \"regs.h\"\n#include \"defines.h\"\n\nstruct e1000_hw;\n\n#define E1000_DEV_ID_82571EB_COPPER\t\t0x105E\n#define E1000_DEV_ID_82571EB_FIBER\t\t0x105F\n#define E1000_DEV_ID_82571EB_SERDES\t\t0x1060\n#define E1000_DEV_ID_82571EB_QUAD_COPPER\t0x10A4\n#define E1000_DEV_ID_82571PT_QUAD_COPPER\t0x10D5\n#define E1000_DEV_ID_82571EB_QUAD_FIBER\t\t0x10A5\n#define E1000_DEV_ID_82571EB_QUAD_COPPER_LP\t0x10BC\n#define E1000_DEV_ID_82571EB_SERDES_DUAL\t0x10D9\n#define E1000_DEV_ID_82571EB_SERDES_QUAD\t0x10DA\n#define E1000_DEV_ID_82572EI_COPPER\t\t0x107D\n#define E1000_DEV_ID_82572EI_FIBER\t\t0x107E\n#define E1000_DEV_ID_82572EI_SERDES\t\t0x107F\n#define E1000_DEV_ID_82572EI\t\t\t0x10B9\n#define E1000_DEV_ID_82573E\t\t\t0x108B\n#define E1000_DEV_ID_82573E_IAMT\t\t0x108C\n#define E1000_DEV_ID_82573L\t\t\t0x109A\n#define E1000_DEV_ID_82574L\t\t\t0x10D3\n#define E1000_DEV_ID_82574LA\t\t\t0x10F6\n#define E1000_DEV_ID_82583V\t\t\t0x150C\n#define E1000_DEV_ID_80003ES2LAN_COPPER_DPT\t0x1096\n#define E1000_DEV_ID_80003ES2LAN_SERDES_DPT\t0x1098\n#define E1000_DEV_ID_80003ES2LAN_COPPER_SPT\t0x10BA\n#define E1000_DEV_ID_80003ES2LAN_SERDES_SPT\t0x10BB\n#define E1000_DEV_ID_ICH8_82567V_3\t\t0x1501\n#define E1000_DEV_ID_ICH8_IGP_M_AMT\t\t0x1049\n#define E1000_DEV_ID_ICH8_IGP_AMT\t\t0x104A\n#define E1000_DEV_ID_ICH8_IGP_C\t\t\t0x104B\n#define E1000_DEV_ID_ICH8_IFE\t\t\t0x104C\n#define E1000_DEV_ID_ICH8_IFE_GT\t\t0x10C4\n#define E1000_DEV_ID_ICH8_IFE_G\t\t\t0x10C5\n#define E1000_DEV_ID_ICH8_IGP_M\t\t\t0x104D\n#define E1000_DEV_ID_ICH9_IGP_AMT\t\t0x10BD\n#define E1000_DEV_ID_ICH9_BM\t\t\t0x10E5\n#define E1000_DEV_ID_ICH9_IGP_M_AMT\t\t0x10F5\n#define E1000_DEV_ID_ICH9_IGP_M\t\t\t0x10BF\n#define E1000_DEV_ID_ICH9_IGP_M_V\t\t0x10CB\n#define E1000_DEV_ID_ICH9_IGP_C\t\t\t0x294C\n#define E1000_DEV_ID_ICH9_IFE\t\t\t0x10C0\n#define E1000_DEV_ID_ICH9_IFE_GT\t\t0x10C3\n#define E1000_DEV_ID_ICH9_IFE_G\t\t\t0x10C2\n#define E1000_DEV_ID_ICH10_R_BM_LM\t\t0x10CC\n#define E1000_DEV_ID_ICH10_R_BM_LF\t\t0x10CD\n#define E1000_DEV_ID_ICH10_R_BM_V\t\t0x10CE\n#define E1000_DEV_ID_ICH10_D_BM_LM\t\t0x10DE\n#define E1000_DEV_ID_ICH10_D_BM_LF\t\t0x10DF\n#define E1000_DEV_ID_ICH10_D_BM_V\t\t0x1525\n#define E1000_DEV_ID_PCH_M_HV_LM\t\t0x10EA\n#define E1000_DEV_ID_PCH_M_HV_LC\t\t0x10EB\n#define E1000_DEV_ID_PCH_D_HV_DM\t\t0x10EF\n#define E1000_DEV_ID_PCH_D_HV_DC\t\t0x10F0\n#define E1000_DEV_ID_PCH2_LV_LM\t\t\t0x1502\n#define E1000_DEV_ID_PCH2_LV_V\t\t\t0x1503\n#define E1000_DEV_ID_PCH_LPT_I217_LM\t\t0x153A\n#define E1000_DEV_ID_PCH_LPT_I217_V\t\t0x153B\n#define E1000_DEV_ID_PCH_LPTLP_I218_LM\t\t0x155A\n#define E1000_DEV_ID_PCH_LPTLP_I218_V\t\t0x1559\n#define E1000_DEV_ID_PCH_I218_LM2\t\t0x15A0\n#define E1000_DEV_ID_PCH_I218_V2\t\t0x15A1\n#define E1000_DEV_ID_PCH_I218_LM3\t\t0x15A2\t \n#define E1000_DEV_ID_PCH_I218_V3\t\t0x15A3\t \n#define E1000_DEV_ID_PCH_SPT_I219_LM\t\t0x156F\t \n#define E1000_DEV_ID_PCH_SPT_I219_V\t\t0x1570\t \n#define E1000_DEV_ID_PCH_SPT_I219_LM2\t\t0x15B7\t \n#define E1000_DEV_ID_PCH_SPT_I219_V2\t\t0x15B8\t \n#define E1000_DEV_ID_PCH_LBG_I219_LM3\t\t0x15B9\t \n#define E1000_DEV_ID_PCH_SPT_I219_LM4\t\t0x15D7\n#define E1000_DEV_ID_PCH_SPT_I219_V4\t\t0x15D8\n#define E1000_DEV_ID_PCH_SPT_I219_LM5\t\t0x15E3\n#define E1000_DEV_ID_PCH_SPT_I219_V5\t\t0x15D6\n#define E1000_DEV_ID_PCH_CNP_I219_LM6\t\t0x15BD\n#define E1000_DEV_ID_PCH_CNP_I219_V6\t\t0x15BE\n#define E1000_DEV_ID_PCH_CNP_I219_LM7\t\t0x15BB\n#define E1000_DEV_ID_PCH_CNP_I219_V7\t\t0x15BC\n#define E1000_DEV_ID_PCH_ICP_I219_LM8\t\t0x15DF\n#define E1000_DEV_ID_PCH_ICP_I219_V8\t\t0x15E0\n#define E1000_DEV_ID_PCH_ICP_I219_LM9\t\t0x15E1\n#define E1000_DEV_ID_PCH_ICP_I219_V9\t\t0x15E2\n#define E1000_DEV_ID_PCH_CMP_I219_LM10\t\t0x0D4E\n#define E1000_DEV_ID_PCH_CMP_I219_V10\t\t0x0D4F\n#define E1000_DEV_ID_PCH_CMP_I219_LM11\t\t0x0D4C\n#define E1000_DEV_ID_PCH_CMP_I219_V11\t\t0x0D4D\n#define E1000_DEV_ID_PCH_CMP_I219_LM12\t\t0x0D53\n#define E1000_DEV_ID_PCH_CMP_I219_V12\t\t0x0D55\n#define E1000_DEV_ID_PCH_TGP_I219_LM13\t\t0x15FB\n#define E1000_DEV_ID_PCH_TGP_I219_V13\t\t0x15FC\n#define E1000_DEV_ID_PCH_TGP_I219_LM14\t\t0x15F9\n#define E1000_DEV_ID_PCH_TGP_I219_V14\t\t0x15FA\n#define E1000_DEV_ID_PCH_TGP_I219_LM15\t\t0x15F4\n#define E1000_DEV_ID_PCH_TGP_I219_V15\t\t0x15F5\n#define E1000_DEV_ID_PCH_RPL_I219_LM23\t\t0x0DC5\n#define E1000_DEV_ID_PCH_RPL_I219_V23\t\t0x0DC6\n#define E1000_DEV_ID_PCH_ADP_I219_LM16\t\t0x1A1E\n#define E1000_DEV_ID_PCH_ADP_I219_V16\t\t0x1A1F\n#define E1000_DEV_ID_PCH_ADP_I219_LM17\t\t0x1A1C\n#define E1000_DEV_ID_PCH_ADP_I219_V17\t\t0x1A1D\n#define E1000_DEV_ID_PCH_RPL_I219_LM22\t\t0x0DC7\n#define E1000_DEV_ID_PCH_RPL_I219_V22\t\t0x0DC8\n#define E1000_DEV_ID_PCH_MTP_I219_LM18\t\t0x550A\n#define E1000_DEV_ID_PCH_MTP_I219_V18\t\t0x550B\n#define E1000_DEV_ID_PCH_MTP_I219_LM19\t\t0x550C\n#define E1000_DEV_ID_PCH_MTP_I219_V19\t\t0x550D\n#define E1000_DEV_ID_PCH_LNP_I219_LM20\t\t0x550E\n#define E1000_DEV_ID_PCH_LNP_I219_V20\t\t0x550F\n#define E1000_DEV_ID_PCH_LNP_I219_LM21\t\t0x5510\n#define E1000_DEV_ID_PCH_LNP_I219_V21\t\t0x5511\n#define E1000_DEV_ID_PCH_ARL_I219_LM24\t\t0x57A0\n#define E1000_DEV_ID_PCH_ARL_I219_V24\t\t0x57A1\n#define E1000_DEV_ID_PCH_PTP_I219_LM25\t\t0x57B3\n#define E1000_DEV_ID_PCH_PTP_I219_V25\t\t0x57B4\n#define E1000_DEV_ID_PCH_PTP_I219_LM26\t\t0x57B5\n#define E1000_DEV_ID_PCH_PTP_I219_V26\t\t0x57B6\n#define E1000_DEV_ID_PCH_PTP_I219_LM27\t\t0x57B7\n#define E1000_DEV_ID_PCH_PTP_I219_V27\t\t0x57B8\n#define E1000_DEV_ID_PCH_NVL_I219_LM29\t\t0x57B9\n#define E1000_DEV_ID_PCH_NVL_I219_V29\t\t0x57BA\n\n#define E1000_REVISION_4\t4\n\n#define E1000_FUNC_1\t\t1\n\n#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN0\t0\n#define E1000_ALT_MAC_ADDRESS_OFFSET_LAN1\t3\n\nenum e1000_mac_type {\n\te1000_82571,\n\te1000_82572,\n\te1000_82573,\n\te1000_82574,\n\te1000_82583,\n\te1000_80003es2lan,\n\te1000_ich8lan,\n\te1000_ich9lan,\n\te1000_ich10lan,\n\te1000_pchlan,\n\te1000_pch2lan,\n\te1000_pch_lpt,\n\te1000_pch_spt,\n\te1000_pch_cnp,\n\te1000_pch_tgp,\n\te1000_pch_adp,\n\te1000_pch_mtp,\n\te1000_pch_lnp,\n\te1000_pch_ptp,\n\te1000_pch_nvp,\n};\n\nenum e1000_media_type {\n\te1000_media_type_unknown = 0,\n\te1000_media_type_copper = 1,\n\te1000_media_type_fiber = 2,\n\te1000_media_type_internal_serdes = 3,\n\te1000_num_media_types\n};\n\nenum e1000_nvm_type {\n\te1000_nvm_unknown = 0,\n\te1000_nvm_none,\n\te1000_nvm_eeprom_spi,\n\te1000_nvm_flash_hw,\n\te1000_nvm_flash_sw\n};\n\nenum e1000_nvm_override {\n\te1000_nvm_override_none = 0,\n\te1000_nvm_override_spi_small,\n\te1000_nvm_override_spi_large\n};\n\nenum e1000_phy_type {\n\te1000_phy_unknown = 0,\n\te1000_phy_none,\n\te1000_phy_m88,\n\te1000_phy_igp,\n\te1000_phy_igp_2,\n\te1000_phy_gg82563,\n\te1000_phy_igp_3,\n\te1000_phy_ife,\n\te1000_phy_bm,\n\te1000_phy_82578,\n\te1000_phy_82577,\n\te1000_phy_82579,\n\te1000_phy_i217,\n};\n\nenum e1000_bus_width {\n\te1000_bus_width_unknown = 0,\n\te1000_bus_width_pcie_x1,\n\te1000_bus_width_pcie_x2,\n\te1000_bus_width_pcie_x4 = 4,\n\te1000_bus_width_pcie_x8 = 8,\n\te1000_bus_width_32,\n\te1000_bus_width_64,\n\te1000_bus_width_reserved\n};\n\nenum e1000_1000t_rx_status {\n\te1000_1000t_rx_status_not_ok = 0,\n\te1000_1000t_rx_status_ok,\n\te1000_1000t_rx_status_undefined = 0xFF\n};\n\nenum e1000_rev_polarity {\n\te1000_rev_polarity_normal = 0,\n\te1000_rev_polarity_reversed,\n\te1000_rev_polarity_undefined = 0xFF\n};\n\nenum e1000_fc_mode {\n\te1000_fc_none = 0,\n\te1000_fc_rx_pause,\n\te1000_fc_tx_pause,\n\te1000_fc_full,\n\te1000_fc_default = 0xFF\n};\n\nenum e1000_ms_type {\n\te1000_ms_hw_default = 0,\n\te1000_ms_force_master,\n\te1000_ms_force_slave,\n\te1000_ms_auto\n};\n\nenum e1000_smart_speed {\n\te1000_smart_speed_default = 0,\n\te1000_smart_speed_on,\n\te1000_smart_speed_off\n};\n\nenum e1000_serdes_link_state {\n\te1000_serdes_link_down = 0,\n\te1000_serdes_link_autoneg_progress,\n\te1000_serdes_link_autoneg_complete,\n\te1000_serdes_link_forced_up\n};\n\n \nunion e1000_rx_desc_extended {\n\tstruct {\n\t\t__le64 buffer_addr;\n\t\t__le64 reserved;\n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\t__le32 mrq;\t       \n\t\t\tunion {\n\t\t\t\t__le32 rss;\t     \n\t\t\t\tstruct {\n\t\t\t\t\t__le16 ip_id;   \n\t\t\t\t\t__le16 csum;    \n\t\t\t\t} csum_ip;\n\t\t\t} hi_dword;\n\t\t} lower;\n\t\tstruct {\n\t\t\t__le32 status_error;      \n\t\t\t__le16 length;\n\t\t\t__le16 vlan;\t      \n\t\t} upper;\n\t} wb;   \n};\n\n#define MAX_PS_BUFFERS 4\n\n \n#define PS_PAGE_BUFFERS\t(MAX_PS_BUFFERS - 1)\n\n \nunion e1000_rx_desc_packet_split {\n\tstruct {\n\t\t \n\t\t__le64 buffer_addr[MAX_PS_BUFFERS];\n\t} read;\n\tstruct {\n\t\tstruct {\n\t\t\t__le32 mrq;\t       \n\t\t\tunion {\n\t\t\t\t__le32 rss;\t       \n\t\t\t\tstruct {\n\t\t\t\t\t__le16 ip_id;     \n\t\t\t\t\t__le16 csum;      \n\t\t\t\t} csum_ip;\n\t\t\t} hi_dword;\n\t\t} lower;\n\t\tstruct {\n\t\t\t__le32 status_error;      \n\t\t\t__le16 length0;\t   \n\t\t\t__le16 vlan;\t      \n\t\t} middle;\n\t\tstruct {\n\t\t\t__le16 header_status;\n\t\t\t \n\t\t\t__le16 length[PS_PAGE_BUFFERS];\n\t\t} upper;\n\t\t__le64 reserved;\n\t} wb;  \n};\n\n \nstruct e1000_tx_desc {\n\t__le64 buffer_addr;       \n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\t__le16 length;     \n\t\t\tu8 cso;\t \n\t\t\tu8 cmd;\t \n\t\t} flags;\n\t} lower;\n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\tu8 status;      \n\t\t\tu8 css;\t \n\t\t\t__le16 special;\n\t\t} fields;\n\t} upper;\n};\n\n \nstruct e1000_context_desc {\n\tunion {\n\t\t__le32 ip_config;\n\t\tstruct {\n\t\t\tu8 ipcss;       \n\t\t\tu8 ipcso;       \n\t\t\t__le16 ipcse;      \n\t\t} ip_fields;\n\t} lower_setup;\n\tunion {\n\t\t__le32 tcp_config;\n\t\tstruct {\n\t\t\tu8 tucss;       \n\t\t\tu8 tucso;       \n\t\t\t__le16 tucse;      \n\t\t} tcp_fields;\n\t} upper_setup;\n\t__le32 cmd_and_length;\n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\tu8 status;      \n\t\t\tu8 hdr_len;     \n\t\t\t__le16 mss;        \n\t\t} fields;\n\t} tcp_seg_setup;\n};\n\n \nstruct e1000_data_desc {\n\t__le64 buffer_addr;    \n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\t__le16 length;     \n\t\t\tu8 typ_len_ext;\n\t\t\tu8 cmd;\n\t\t} flags;\n\t} lower;\n\tunion {\n\t\t__le32 data;\n\t\tstruct {\n\t\t\tu8 status;      \n\t\t\tu8 popts;       \n\t\t\t__le16 special;\n\t\t} fields;\n\t} upper;\n};\n\n \nstruct e1000_hw_stats {\n\tu64 crcerrs;\n\tu64 algnerrc;\n\tu64 symerrs;\n\tu64 rxerrc;\n\tu64 mpc;\n\tu64 scc;\n\tu64 ecol;\n\tu64 mcc;\n\tu64 latecol;\n\tu64 colc;\n\tu64 dc;\n\tu64 tncrs;\n\tu64 sec;\n\tu64 cexterr;\n\tu64 rlec;\n\tu64 xonrxc;\n\tu64 xontxc;\n\tu64 xoffrxc;\n\tu64 xofftxc;\n\tu64 fcruc;\n\tu64 prc64;\n\tu64 prc127;\n\tu64 prc255;\n\tu64 prc511;\n\tu64 prc1023;\n\tu64 prc1522;\n\tu64 gprc;\n\tu64 bprc;\n\tu64 mprc;\n\tu64 gptc;\n\tu64 gorc;\n\tu64 gotc;\n\tu64 rnbc;\n\tu64 ruc;\n\tu64 rfc;\n\tu64 roc;\n\tu64 rjc;\n\tu64 mgprc;\n\tu64 mgpdc;\n\tu64 mgptc;\n\tu64 tor;\n\tu64 tot;\n\tu64 tpr;\n\tu64 tpt;\n\tu64 ptc64;\n\tu64 ptc127;\n\tu64 ptc255;\n\tu64 ptc511;\n\tu64 ptc1023;\n\tu64 ptc1522;\n\tu64 mptc;\n\tu64 bptc;\n\tu64 tsctc;\n\tu64 tsctfc;\n\tu64 iac;\n\tu64 icrxptc;\n\tu64 icrxatc;\n\tu64 ictxptc;\n\tu64 ictxatc;\n\tu64 ictxqec;\n\tu64 ictxqmtc;\n\tu64 icrxdmtc;\n\tu64 icrxoc;\n};\n\nstruct e1000_phy_stats {\n\tu32 idle_errors;\n\tu32 receive_errors;\n};\n\nstruct e1000_host_mng_dhcp_cookie {\n\tu32 signature;\n\tu8 status;\n\tu8 reserved0;\n\tu16 vlan_id;\n\tu32 reserved1;\n\tu16 reserved2;\n\tu8 reserved3;\n\tu8 checksum;\n};\n\n \nstruct e1000_host_command_header {\n\tu8 command_id;\n\tu8 command_length;\n\tu8 command_options;\n\tu8 checksum;\n};\n\n#define E1000_HI_MAX_DATA_LENGTH\t252\nstruct e1000_host_command_info {\n\tstruct e1000_host_command_header command_header;\n\tu8 command_data[E1000_HI_MAX_DATA_LENGTH];\n};\n\n \nstruct e1000_host_mng_command_header {\n\tu8 command_id;\n\tu8 checksum;\n\tu16 reserved1;\n\tu16 reserved2;\n\tu16 command_length;\n};\n\n#define E1000_HI_MAX_MNG_DATA_LENGTH\t0x6F8\nstruct e1000_host_mng_command_info {\n\tstruct e1000_host_mng_command_header command_header;\n\tu8 command_data[E1000_HI_MAX_MNG_DATA_LENGTH];\n};\n\n#include \"mac.h\"\n#include \"phy.h\"\n#include \"nvm.h\"\n#include \"manage.h\"\n\n \nstruct e1000_mac_operations {\n\ts32  (*id_led_init)(struct e1000_hw *);\n\ts32  (*blink_led)(struct e1000_hw *);\n\tbool (*check_mng_mode)(struct e1000_hw *);\n\ts32  (*check_for_link)(struct e1000_hw *);\n\ts32  (*cleanup_led)(struct e1000_hw *);\n\tvoid (*clear_hw_cntrs)(struct e1000_hw *);\n\tvoid (*clear_vfta)(struct e1000_hw *);\n\ts32  (*get_bus_info)(struct e1000_hw *);\n\tvoid (*set_lan_id)(struct e1000_hw *);\n\ts32  (*get_link_up_info)(struct e1000_hw *, u16 *, u16 *);\n\ts32  (*led_on)(struct e1000_hw *);\n\ts32  (*led_off)(struct e1000_hw *);\n\tvoid (*update_mc_addr_list)(struct e1000_hw *, u8 *, u32);\n\ts32  (*reset_hw)(struct e1000_hw *);\n\ts32  (*init_hw)(struct e1000_hw *);\n\ts32  (*setup_link)(struct e1000_hw *);\n\ts32  (*setup_physical_interface)(struct e1000_hw *);\n\ts32  (*setup_led)(struct e1000_hw *);\n\tvoid (*write_vfta)(struct e1000_hw *, u32, u32);\n\tvoid (*config_collision_dist)(struct e1000_hw *);\n\tint  (*rar_set)(struct e1000_hw *, u8 *, u32);\n\ts32  (*read_mac_addr)(struct e1000_hw *);\n\tu32  (*rar_get_count)(struct e1000_hw *);\n};\n\n \nstruct e1000_phy_operations {\n\ts32  (*acquire)(struct e1000_hw *);\n\ts32  (*cfg_on_link_up)(struct e1000_hw *);\n\ts32  (*check_polarity)(struct e1000_hw *);\n\ts32  (*check_reset_block)(struct e1000_hw *);\n\ts32  (*commit)(struct e1000_hw *);\n\ts32  (*force_speed_duplex)(struct e1000_hw *);\n\ts32  (*get_cfg_done)(struct e1000_hw *hw);\n\ts32  (*get_cable_length)(struct e1000_hw *);\n\ts32  (*get_info)(struct e1000_hw *);\n\ts32  (*set_page)(struct e1000_hw *, u16);\n\ts32  (*read_reg)(struct e1000_hw *, u32, u16 *);\n\ts32  (*read_reg_locked)(struct e1000_hw *, u32, u16 *);\n\ts32  (*read_reg_page)(struct e1000_hw *, u32, u16 *);\n\tvoid (*release)(struct e1000_hw *);\n\ts32  (*reset)(struct e1000_hw *);\n\ts32  (*set_d0_lplu_state)(struct e1000_hw *, bool);\n\ts32  (*set_d3_lplu_state)(struct e1000_hw *, bool);\n\ts32  (*write_reg)(struct e1000_hw *, u32, u16);\n\ts32  (*write_reg_locked)(struct e1000_hw *, u32, u16);\n\ts32  (*write_reg_page)(struct e1000_hw *, u32, u16);\n\tvoid (*power_up)(struct e1000_hw *);\n\tvoid (*power_down)(struct e1000_hw *);\n};\n\n \nstruct e1000_nvm_operations {\n\ts32  (*acquire)(struct e1000_hw *);\n\ts32  (*read)(struct e1000_hw *, u16, u16, u16 *);\n\tvoid (*release)(struct e1000_hw *);\n\tvoid (*reload)(struct e1000_hw *);\n\ts32  (*update)(struct e1000_hw *);\n\ts32  (*valid_led_default)(struct e1000_hw *, u16 *);\n\ts32  (*validate)(struct e1000_hw *);\n\ts32  (*write)(struct e1000_hw *, u16, u16, u16 *);\n};\n\nstruct e1000_mac_info {\n\tstruct e1000_mac_operations ops;\n\tu8 addr[ETH_ALEN];\n\tu8 perm_addr[ETH_ALEN];\n\n\tenum e1000_mac_type type;\n\n\tu32 collision_delta;\n\tu32 ledctl_default;\n\tu32 ledctl_mode1;\n\tu32 ledctl_mode2;\n\tu32 mc_filter_type;\n\tu32 tx_packet_delta;\n\tu32 txcw;\n\n\tu16 current_ifs_val;\n\tu16 ifs_max_val;\n\tu16 ifs_min_val;\n\tu16 ifs_ratio;\n\tu16 ifs_step_size;\n\tu16 mta_reg_count;\n\n\t \n#define MAX_MTA_REG 128\n\tu32 mta_shadow[MAX_MTA_REG];\n\tu16 rar_entry_count;\n\n\tu8 forced_speed_duplex;\n\n\tbool adaptive_ifs;\n\tbool has_fwsm;\n\tbool arc_subsystem_valid;\n\tbool autoneg;\n\tbool autoneg_failed;\n\tbool get_link_status;\n\tbool in_ifs_mode;\n\tbool serdes_has_link;\n\tbool tx_pkt_filtering;\n\tenum e1000_serdes_link_state serdes_link_state;\n};\n\nstruct e1000_phy_info {\n\tstruct e1000_phy_operations ops;\n\n\tenum e1000_phy_type type;\n\n\tenum e1000_1000t_rx_status local_rx;\n\tenum e1000_1000t_rx_status remote_rx;\n\tenum e1000_ms_type ms_type;\n\tenum e1000_ms_type original_ms_type;\n\tenum e1000_rev_polarity cable_polarity;\n\tenum e1000_smart_speed smart_speed;\n\n\tu32 addr;\n\tu32 id;\n\tu32 reset_delay_us;\t \n\tu32 revision;\n\n\tenum e1000_media_type media_type;\n\n\tu16 autoneg_advertised;\n\tu16 autoneg_mask;\n\tu16 cable_length;\n\tu16 max_cable_length;\n\tu16 min_cable_length;\n\n\tu8 mdix;\n\n\tbool disable_polarity_correction;\n\tbool is_mdix;\n\tbool polarity_correction;\n\tbool speed_downgraded;\n\tbool autoneg_wait_to_complete;\n};\n\nstruct e1000_nvm_info {\n\tstruct e1000_nvm_operations ops;\n\n\tenum e1000_nvm_type type;\n\tenum e1000_nvm_override override;\n\n\tu32 flash_bank_size;\n\tu32 flash_base_addr;\n\n\tu16 word_size;\n\tu16 delay_usec;\n\tu16 address_bits;\n\tu16 opcode_bits;\n\tu16 page_size;\n};\n\nstruct e1000_bus_info {\n\tenum e1000_bus_width width;\n\n\tu16 func;\n};\n\nstruct e1000_fc_info {\n\tu32 high_water;           \n\tu32 low_water;            \n\tu16 pause_time;           \n\tu16 refresh_time;         \n\tbool send_xon;            \n\tbool strict_ieee;         \n\tenum e1000_fc_mode current_mode;  \n\tenum e1000_fc_mode requested_mode;  \n};\n\nstruct e1000_dev_spec_82571 {\n\tbool laa_is_present;\n\tu32 smb_counter;\n};\n\nstruct e1000_dev_spec_80003es2lan {\n\tbool mdic_wa_enable;\n};\n\nstruct e1000_shadow_ram {\n\tu16 value;\n\tbool modified;\n};\n\n#define E1000_ICH8_SHADOW_RAM_WORDS\t\t2048\n\n \nenum e1000_ulp_state {\n\te1000_ulp_state_unknown,\n\te1000_ulp_state_off,\n\te1000_ulp_state_on,\n};\n\nstruct e1000_dev_spec_ich8lan {\n\tbool kmrn_lock_loss_workaround_enabled;\n\tstruct e1000_shadow_ram shadow_ram[E1000_ICH8_SHADOW_RAM_WORDS];\n\tbool nvm_k1_enabled;\n\tbool eee_disable;\n\tu16 eee_lp_ability;\n\tenum e1000_ulp_state ulp_state;\n};\n\nstruct e1000_hw {\n\tstruct e1000_adapter *adapter;\n\n\tvoid __iomem *hw_addr;\n\tvoid __iomem *flash_address;\n\n\tstruct e1000_mac_info mac;\n\tstruct e1000_fc_info fc;\n\tstruct e1000_phy_info phy;\n\tstruct e1000_nvm_info nvm;\n\tstruct e1000_bus_info bus;\n\tstruct e1000_host_mng_dhcp_cookie mng_cookie;\n\n\tunion {\n\t\tstruct e1000_dev_spec_82571 e82571;\n\t\tstruct e1000_dev_spec_80003es2lan e80003es2lan;\n\t\tstruct e1000_dev_spec_ich8lan ich8lan;\n\t} dev_spec;\n};\n\n#include \"82571.h\"\n#include \"80003es2lan.h\"\n#include \"ich8lan.h\"\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}