From cb788e8ed25bd1a8a819cf3da60e09495e9bef53 Mon Sep 17 00:00:00 2001
From: Weixin Zhou <zwx@rock-chips.com>
Date: Thu, 19 Mar 2020 11:22:24 +0800
Subject: [PATCH 14/17] phy: rockchip: mipi-rx: fix n4 green screen issue

Change-Id: I551a94ab6f673ed5d2df274f58e67c3fbe776211
Signed-off-by: Weixin Zhou <zwx@rock-chips.com>
Signed-off-by: Kaige Li <kevin.li@rock-chips.com>
---
 drivers/phy/rockchip/phy-rockchip-mipi-rx.c | 18 ++++++++++++------
 1 file changed, 12 insertions(+), 6 deletions(-)

diff --git a/drivers/phy/rockchip/phy-rockchip-mipi-rx.c b/drivers/phy/rockchip/phy-rockchip-mipi-rx.c
index 90f241f..371162f 100644
--- a/drivers/phy/rockchip/phy-rockchip-mipi-rx.c
+++ b/drivers/phy/rockchip/phy-rockchip-mipi-rx.c
@@ -1182,17 +1182,23 @@ static int csi_mipidphy_stream_on(struct mipidphy_priv *priv,
 	const struct hsfreq_range *hsfreq_ranges = drv_data->hsfreq_ranges;
 	int num_hsfreq_ranges = drv_data->num_hsfreq_ranges;
 	int i, hsfreq = 0;
+	unsigned int tmp = 0, retry = 300, val = 0;
 
 	write_grf_reg(priv, GRF_DVP_V18SEL, 0x1);
 
 	/* phy start */
 	write_csiphy_reg(priv, CSIPHY_CTRL_PWRCTL, 0xe4);
-
-	/* set data lane num and enable clock lane */
-	write_csiphy_reg(priv, CSIPHY_CTRL_LANE_ENABLE,
-			 ((GENMASK(sensor->lanes - 1, 0) <<
-			  MIPI_CSI_DPHY_CTRL_DATALANE_ENABLE_OFFSET_BIT) |
-			  (0x1 << MIPI_CSI_DPHY_CTRL_CLKLANE_ENABLE_OFFSET_BIT) | 0x1));
+	val = ((GENMASK(sensor->lanes - 1, 0) <<
+	       MIPI_CSI_DPHY_CTRL_DATALANE_ENABLE_OFFSET_BIT) |
+	       (0x1 << MIPI_CSI_DPHY_CTRL_CLKLANE_ENABLE_OFFSET_BIT) | 0x1);
+	do {
+		write_csiphy_reg(priv, CSIPHY_CTRL_LANE_ENABLE, val);
+		read_csiphy_reg(priv, CSIPHY_CTRL_LANE_ENABLE, &tmp);
+		if (tmp != val)
+			dev_info_ratelimited(priv->dev,
+					     "expect val is 0x%x,the current is 0x%x, retry %u\n",
+					     val, tmp, retry);
+	} while ((tmp != val) && (retry--));
 
 	/* Reset dphy analog part */
 	write_csiphy_reg(priv, CSIPHY_CTRL_PWRCTL, 0xe0);
-- 
2.7.4

