INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/ALU_64_Bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_64_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/ALU_Control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_Control
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Control_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Data_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Data_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/EX_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Forwarding_Unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Forward_Unit
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/ID_EX.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_EX
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/IF_ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Immediate_Generator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ImmGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Instruction_Memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Instruction_Memory
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Instruction_Parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InsParser
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/MEM_WB.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_WB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Mux
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Mux_3x1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX_3x1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Program_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Program_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/Register_File.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module registerFile
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Top
WARNING: [VRFC 10-3676] redeclaration of ansi port 'PC_In' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:58]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Instruction' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:59]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Opcode' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:60]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'rs1' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:61]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ReadData1' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:62]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'imm_data' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:64]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operation' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:65]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'aluB' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:66]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Operation' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:67]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Result' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:68]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ZERO' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:69]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Read_Data' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:70]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MemtoRegOut' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:71]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ALUOp' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:72]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Branch' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:73]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'index0' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:74]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'Forward_A' is not allowed [D:/Sem4/CA/My_project/Task 2/project_2.srcs/sources_1/new/TOP.v:94]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Sem4/CA/My_project/Task 2/project_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
