Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Wed Jul 23 11:21:05 2025
| Host         : OASIS2 running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_methodology -file top_MAC_Array_Test_methodology_drc_routed.rpt -pb top_MAC_Array_Test_methodology_drc_routed.pb -rpx top_MAC_Array_Test_methodology_drc_routed.rpx
| Design       : top_MAC_Array_Test
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 119
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| DPIR-1    | Warning  | Asynchronous driver check     | 46         |
| TIMING-16 | Warning  | Large setup violation         | 54         |
| TIMING-18 | Warning  | Missing input or output delay | 19         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
DPIR-1#1 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#2 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#3 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#4 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#5 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#6 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#7 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#8 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#9 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#10 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#11 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/A[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#12 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#13 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#14 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#15 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#16 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#17 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#18 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[5] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#19 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[6] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#20 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[7] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#21 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[8] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#22 Warning
Asynchronous driver check  
DSP MAC_GEN[0].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[0].MAC_INST/mult_inst/mant_r0/B[9] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#23 Warning
Asynchronous driver check  
DSP MAC_GEN[1].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[1].MAC_INST/mult_inst/mant_r0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#24 Warning
Asynchronous driver check  
DSP MAC_GEN[1].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[1].MAC_INST/mult_inst/mant_r0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#25 Warning
Asynchronous driver check  
DSP MAC_GEN[1].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[1].MAC_INST/mult_inst/mant_r0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#26 Warning
Asynchronous driver check  
DSP MAC_GEN[1].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[1].MAC_INST/mult_inst/mant_r0/A[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#27 Warning
Asynchronous driver check  
DSP MAC_GEN[1].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[1].MAC_INST/mult_inst/mant_r0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#28 Warning
Asynchronous driver check  
DSP MAC_GEN[1].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[1].MAC_INST/mult_inst/mant_r0/A[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#29 Warning
Asynchronous driver check  
DSP MAC_GEN[1].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[1].MAC_INST/mult_inst/mant_r0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#30 Warning
Asynchronous driver check  
DSP MAC_GEN[1].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[1].MAC_INST/mult_inst/mant_r0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#31 Warning
Asynchronous driver check  
DSP MAC_GEN[2].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[2].MAC_INST/mult_inst/mant_r0/A[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#32 Warning
Asynchronous driver check  
DSP MAC_GEN[2].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[2].MAC_INST/mult_inst/mant_r0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#33 Warning
Asynchronous driver check  
DSP MAC_GEN[2].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[2].MAC_INST/mult_inst/mant_r0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#34 Warning
Asynchronous driver check  
DSP MAC_GEN[2].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[2].MAC_INST/mult_inst/mant_r0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#35 Warning
Asynchronous driver check  
DSP MAC_GEN[2].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[2].MAC_INST/mult_inst/mant_r0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#36 Warning
Asynchronous driver check  
DSP MAC_GEN[2].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[2].MAC_INST/mult_inst/mant_r0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#37 Warning
Asynchronous driver check  
DSP MAC_GEN[2].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[2].MAC_INST/mult_inst/mant_r0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#38 Warning
Asynchronous driver check  
DSP MAC_GEN[3].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[3].MAC_INST/mult_inst/mant_r0/A[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#39 Warning
Asynchronous driver check  
DSP MAC_GEN[3].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[3].MAC_INST/mult_inst/mant_r0/A[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#40 Warning
Asynchronous driver check  
DSP MAC_GEN[3].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[3].MAC_INST/mult_inst/mant_r0/A[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#41 Warning
Asynchronous driver check  
DSP MAC_GEN[3].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[3].MAC_INST/mult_inst/mant_r0/B[0] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#42 Warning
Asynchronous driver check  
DSP MAC_GEN[3].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[3].MAC_INST/mult_inst/mant_r0/B[10] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#43 Warning
Asynchronous driver check  
DSP MAC_GEN[3].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[3].MAC_INST/mult_inst/mant_r0/B[1] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#44 Warning
Asynchronous driver check  
DSP MAC_GEN[3].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[3].MAC_INST/mult_inst/mant_r0/B[2] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#45 Warning
Asynchronous driver check  
DSP MAC_GEN[3].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[3].MAC_INST/mult_inst/mant_r0/B[3] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

DPIR-1#46 Warning
Asynchronous driver check  
DSP MAC_GEN[3].MAC_INST/mult_inst/mant_r0 input pin MAC_GEN[3].MAC_INST/mult_inst/mant_r0/B[4] is connected to registers with an asynchronous reset. This is preventing the possibility of merging these registers in to the DSP Block since the DSP block registers only possess synchronous reset capability.  It is suggested to recode or change these registers to remove the reset or use a synchronous reset to get the best optimization for performance, power and area.
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.002 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.005 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[10]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.015 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[36]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.030 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.039 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.046 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.049 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.051 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.056 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.061 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.064 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[33]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.079 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[11]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.085 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.089 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[32]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.092 ns between MAC_GEN[0].MAC_INST/add_inst/exp_x_reg[2]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[33]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.100 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.103 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[12]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.119 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[14]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.123 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[34]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.139 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.154 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[35]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.189 ns between MAC_GEN[0].MAC_INST/add_inst/exp_x_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[15]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.214 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[13]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.216 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[16]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.232 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[18]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.300 ns between MAC_GEN[0].MAC_INST/add_inst/exp_x_reg[2]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_x_1_reg[32]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[19]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.306 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.327 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[17]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.330 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[20]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.346 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[22]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.347 ns between MAC_GEN[1].MAC_INST/add_inst/exp_x_reg[1]/C (clocked by sys_clk_pin) and MAC_GEN[1].MAC_INST/add_inst/aligned_y_1_reg[9]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.351 ns between MAC_GEN[0].MAC_INST/add_inst/exp_y_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.420 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[23]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.441 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[21]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.444 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[24]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.460 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[26]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[27]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.555 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[25]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.558 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[28]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.574 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[30]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.648 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[31]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.669 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[29]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.671 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[32]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.687 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[34]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.761 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[35]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.782 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[33]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.785 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[36]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.801 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[38]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.875 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[39]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -1.896 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[37]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -1.899 ns between MAC_GEN[0].MAC_INST/add_inst/aligned_y_1_reg[0]/C (clocked by sys_clk_pin) and MAC_GEN[0].MAC_INST/add_inst/r_mant_2_reg[40]/D (clocked by sys_clk_pin). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on start relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on Out_result[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on Out_result[10] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on Out_result[11] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on Out_result[12] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on Out_result[13] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on Out_result[14] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on Out_result[15] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on Out_result[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on Out_result[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Out_result[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Out_result[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Out_result[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Out_result[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Out_result[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Out_result[8] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Out_result[9] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on done relative to clock(s) sys_clk_pin
Related violations: <none>


