// Seed: 2107519979
module module_0 (
    output tri1 module_0,
    input wire id_1,
    input wire id_2,
    input supply0 id_3,
    output wire id_4,
    input wor id_5,
    input supply1 id_6
);
  logic [1 : 1] id_8;
endmodule
module module_1 #(
    parameter id_8 = 32'd95
) (
    input tri id_0,
    input uwire id_1,
    output tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input tri0 id_5
);
  logic [7:0] id_7;
  wire _id_8;
  ;
  wire id_9;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_5,
      id_0,
      id_2,
      id_4,
      id_5
  );
  assign modCall_1.id_5 = 0;
  assign id_7[(id_8)]   = id_7;
endmodule
