Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,1486
design__instance__area,17759.3
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,1
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00044060868094675243
power__switching__total,0.0004131117311771959
power__leakage__total,8.359328376172925E-7
power__total,0.0008545563323423266
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.27186295650845504
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2720533875181397
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10543416438340043
timing__setup__ws__corner:nom_fast_1p32V_m40C,14.914068624441406
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.105434
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.576597
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,1
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2973997521316005
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.29756661865692097
timing__hold__ws__corner:nom_slow_1p08V_125C,0.5993171684116227
timing__setup__ws__corner:nom_slow_1p08V_125C,12.930862968609887
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.599317
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,12.930863
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,1
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2815985857534623
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.281776138175697
timing__hold__ws__corner:nom_typ_1p20V_25C,0.28665715057477914
timing__setup__ws__corner:nom_typ_1p20V_25C,14.50633165759966
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.286657
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.985634
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,1
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.27186295650845504
clock__skew__worst_setup,0.2720533875181397
timing__hold__ws,0.10543416438340043
timing__setup__ws,12.930862968609887
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.105434
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,12.930863
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,1486
design__instance__area__stdcell,17759.3
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.613629
design__instance__utilization__stdcell,0.613629
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,3
design__instance__area__class:buffer,21.7728
design__instance__count__class:inverter,34
design__instance__area__class:inverter,195.955
design__instance__count__class:sequential_cell,62
design__instance__area__class:sequential_cell,2924.81
design__instance__count__class:multi_input_combinational_cell,1112
design__instance__area__class:multi_input_combinational_cell,11213
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,256
design__instance__area__class:timing_repair_buffer,3238.7
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,39696.6
design__violations,0
design__instance__count__class:clock_buffer,17
design__instance__area__class:clock_buffer,154.224
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,96
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1565
route__net__special,2
route__drc_errors__iter:0,2120
route__wirelength__iter:0,48737
route__drc_errors__iter:1,1191
route__wirelength__iter:1,48150
route__drc_errors__iter:2,1090
route__wirelength__iter:2,48035
route__drc_errors__iter:3,231
route__wirelength__iter:3,47601
route__drc_errors__iter:4,21
route__wirelength__iter:4,47555
route__drc_errors__iter:5,14
route__wirelength__iter:5,47542
route__drc_errors__iter:6,9
route__wirelength__iter:6,47540
route__drc_errors__iter:7,0
route__wirelength__iter:7,47530
route__drc_errors,0
route__wirelength,47530
route__vias,11318
route__vias__singlecut,11318
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,286.555
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,65
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,65
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,65
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,65
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19997
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000253807
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000216704
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000957599
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000216704
design_powergrid__voltage__worst,0.0000216704
design_powergrid__voltage__worst__net:VPWR,1.19997
design_powergrid__drop__worst,0.0000253807
design_powergrid__drop__worst__net:VPWR,0.0000253807
design_powergrid__voltage__worst__net:VGND,0.0000216704
design_powergrid__drop__worst__net:VGND,0.0000216704
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000010400000000000000376413310243517429398707463406026363372802734375
ir__drop__worst,0.0000254000000000000007564261716996867335183196701109409332275390625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
