// Seed: 3807247753
module module_0 (
    input wand id_0,
    input wor  id_1,
    input tri1 id_2
);
  always id_4 <= 1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri0 id_3,
    output supply0 id_4,
    input wor id_5,
    input supply0 id_6,
    output supply0 id_7,
    output tri1 id_8,
    input supply0 id_9,
    output uwire id_10,
    input tri id_11,
    output wor id_12,
    input supply1 id_13,
    input supply1 id_14,
    output wor id_15,
    input wor id_16,
    input wor id_17,
    input wor id_18,
    input supply0 id_19,
    output supply0 id_20,
    output wire id_21,
    output uwire id_22,
    output tri id_23,
    input wand id_24,
    output tri1 id_25,
    input supply0 id_26
);
  always_latch #(1'h0);
  module_0(
      id_0, id_11, id_14
  );
endmodule
