###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Fri Aug 16 11:27:37 2024
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.757
  Slack Time                    0.077
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.077 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.059 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.043 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.099 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.176 |   0.352 |    0.276 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.060 | 0.085 |   0.437 |    0.360 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.437 |    0.360 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.531 |    0.455 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.607 |    0.531 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.035 | 0.150 |   0.757 |    0.681 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M     | 0.035 | 0.000 |   0.757 |    0.681 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.077 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.094 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.110 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.253 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.071 |   0.247 |    0.324 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.293 |    0.370 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.346 |    0.423 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.372 |    0.448 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.389 |    0.466 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.071 |   0.460 |    0.537 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.460 |    0.537 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.555 |    0.631 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.631 |    0.707 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^        | SDFFRQX2M     | 0.056 | 0.002 |   0.633 |    0.709 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.758
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.078 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.060 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.044 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.098 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.176 |   0.352 |    0.274 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.060 | 0.085 |   0.437 |    0.359 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.437 |    0.359 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.531 |    0.454 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.607 |    0.529 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.036 | 0.150 |   0.758 |    0.680 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M     | 0.036 | 0.000 |   0.758 |    0.680 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.078 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.096 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.111 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.254 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.071 |   0.247 |    0.325 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.293 |    0.371 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.346 |    0.424 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.372 |    0.449 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.389 |    0.467 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.071 |   0.460 |    0.538 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.460 |    0.538 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.555 |    0.633 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.631 |    0.709 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^        | SDFFRQX2M     | 0.056 | 0.002 |   0.632 |    0.710 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.759
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.078 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.060 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.045 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.098 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.176 |   0.352 |    0.274 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.060 | 0.085 |   0.437 |    0.359 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.437 |    0.359 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.531 |    0.453 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.607 |    0.529 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.151 |   0.759 |    0.680 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.759 |    0.681 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.078 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.096 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.112 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.254 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.071 |   0.247 |    0.325 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.293 |    0.372 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.346 |    0.424 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.372 |    0.450 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.389 |    0.467 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.071 |   0.460 |    0.538 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.460 |    0.538 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.555 |    0.633 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.631 |    0.709 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^        | SDFFRQX2M     | 0.056 | 0.002 |   0.633 |    0.711 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.681
  Arrival Time                  0.759
  Slack Time                    0.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.078 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.060 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.045 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.098 | 
     | U0_ClkDiv/div_clk_reg                       | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.176 |   0.352 |    0.274 | 
     | U0_ClkDiv/U15                               | B ^ -> Y ^  | MX2X2M        | 0.060 | 0.085 |   0.437 |    0.359 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.437 |    0.359 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.531 |    0.453 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.607 |    0.529 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M     | 0.037 | 0.152 |   0.759 |    0.681 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M     | 0.037 | 0.000 |   0.759 |    0.681 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                             |             |               |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                             | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.078 | 
     | UART_CLK__L1_I0                             | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.096 | 
     | UART_CLK__L2_I0                             | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.112 | 
     | U1_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.254 | 
     | UART_SCAN_CLK__L1_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.071 |   0.247 |    0.325 | 
     | UART_SCAN_CLK__L2_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.293 |    0.372 | 
     | UART_SCAN_CLK__L3_I0                        | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.346 |    0.424 | 
     | UART_SCAN_CLK__L4_I0                        | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.372 |    0.450 | 
     | UART_SCAN_CLK__L5_I0                        | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.389 |    0.467 | 
     | U0_ClkDiv/U15                               | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.071 |   0.460 |    0.539 | 
     | U0_ClkDiv                                   | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.460 |    0.539 | 
     | U3_mux2X1/U1                                | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.555 |    0.633 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.631 |    0.709 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^        | SDFFRQX2M     | 0.056 | 0.002 |   0.633 |    0.711 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[0] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[0] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q      (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.690
  Arrival Time                  0.774
  Slack Time                    0.083
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.083 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.066 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.048 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |    0.004 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.104 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.187 | 
     | scan_clk__L6_I1              | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.329 | 
     | scan_clk__L7_I0              | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.359 | 
     | U3_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.454 | 
     | UART_TX_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.530 | 
     | U0_PULSE_GEN/rcv_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.050 | 0.160 |   0.774 |    0.690 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | SI ^        | SDFFRQX2M  | 0.050 | 0.000 |   0.774 |    0.690 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.083 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.100 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.118 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.191 | 0.149 |   0.184 |    0.267 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.071 |   0.255 |    0.338 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.301 |    0.384 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.354 |    0.437 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.379 |    0.463 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.427 |    0.511 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.475 |    0.558 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.523 |    0.607 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.570 |    0.654 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.621 |    0.705 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.027 |   0.648 |    0.731 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^       | SDFFRQX2M  | 0.029 | 0.003 |   0.651 |    0.734 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin U0_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U0_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.649
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.700
  Arrival Time                  0.788
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.088 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.071 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.053 | 
     | U1_mux2X1/U1                             | B ^ -> Y ^  | MX2X2M     | 0.191 | 0.149 |   0.184 |    0.096 | 
     | U0_ClkDiv/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.176 |   0.360 |    0.272 | 
     | U0_ClkDiv/div_clk__Exclude_0             | A ^ -> Y ^  | CLKBUFX1M  | 0.085 | 0.078 |   0.438 |    0.350 | 
     | U0_ClkDiv/FE_PHC8_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.054 | 0.351 |   0.788 |    0.700 | 
     | U0_ClkDiv/odd_edge_tog_reg               | SI ^        | SDFFSQX2M  | 0.054 | 0.000 |   0.788 |    0.700 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.088 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.105 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.123 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.191 | 0.149 |   0.184 |    0.272 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.071 |   0.255 |    0.343 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.301 |    0.389 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.353 |    0.441 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.379 |    0.467 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.427 |    0.515 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.475 |    0.563 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.523 |    0.611 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.570 |    0.658 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.621 |    0.709 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.029 | 0.027 |   0.648 |    0.736 | 
     | U0_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX2M  | 0.029 | 0.001 |   0.649 |    0.736 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin U0_PULSE_GEN/pls_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/pls_flop_reg/D (^) checked with  leading edge of 'UART_
TX_CLK'
Beginpoint: U0_PULSE_GEN/rcv_flop_reg/Q (^) triggered by  leading edge of 'UART_
TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.680
  Arrival Time                  0.768
  Slack Time                    0.088
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.088 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.070 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.055 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.088 | 
     | U0_ClkDiv/div_clk_reg     | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.176 |   0.352 |    0.264 | 
     | U0_ClkDiv/U15             | B ^ -> Y ^  | MX2X2M        | 0.060 | 0.085 |   0.437 |    0.349 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.437 |    0.349 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.531 |    0.443 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.607 |    0.519 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.050 | 0.160 |   0.768 |    0.679 | 
     | U0_PULSE_GEN/pls_flop_reg | D ^         | SDFFRQX2M     | 0.050 | 0.000 |   0.768 |    0.680 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.088 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.106 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.122 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.264 | 
     | UART_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.071 |   0.247 |    0.335 | 
     | UART_SCAN_CLK__L2_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.293 |    0.381 | 
     | UART_SCAN_CLK__L3_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.346 |    0.434 | 
     | UART_SCAN_CLK__L4_I0      | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.372 |    0.460 | 
     | UART_SCAN_CLK__L5_I0      | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.389 |    0.477 | 
     | U0_ClkDiv/U15             | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.071 |   0.460 |    0.548 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.460 |    0.548 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.555 |    0.643 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.631 |    0.719 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^        | SDFFRQX2M     | 0.056 | 0.002 |   0.633 |    0.721 | 
     +----------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin U1_ClkDiv/odd_edge_tog_reg/CK 
Endpoint:   U1_ClkDiv/odd_edge_tog_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_ClkDiv/div_clk_reg/Q       (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.703
  Arrival Time                  0.794
  Slack Time                    0.091
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                          |             |            |       |       |  Time   |   Time   | 
     |------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                          | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.091 | 
     | scan_clk__L1_I0                          | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.074 | 
     | scan_clk__L2_I0                          | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.056 | 
     | U1_mux2X1/U1                             | B ^ -> Y ^  | MX2X2M     | 0.191 | 0.149 |   0.184 |    0.092 | 
     | U1_ClkDiv/div_clk_reg                    | CK ^ -> Q ^ | SDFFRQX2M  | 0.055 | 0.175 |   0.359 |    0.268 | 
     | U1_ClkDiv/div_clk__Exclude_0             | A ^ -> Y ^  | CLKBUFX1M  | 0.091 | 0.081 |   0.440 |    0.349 | 
     | U1_ClkDiv/FE_PHC7_div_clk__Exclude_0_NET | A ^ -> Y ^  | DLY4X1M    | 0.058 | 0.354 |   0.794 |    0.703 | 
     | U1_ClkDiv/odd_edge_tog_reg               | SI ^        | SDFFSQX1M  | 0.058 | 0.000 |   0.794 |    0.703 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.091 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.108 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.126 | 
     | U1_mux2X1/U1               | B ^ -> Y ^ | MX2X2M     | 0.191 | 0.149 |   0.184 |    0.275 | 
     | UART_SCAN_CLK__L1_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.071 |   0.255 |    0.346 | 
     | UART_SCAN_CLK__L2_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.301 |    0.392 | 
     | UART_SCAN_CLK__L3_I0       | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.354 |    0.445 | 
     | UART_SCAN_CLK__L4_I0       | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.379 |    0.470 | 
     | UART_SCAN_CLK__L5_I1       | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.427 |    0.519 | 
     | UART_SCAN_CLK__L6_I0       | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.475 |    0.566 | 
     | UART_SCAN_CLK__L7_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.523 |    0.615 | 
     | UART_SCAN_CLK__L8_I0       | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.570 |    0.662 | 
     | UART_SCAN_CLK__L9_I0       | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.621 |    0.712 | 
     | UART_SCAN_CLK__L10_I0      | A v -> Y ^ | CLKINVX32M | 0.029 | 0.027 |   0.648 |    0.739 | 
     | U1_ClkDiv/odd_edge_tog_reg | CK ^       | SDFFSQX1M  | 0.029 | 0.004 |   0.651 |    0.743 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'UART_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'UART_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.691
  Arrival Time                  0.790
  Slack Time                    0.099
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^  |            | 0.000 |       |   0.000 |   -0.099 | 
     | UART_CLK__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.016 | 0.018 |   0.018 |   -0.081 | 
     | UART_CLK__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.010 | 0.016 |   0.034 |   -0.065 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^  | MX2X2M     | 0.190 | 0.142 |   0.176 |    0.077 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.247 |    0.148 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.293 |    0.194 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.053 |   0.346 |    0.247 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.026 |   0.372 |    0.273 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.420 |    0.321 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.020 | 0.047 |   0.467 |    0.368 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.516 |    0.417 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.563 |    0.464 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.614 |    0.515 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.029 | 0.027 |   0.640 |    0.541 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.149 |   0.789 |    0.690 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX2M  | 0.039 | 0.000 |   0.790 |    0.691 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | UART_CLK ^ |            | 0.000 |       |   0.000 |    0.099 | 
     | UART_CLK__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.016 | 0.018 |   0.018 |    0.117 | 
     | UART_CLK__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.010 | 0.016 |   0.034 |    0.133 | 
     | U1_mux2X1/U1                 | A ^ -> Y ^ | MX2X2M     | 0.190 | 0.142 |   0.176 |    0.275 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.071 |   0.247 |    0.346 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.293 |    0.392 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.346 |    0.445 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.372 |    0.471 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.420 |    0.519 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.467 |    0.566 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.516 |    0.615 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.563 |    0.662 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.614 |    0.713 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.027 |   0.640 |    0.739 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.029 | 0.003 |   0.643 |    0.742 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin U0_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U0_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.691
  Arrival Time                  0.797
  Slack Time                    0.106
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.106 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.089 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.071 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^  | MX2X2M     | 0.191 | 0.149 |   0.184 |    0.077 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.025 | 0.071 |   0.255 |    0.148 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.021 | 0.046 |   0.301 |    0.195 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^  | CLKBUFX40M | 0.031 | 0.053 |   0.354 |    0.247 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v  | CLKINVX40M | 0.020 | 0.026 |   0.379 |    0.273 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.048 |   0.427 |    0.321 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v  | CLKBUFX40M | 0.020 | 0.047 |   0.475 |    0.368 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.049 |   0.523 |    0.417 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v  | CLKBUFX40M | 0.019 | 0.047 |   0.570 |    0.464 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v  | CLKBUFX40M | 0.024 | 0.051 |   0.621 |    0.515 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^  | CLKINVX32M | 0.029 | 0.027 |   0.648 |    0.542 | 
     | U0_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.149 |   0.797 |    0.691 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.797 |    0.691 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.106 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.123 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.141 | 
     | U1_mux2X1/U1                 | B ^ -> Y ^ | MX2X2M     | 0.191 | 0.149 |   0.184 |    0.290 | 
     | UART_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.025 | 0.071 |   0.255 |    0.361 | 
     | UART_SCAN_CLK__L2_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.021 | 0.046 |   0.301 |    0.407 | 
     | UART_SCAN_CLK__L3_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.031 | 0.053 |   0.354 |    0.460 | 
     | UART_SCAN_CLK__L4_I0         | A ^ -> Y v | CLKINVX40M | 0.020 | 0.026 |   0.379 |    0.485 | 
     | UART_SCAN_CLK__L5_I1         | A v -> Y v | CLKBUFX40M | 0.019 | 0.048 |   0.427 |    0.534 | 
     | UART_SCAN_CLK__L6_I0         | A v -> Y v | CLKBUFX40M | 0.020 | 0.047 |   0.475 |    0.581 | 
     | UART_SCAN_CLK__L7_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.049 |   0.523 |    0.630 | 
     | UART_SCAN_CLK__L8_I0         | A v -> Y v | CLKBUFX40M | 0.019 | 0.047 |   0.570 |    0.677 | 
     | UART_SCAN_CLK__L9_I0         | A v -> Y v | CLKBUFX40M | 0.024 | 0.051 |   0.621 |    0.727 | 
     | UART_SCAN_CLK__L10_I0        | A v -> Y ^ | CLKINVX32M | 0.029 | 0.027 |   0.648 |    0.754 | 
     | U0_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX2M  | 0.029 | 0.003 |   0.651 |    0.757 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.763
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.090 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.072 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.020 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.080 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.163 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.305 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.335 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.430 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.506 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.150 |   0.763 |    0.656 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.035 | 0.000 |   0.763 |    0.656 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.107 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.124 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.142 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.195 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.294 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.377 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.519 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.550 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.645 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.721 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   0.616 |    0.723 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.667
  Arrival Time                  0.774
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.091 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.073 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.020 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.080 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.162 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.236 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.372 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.428 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.505 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.162 |   0.774 |    0.667 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.774 |    0.667 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.124 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.142 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.195 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.295 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.377 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.451 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.587 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.643 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.720 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.619 |    0.727 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.292
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.339
  Arrival Time                  0.447
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.108 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.016 |   0.016 |   -0.092 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.030 |   -0.078 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.142 | 0.123 |   0.153 |    0.046 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.056 | 0.056 |   0.209 |    0.101 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.104 | 0.077 |   0.286 |    0.178 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.161 |   0.447 |    0.339 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | D ^         | SDFFRQX2M  | 0.037 | 0.000 |   0.447 |    0.339 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.108 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.016 |   0.016 |    0.124 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.009 | 0.014 |   0.030 |    0.138 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.142 | 0.123 |   0.153 |    0.261 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.056 | 0.056 |   0.209 |    0.317 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.104 | 0.077 |   0.286 |    0.394 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.106 | 0.005 |   0.292 |    0.400 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.615
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.764
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.092 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.074 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.021 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.079 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.161 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.304 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.334 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.429 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.505 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.036 | 0.150 |   0.764 |    0.655 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.036 | 0.000 |   0.764 |    0.656 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.108 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.125 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.143 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.196 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.296 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.378 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.521 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.551 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.646 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.722 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   0.615 |    0.724 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.292
+ Hold                         -0.052
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.340
  Arrival Time                  0.448
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.109 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.016 |   0.016 |   -0.092 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.030 |   -0.078 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.142 | 0.123 |   0.153 |    0.045 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.056 | 0.056 |   0.209 |    0.101 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.104 | 0.077 |   0.286 |    0.178 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.162 |   0.448 |    0.340 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | D ^         | SDFFRQX2M  | 0.038 | 0.000 |   0.448 |    0.340 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.109 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.016 |   0.016 |    0.125 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.009 | 0.014 |   0.030 |    0.139 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.142 | 0.123 |   0.153 |    0.262 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.056 | 0.056 |   0.209 |    0.318 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.104 | 0.077 |   0.286 |    0.395 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.106 | 0.006 |   0.292 |    0.401 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /D (^) checked with  
leading edge of 'REF_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q (^) triggered by  
leading edge of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.294
+ Hold                         -0.053
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.341
  Arrival Time                  0.450
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^   |            | 0.000 |       |   0.000 |   -0.109 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.015 | 0.016 |   0.016 |   -0.092 | 
     | REF_CLK__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.009 | 0.014 |   0.030 |   -0.078 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^  | MX2X6M     | 0.142 | 0.123 |   0.153 |    0.045 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.056 | 0.056 |   0.209 |    0.100 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.104 | 0.077 |   0.286 |    0.178 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.163 |   0.450 |    0.341 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | D ^         | SDFFRQX2M  | 0.040 | 0.000 |   0.450 |    0.341 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | REF_CLK ^  |            | 0.000 |       |   0.000 |    0.109 | 
     | REF_CLK__L1_I0                              | A ^ -> Y v | CLKINVX40M | 0.015 | 0.016 |   0.016 |    0.125 | 
     | REF_CLK__L2_I0                              | A v -> Y ^ | CLKINVX40M | 0.009 | 0.014 |   0.030 |    0.139 | 
     | U0_mux2X1/U1                                | A ^ -> Y ^ | MX2X6M     | 0.142 | 0.123 |   0.153 |    0.262 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.056 | 0.056 |   0.209 |    0.318 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.104 | 0.077 |   0.286 |    0.395 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.294 |    0.403 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.765
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.092 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.074 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.021 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.078 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.161 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.303 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.334 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.429 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.505 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.151 |   0.765 |    0.656 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.765 |    0.656 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.126 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.144 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.196 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.296 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.379 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.521 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.551 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.646 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.722 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   0.616 |    0.724 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.765
  Slack Time                    0.109
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.092 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.074 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.022 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.078 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.161 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.303 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.334 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.429 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.505 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.152 |   0.765 |    0.656 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.765 |    0.656 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.109 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.126 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.144 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.196 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.296 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.379 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.521 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.551 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.646 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.722 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   0.616 |    0.725 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.770
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.093 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.075 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.022 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.078 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.160 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.234 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.370 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.426 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.503 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.158 |   0.770 |    0.661 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.770 |    0.661 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.127 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.145 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.197 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.297 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.380 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.453 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.590 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.645 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.722 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.104 | 0.004 |   0.617 |    0.726 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /D (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.056
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.773
  Slack Time                    0.110
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.093 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.075 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.023 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.077 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.160 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.233 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.370 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.425 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.502 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.161 |   0.773 |    0.663 | 
     | U0_ref_sync/\sync_reg_reg[1] | D ^         | SDFFRQX1M  | 0.035 | 0.000 |   0.773 |    0.663 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.110 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.127 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.145 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.198 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.298 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.380 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.454 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.590 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.646 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.723 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.107 | 0.007 |   0.619 |    0.729 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_
count_reg[0] /CK 
Endpoint:   U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count_reg[0] /SI (^) 
checked with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_reg[3] /QN  (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.644
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.793
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |              |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^   |            | 0.000 |       |   0.000 |   -0.111 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v   | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.094 | 
     | scan_clk__L2_I0                                    | A v -> Y ^   | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.076 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v   | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.024 | 
     | scan_clk__L4_I0                                    | A v -> Y ^   | INVXLM     | 0.138 | 0.100 |   0.187 |    0.076 | 
     | scan_clk__L5_I0                                    | A ^ -> Y v   | INVXLM     | 0.108 | 0.083 |   0.270 |    0.159 | 
     | scan_clk__L6_I1                                    | A v -> Y v   | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.301 | 
     | scan_clk__L7_I0                                    | A v -> Y ^   | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.331 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^   | MX2X2M     | 0.131 | 0.119 |   0.561 |    0.450 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^   | CLKBUFX40M | 0.043 | 0.079 |   0.640 |    0.529 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\bit_count_ | CK ^ -> QN ^ | SDFFRX1M   | 0.088 | 0.153 |   0.793 |    0.682 | 
     | reg[3]                                             |              |            |       |       |         |          | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | SI ^         | SDFFRQX2M  | 0.088 | 0.000 |   0.793 |    0.682 | 
     | _reg[0]                                            |              |            |       |       |         |          | 
     +---------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.111 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.128 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.146 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.199 | 
     | scan_clk__L4_I0                                    | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.298 | 
     | scan_clk__L5_I0                                    | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.381 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.523 | 
     | scan_clk__L7_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.554 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.119 |   0.561 |    0.672 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.043 | 0.079 |   0.640 |    0.751 | 
     | U0_UART/U0_UART_RX/U0_edge_bit_counter/\edge_count | CK ^       | SDFFRQX2M  | 0.043 | 0.004 |   0.644 |    0.756 | 
     | _reg[0]                                            |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/D          (^) checked with  leading edge 
of 'UART_TX_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_fsm/busy_reg/Q (^) triggered by  leading edge 
of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.678
  Arrival Time                  0.789
  Slack Time                    0.111
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |              Instance              |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                    |             |               |       |       |  Time   |   Time   | 
     |------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                    | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.111 | 
     | UART_CLK__L1_I0                    | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.093 | 
     | UART_CLK__L2_I0                    | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.078 | 
     | U1_mux2X1/U1                       | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.065 | 
     | U0_ClkDiv/div_clk_reg              | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.176 |   0.352 |    0.241 | 
     | U0_ClkDiv/U15                      | B ^ -> Y ^  | MX2X2M        | 0.060 | 0.085 |   0.437 |    0.326 | 
     | U0_ClkDiv                          | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.437 |    0.326 | 
     | U3_mux2X1/U1                       | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.531 |    0.420 | 
     | UART_TX_SCAN_CLK__L1_I0            | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.607 |    0.496 | 
     | U0_UART/U0_UART_TX/U0_fsm/busy_reg | CK ^ -> Q ^ | SDFFRQX2M     | 0.073 | 0.181 |   0.789 |    0.677 | 
     | U0_PULSE_GEN/rcv_flop_reg          | D ^         | SDFFRQX2M     | 0.073 | 0.000 |   0.789 |    0.678 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                           |             |               |       |       |  Time   |   Time   | 
     |---------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                           | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.111 | 
     | UART_CLK__L1_I0           | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.129 | 
     | UART_CLK__L2_I0           | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.145 | 
     | U1_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.287 | 
     | UART_SCAN_CLK__L1_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.071 |   0.247 |    0.358 | 
     | UART_SCAN_CLK__L2_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.293 |    0.404 | 
     | UART_SCAN_CLK__L3_I0      | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.346 |    0.457 | 
     | UART_SCAN_CLK__L4_I0      | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.372 |    0.483 | 
     | UART_SCAN_CLK__L5_I0      | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.389 |    0.500 | 
     | U0_ClkDiv/U15             | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.071 |   0.460 |    0.571 | 
     | U0_ClkDiv                 | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.460 |    0.571 | 
     | U3_mux2X1/U1              | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.555 |    0.666 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.631 |    0.742 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^        | SDFFRQX2M     | 0.056 | 0.002 |   0.633 |    0.744 | 
     +----------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /
CK 
Endpoint:   U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/parity_reg/Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  0.789
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                              |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.098 | 
     | scan_clk__L2_I0                              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.080 | 
     | scan_clk__L3_I0                              | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.027 | 
     | scan_clk__L4_I0                              | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.072 | 
     | scan_clk__L5_I0                              | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.155 | 
     | scan_clk__L6_I1                              | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.297 | 
     | scan_clk__L7_I0                              | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.328 | 
     | U3_mux2X1/U1                                 | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.423 | 
     | UART_TX_SCAN_CLK__L1_I0                      | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.499 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/parity_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.176 |   0.789 |    0.674 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0]  | SI ^        | SDFFRQX2M  | 0.073 | 0.000 |   0.789 |    0.675 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.150 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.202 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.302 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.385 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.458 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.595 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.650 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.727 | 
     | U0_UART_FIFO/u_fifo_mem/\FIFO_MEM_reg[0][0] | CK ^       | SDFFRQX2M  | 0.119 | 0.024 |   0.636 |    0.751 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.774
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.098 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.080 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.027 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.072 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.155 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.229 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.365 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.421 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.497 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.162 |   0.774 |    0.659 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.774 |    0.660 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.150 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.202 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.302 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.385 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.458 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.595 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.651 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.727 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[3][1] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.619 |    0.734 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.773
  Slack Time                    0.115
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.098 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.080 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.028 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.072 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.155 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.228 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.365 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.420 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.497 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.037 | 0.161 |   0.773 |    0.658 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | SI ^        | SDFFRQX2M  | 0.037 | 0.000 |   0.773 |    0.658 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.115 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.132 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.150 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.203 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.303 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.385 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.459 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.595 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.651 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.728 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^       | SDFFRQX2M  | 0.106 | 0.005 |   0.618 |    0.733 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.774
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.099 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.081 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.028 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.071 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.154 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.228 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.364 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.420 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.496 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.038 | 0.162 |   0.774 |    0.658 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | SI ^        | SDFFRQX2M  | 0.038 | 0.000 |   0.774 |    0.658 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.151 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.203 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.303 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.386 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.459 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.596 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.652 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.728 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^       | SDFFRQX2M  | 0.106 | 0.006 |   0.618 |    0.734 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.776
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.099 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.081 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.029 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.071 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.154 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.228 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.364 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.420 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.496 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.040 | 0.163 |   0.776 |    0.660 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | SI ^        | SDFFRQX2M  | 0.040 | 0.000 |   0.776 |    0.660 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.151 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.203 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.303 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.386 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.459 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.596 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.652 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.728 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][1] | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.620 |    0.736 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin U0_ref_sync/enable_pulse_d_reg/CK 
Endpoint:   U0_ref_sync/enable_pulse_d_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/enable_flop_reg/Q     (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.776
  Slack Time                    0.116
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance            |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |             |            |       |       |  Time   |   Time   | 
     |--------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.116 | 
     | scan_clk__L1_I0                | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.099 | 
     | scan_clk__L2_I0                | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.081 | 
     | scan_clk__L3_I0                | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.029 | 
     | scan_clk__L4_I0                | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.071 | 
     | scan_clk__L5_I0                | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.154 | 
     | scan_clk__L6_I0                | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.228 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.364 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.420 | 
     | REF_SCAN_CLK__L2_I1            | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.496 | 
     | U0_ref_sync/enable_flop_reg    | CK ^ -> Q ^ | SDFFRQX2M  | 0.039 | 0.164 |   0.776 |    0.660 | 
     | U0_ref_sync/enable_pulse_d_reg | SI ^        | SDFFRQX2M  | 0.039 | 0.000 |   0.776 |    0.660 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.151 | 
     | scan_clk__L3_I0                | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.203 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.303 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.386 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.459 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.596 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.652 | 
     | REF_SCAN_CLK__L2_I1            | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.728 | 
     | U0_ref_sync/enable_pulse_d_reg | CK ^       | SDFFRQX2M  | 0.108 | 0.007 |   0.620 |    0.736 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.772
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.100 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.082 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.029 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.071 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.153 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.296 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.326 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.421 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.497 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.047 | 0.159 |   0.772 |    0.656 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.047 | 0.000 |   0.772 |    0.656 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.116 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.133 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.151 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.204 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.304 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.386 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.529 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.559 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.654 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.730 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   0.616 |    0.732 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.772
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.100 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.082 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.029 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.071 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.153 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.296 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.326 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.421 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.497 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.159 |   0.772 |    0.655 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.772 |    0.656 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.134 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.152 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.204 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.304 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.387 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.529 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.559 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.654 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.730 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   0.616 |    0.732 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /
CK 
Endpoint:   U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.655
  Arrival Time                  0.772
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.100 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.082 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.029 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.070 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.153 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.295 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.326 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.421 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.497 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[2][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.159 |   0.772 |    0.655 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.772 |    0.655 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.134 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.152 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.204 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.304 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.387 | 
     | scan_clk__L6_I1                             | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.529 | 
     | scan_clk__L7_I0                             | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.559 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.654 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.730 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][0] | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   0.616 |    0.732 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin U1_RST_SYNC/\sync_reg_reg[1] /CK 
Endpoint:   U1_RST_SYNC/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U1_RST_SYNC/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.653
  Arrival Time                  0.770
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.100 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.082 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.030 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.070 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.153 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.227 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.363 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.419 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.495 | 
     | U1_RST_SYNC/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.158 |   0.770 |    0.653 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.770 |    0.653 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.134 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.152 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.204 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.304 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.387 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.460 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.597 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.653 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.729 | 
     | U1_RST_SYNC/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.104 | 0.004 |   0.617 |    0.734 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_
reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.778
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.117 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.101 | 
     | scan_clk__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.083 | 
     | scan_clk__L3_I0                                  | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.030 | 
     | scan_clk__L4_I0                                  | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.070 | 
     | scan_clk__L5_I0                                  | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.152 | 
     | scan_clk__L6_I1                                  | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.295 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.325 | 
     | U3_mux2X1/U1                                     | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.420 | 
     | UART_TX_SCAN_CLK__L1_I0                          | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.496 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.049 | 0.164 |   0.778 |    0.660 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] | SI ^        | SDFFRQX2M  | 0.049 | 0.000 |   0.778 |    0.660 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.117 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.134 | 
     | scan_clk__L2_I0                                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.152 | 
     | scan_clk__L3_I0                                  | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.205 | 
     | scan_clk__L4_I0                                  | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.305 | 
     | scan_clk__L5_I0                                  | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.387 | 
     | scan_clk__L6_I1                                  | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.530 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.560 | 
     | U3_mux2X1/U1                                     | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.655 | 
     | UART_TX_SCAN_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.731 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] | CK ^       | SDFFRQX2M  | 0.056 | 0.007 |   0.620 |    0.738 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin U0_ref_sync/\sync_reg_reg[1] /CK 
Endpoint:   U0_ref_sync/\sync_reg_reg[1] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_ref_sync/\sync_reg_reg[0] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.656
  Arrival Time                  0.773
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.101 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.083 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.030 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.070 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.152 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.226 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.362 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.418 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.495 | 
     | U0_ref_sync/\sync_reg_reg[0] | CK ^ -> Q ^ | SDFFRQX2M  | 0.035 | 0.161 |   0.773 |    0.656 | 
     | U0_ref_sync/\sync_reg_reg[1] | SI ^        | SDFFRQX1M  | 0.035 | 0.000 |   0.773 |    0.656 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.135 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.153 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.205 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.305 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.388 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.461 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.598 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.653 | 
     | REF_SCAN_CLK__L2_I1          | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.730 | 
     | U0_ref_sync/\sync_reg_reg[1] | CK ^       | SDFFRQX1M  | 0.107 | 0.007 |   0.619 |    0.737 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin U0_ref_sync/enable_flop_reg/CK 
Endpoint:   U0_ref_sync/enable_flop_reg/SI                 (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] /Q (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.619
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.776
  Slack Time                    0.118
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.118 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.101 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.083 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.031 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.069 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.152 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.294 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.325 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.420 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.496 | 
     | U0_UART_FIFO/u_w2r_sync/\sync_reg_reg[3][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.163 |   0.776 |    0.658 | 
     | U0_ref_sync/enable_flop_reg                 | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.776 |    0.658 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.118 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.135 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.153 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.205 | 
     | scan_clk__L4_I0             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.305 | 
     | scan_clk__L5_I0             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.388 | 
     | scan_clk__L6_I0             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.343 |    0.461 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.598 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.654 | 
     | REF_SCAN_CLK__L2_I1         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.730 | 
     | U0_ref_sync/enable_flop_reg | CK ^       | SDFFRQX2M  | 0.107 | 0.007 |   0.619 |    0.737 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_
reg[7] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.780
  Slack Time                    0.119
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.119 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.102 | 
     | scan_clk__L2_I0                                 | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.084 | 
     | scan_clk__L3_I0                                 | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.032 | 
     | scan_clk__L4_I0                                 | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.068 | 
     | scan_clk__L5_I0                                 | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.151 | 
     | scan_clk__L6_I1                                 | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.293 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.323 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.418 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.494 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.051 | 0.167 |   0.780 |    0.661 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] | SI ^        | SDFFRQX2M  | 0.051 | 0.000 |   0.780 |    0.661 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.119 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.136 | 
     | scan_clk__L2_I0                                 | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.154 | 
     | scan_clk__L3_I0                                 | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.207 | 
     | scan_clk__L4_I0                                 | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.306 | 
     | scan_clk__L5_I0                                 | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.389 | 
     | scan_clk__L6_I1                                 | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.531 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.562 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.657 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.733 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[7] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.621 |    0.741 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_
reg[4] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.780
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.103 | 
     | scan_clk__L2_I0                                 | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.085 | 
     | scan_clk__L3_I0                                 | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.032 | 
     | scan_clk__L4_I0                                 | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.067 | 
     | scan_clk__L5_I0                                 | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.150 | 
     | scan_clk__L6_I1                                 | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.293 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.323 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.418 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.494 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.167 |   0.780 |    0.661 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.780 |    0.661 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.137 | 
     | scan_clk__L2_I0                                 | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.155 | 
     | scan_clk__L3_I0                                 | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.207 | 
     | scan_clk__L4_I0                                 | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.307 | 
     | scan_clk__L5_I0                                 | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.390 | 
     | scan_clk__L6_I1                                 | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.532 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.562 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.657 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.733 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[4] | CK ^       | SDFFRQX2M  | 0.056 | 0.008 |   0.621 |    0.741 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_
reg[7] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.778
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.103 | 
     | scan_clk__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.085 | 
     | scan_clk__L3_I0                                  | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.033 | 
     | scan_clk__L4_I0                                  | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.067 | 
     | scan_clk__L5_I0                                  | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.150 | 
     | scan_clk__L6_I1                                  | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.292 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.322 | 
     | U3_mux2X1/U1                                     | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.417 | 
     | UART_TX_SCAN_CLK__L1_I0                          | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.493 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.053 | 0.164 |   0.778 |    0.658 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] | SI ^        | SDFFRQX2M  | 0.053 | 0.000 |   0.778 |    0.658 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.137 | 
     | scan_clk__L2_I0                                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.155 | 
     | scan_clk__L3_I0                                  | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.207 | 
     | scan_clk__L4_I0                                  | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.307 | 
     | scan_clk__L5_I0                                  | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.390 | 
     | scan_clk__L6_I1                                  | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.532 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.562 | 
     | U3_mux2X1/U1                                     | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.657 | 
     | UART_TX_SCAN_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.733 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[7] | CK ^       | SDFFRQX2M  | 0.056 | 0.005 |   0.618 |    0.738 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin U0_UART/U0_UART_RX/U0_data_sampling/sampled_
bit_reg/CK 
Endpoint:   U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg/SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2] /Q (^) 
triggered by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.643
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.682
  Arrival Time                  0.802
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |             |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.103 | 
     | scan_clk__L2_I0                                    | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.085 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.033 | 
     | scan_clk__L4_I0                                    | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.067 | 
     | scan_clk__L5_I0                                    | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.150 | 
     | scan_clk__L6_I1                                    | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.292 | 
     | scan_clk__L7_I0                                    | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.322 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^  | MX2X2M     | 0.131 | 0.119 |   0.561 |    0.441 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^  | CLKBUFX40M | 0.043 | 0.079 |   0.640 |    0.520 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/\Samples_reg[2 | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.162 |   0.802 |    0.682 | 
     | ]                                                  |             |            |       |       |         |          | 
     | U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_re | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.802 |    0.682 | 
     | g                                                  |             |            |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                    |            |            |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                    | scan_clk ^ |            | 0.000 |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0                                    | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.137 | 
     | scan_clk__L2_I0                                    | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.155 | 
     | scan_clk__L3_I0                                    | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.207 | 
     | scan_clk__L4_I0                                    | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.307 | 
     | scan_clk__L5_I0                                    | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.390 | 
     | scan_clk__L6_I1                                    | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.532 | 
     | scan_clk__L7_I0                                    | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.562 | 
     | U2_mux2X1/U1                                       | B ^ -> Y ^ | MX2X2M     | 0.131 | 0.119 |   0.561 |    0.681 | 
     | UART_RX_SCAN_CLK__L1_I0                            | A ^ -> Y ^ | CLKBUFX40M | 0.043 | 0.079 |   0.640 |    0.760 | 
     | U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_re | CK ^       | SDFFRQX2M  | 0.043 | 0.002 |   0.643 |    0.763 | 
     | g                                                  |            |            |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin U0_PULSE_GEN/rcv_flop_reg/CK 
Endpoint:   U0_PULSE_GEN/rcv_flop_reg/SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_PULSE_GEN/pls_flop_reg/Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.615
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.655
  Arrival Time                  0.775
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |             |            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.120 | 
     | scan_clk__L1_I0           | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.103 | 
     | scan_clk__L2_I0           | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.085 | 
     | scan_clk__L3_I0           | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.033 | 
     | scan_clk__L4_I0           | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.067 | 
     | scan_clk__L5_I0           | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.150 | 
     | scan_clk__L6_I1           | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.292 | 
     | scan_clk__L7_I0           | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.322 | 
     | U3_mux2X1/U1              | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.417 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.493 | 
     | U0_PULSE_GEN/pls_flop_reg | CK ^ -> Q ^ | SDFFRQX2M  | 0.052 | 0.162 |   0.775 |    0.655 | 
     | U0_PULSE_GEN/rcv_flop_reg | SI ^        | SDFFRQX2M  | 0.052 | 0.000 |   0.775 |    0.655 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.120 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.137 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.155 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.207 | 
     | scan_clk__L4_I0           | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.307 | 
     | scan_clk__L5_I0           | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.390 | 
     | scan_clk__L6_I1           | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.532 | 
     | scan_clk__L7_I0           | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.562 | 
     | U3_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.657 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.733 | 
     | U0_PULSE_GEN/rcv_flop_reg | CK ^       | SDFFRQX2M  | 0.056 | 0.002 |   0.615 |    0.735 | 
     +------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_
reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.620
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.781
  Slack Time                    0.121
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |             |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.121 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.104 | 
     | scan_clk__L2_I0                                  | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.086 | 
     | scan_clk__L3_I0                                  | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.034 | 
     | scan_clk__L4_I0                                  | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.066 | 
     | scan_clk__L5_I0                                  | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.149 | 
     | scan_clk__L6_I1                                  | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.291 | 
     | scan_clk__L7_I0                                  | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.321 | 
     | U3_mux2X1/U1                                     | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.416 | 
     | UART_TX_SCAN_CLK__L1_I0                          | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.492 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.168 |   0.781 |    0.660 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.781 |    0.660 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                  |            |            |       |       |  Time   |   Time   | 
     |--------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                  | scan_clk ^ |            | 0.000 |       |   0.000 |    0.121 | 
     | scan_clk__L1_I0                                  | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.138 | 
     | scan_clk__L2_I0                                  | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.156 | 
     | scan_clk__L3_I0                                  | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.209 | 
     | scan_clk__L4_I0                                  | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.308 | 
     | scan_clk__L5_I0                                  | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.391 | 
     | scan_clk__L6_I1                                  | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.533 | 
     | scan_clk__L7_I0                                  | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.564 | 
     | U3_mux2X1/U1                                     | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.659 | 
     | UART_TX_SCAN_CLK__L1_I0                          | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.735 | 
     | U0_UART/U0_UART_TX/U0_parity_calc/\DATA_V_reg[3] | CK ^       | SDFFRQX2M  | 0.056 | 0.007 |   0.620 |    0.742 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.166
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -0.117 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^ -> Q ^ | SDFFRQX2M | 0.043 | 0.166 |   0.166 |    0.044 | 
     | U0_ALU/\ALU_OUT_reg[7]     | SI ^        | SDFFRQX2M | 0.043 | 0.000 |   0.166 |    0.044 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.122 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.004 |    0.126 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.122 | 0.004 |   0.004 |    0.126 | 
     +-------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_
reg[3] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.621
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.783
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.105 | 
     | scan_clk__L2_I0                                 | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.087 | 
     | scan_clk__L3_I0                                 | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.035 | 
     | scan_clk__L4_I0                                 | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.065 | 
     | scan_clk__L5_I0                                 | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.148 | 
     | scan_clk__L6_I1                                 | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.290 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.320 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.415 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.491 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.169 |   0.782 |    0.660 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.783 |    0.661 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.139 | 
     | scan_clk__L2_I0                                 | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.157 | 
     | scan_clk__L3_I0                                 | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.209 | 
     | scan_clk__L4_I0                                 | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.309 | 
     | scan_clk__L5_I0                                 | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.392 | 
     | scan_clk__L6_I1                                 | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.534 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.564 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.660 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.736 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[3] | CK ^       | SDFFRQX2M  | 0.056 | 0.008 |   0.621 |    0.743 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /CK 
Endpoint:   U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] /D (^) checked with  
leading edge of 'UART_TX_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3] /Q      (^) triggered by  
leading edge of 'UART_TX_CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.675
  Arrival Time                  0.797
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |               | 0.000 |       |   0.000 |   -0.122 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |   -0.105 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |   -0.089 | 
     | U1_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.054 | 
     | U0_ClkDiv/div_clk_reg                      | CK ^ -> Q ^ | SDFFRQX2M     | 0.000 | 0.176 |   0.352 |    0.230 | 
     | U0_ClkDiv/U15                              | B ^ -> Y ^  | MX2X2M        | 0.060 | 0.085 |   0.437 |    0.315 | 
     | U0_ClkDiv                                  | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.437 |    0.315 | 
     | U3_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.531 |    0.409 | 
     | UART_TX_SCAN_CLK__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.607 |    0.485 | 
     | U0_UART_FIFO/u_fifo_rd/\rd_ptr_reg[3]      | CK ^ -> Q ^ | SDFFRQX2M     | 0.102 | 0.189 |   0.797 |    0.674 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] | D ^         | SDFFRQX2M     | 0.102 | 0.000 |   0.797 |    0.675 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |     Arc     |     Cell      |  Slew | Delay | Arrival | Required | 
     |                                            |             |               |       |       |  Time   |   Time   | 
     |--------------------------------------------+-------------+---------------+-------+-------+---------+----------| 
     |                                            | UART_CLK ^  |               | 0.000 |       |   0.000 |    0.122 | 
     | UART_CLK__L1_I0                            | A ^ -> Y v  | CLKINVX40M    | 0.016 | 0.018 |   0.018 |    0.140 | 
     | UART_CLK__L2_I0                            | A v -> Y ^  | CLKINVX40M    | 0.010 | 0.016 |   0.034 |    0.156 | 
     | U1_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.190 | 0.142 |   0.176 |    0.298 | 
     | UART_SCAN_CLK__L1_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.025 | 0.071 |   0.247 |    0.369 | 
     | UART_SCAN_CLK__L2_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.021 | 0.046 |   0.293 |    0.416 | 
     | UART_SCAN_CLK__L3_I0                       | A ^ -> Y ^  | CLKBUFX40M    | 0.031 | 0.053 |   0.346 |    0.468 | 
     | UART_SCAN_CLK__L4_I0                       | A ^ -> Y v  | CLKINVX40M    | 0.020 | 0.026 |   0.372 |    0.494 | 
     | UART_SCAN_CLK__L5_I0                       | A v -> Y ^  | CLKINVX32M    | 0.013 | 0.017 |   0.389 |    0.511 | 
     | U0_ClkDiv/U15                              | A ^ -> Y ^  | MX2X2M        | 0.060 | 0.071 |   0.460 |    0.583 | 
     | U0_ClkDiv                                  | o_div_clk ^ | ClkDiv_test_0 |       |       |   0.460 |    0.583 | 
     | U3_mux2X1/U1                               | A ^ -> Y ^  | MX2X2M        | 0.088 | 0.095 |   0.555 |    0.677 | 
     | UART_TX_SCAN_CLK__L1_I0                    | A ^ -> Y ^  | CLKBUFX40M    | 0.056 | 0.076 |   0.631 |    0.753 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[3] | CK ^        | SDFFRQX2M     | 0.056 | 0.001 |   0.632 |    0.754 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.780
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.122 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.105 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.087 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.035 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.065 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.148 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.221 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.358 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.413 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.490 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.046 | 0.168 |   0.780 |    0.658 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | SI ^        | SDFFRQX2M  | 0.046 | 0.000 |   0.780 |    0.658 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.122 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.139 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.157 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.210 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.310 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.392 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.466 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.602 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.658 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.735 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.106 | 0.005 |   0.618 |    0.740 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] /SI (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.658
  Arrival Time                  0.780
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.123 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.106 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.088 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.035 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.065 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.147 | 
     | scan_clk__L6_I0                             | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.221 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.357 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.413 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^  | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.490 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.048 | 0.168 |   0.780 |    0.658 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | SI ^        | SDFFRQX2M  | 0.048 | 0.000 |   0.780 |    0.658 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.123 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.140 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.158 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.210 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.310 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.393 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.466 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.603 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.658 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.735 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[2][0] | CK ^       | SDFFRQX2M  | 0.106 | 0.006 |   0.618 |    0.741 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_
reg[2] /CK 
Endpoint:   U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] /SI (^) checked 
with  leading edge of 'SCAN_CLK'
Beginpoint: U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] /Q  (^) triggered 
by  leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.622
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.784
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |             |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.123 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.106 | 
     | scan_clk__L2_I0                                 | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.088 | 
     | scan_clk__L3_I0                                 | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.036 | 
     | scan_clk__L4_I0                                 | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.064 | 
     | scan_clk__L5_I0                                 | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.147 | 
     | scan_clk__L6_I1                                 | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.289 | 
     | scan_clk__L7_I0                                 | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.319 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.414 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.490 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.056 | 0.170 |   0.784 |    0.661 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | SI ^        | SDFFRQX2M  | 0.056 | 0.000 |   0.784 |    0.661 | 
     +-----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                     |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                                 |            |            |       |       |  Time   |   Time   | 
     |-------------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.123 | 
     | scan_clk__L1_I0                                 | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.140 | 
     | scan_clk__L2_I0                                 | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.158 | 
     | scan_clk__L3_I0                                 | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.210 | 
     | scan_clk__L4_I0                                 | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.310 | 
     | scan_clk__L5_I0                                 | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.393 | 
     | scan_clk__L6_I1                                 | A v -> Y v | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.535 | 
     | scan_clk__L7_I0                                 | A v -> Y ^ | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.565 | 
     | U3_mux2X1/U1                                    | B ^ -> Y ^ | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.660 | 
     | UART_TX_SCAN_CLK__L1_I0                         | A ^ -> Y ^ | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.736 | 
     | U0_UART/U0_UART_TX/U0_Serializer/\DATA_V_reg[2] | CK ^       | SDFFRQX2M  | 0.057 | 0.008 |   0.622 |    0.745 | 
     +----------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: U0_ALU/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.168
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |   -0.123 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |   -0.118 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^ -> Q ^ | SDFFRQX2M | 0.046 | 0.168 |   0.168 |    0.045 | 
     | U0_ALU/\ALU_OUT_reg[6]     | SI ^        | SDFFRQX2M | 0.046 | 0.000 |   0.168 |    0.045 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.122 |       |   0.000 |    0.123 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.005 |    0.128 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.122 | 0.005 |   0.005 |    0.128 | 
     +-------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /
CK 
Endpoint:   U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] /D (^) checked with  
leading edge of 'SCAN_CLK'
Beginpoint: U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1] /Q  (^) triggered by  
leading edge of 'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold2_analysis_view
Other End Arrival Time          0.618
+ Hold                         -0.055
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.663
  Arrival Time                  0.787
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |             |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.124 | 
     | scan_clk__L1_I0                             | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.107 | 
     | scan_clk__L2_I0                             | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.089 | 
     | scan_clk__L3_I0                             | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.037 | 
     | scan_clk__L4_I0                             | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.063 | 
     | scan_clk__L5_I0                             | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.146 | 
     | scan_clk__L6_I1                             | A v -> Y v  | CLKBUFX4M  | 0.112 | 0.142 |   0.412 |    0.288 | 
     | scan_clk__L7_I0                             | A v -> Y ^  | CLKINVX32M | 0.027 | 0.030 |   0.442 |    0.318 | 
     | U3_mux2X1/U1                                | B ^ -> Y ^  | MX2X2M     | 0.088 | 0.095 |   0.537 |    0.413 | 
     | UART_TX_SCAN_CLK__L1_I0                     | A ^ -> Y ^  | CLKBUFX40M | 0.056 | 0.076 |   0.613 |    0.489 | 
     | U0_UART_FIFO/u_fifo_rd/\gray_rd_ptr_reg[1]  | CK ^ -> Q ^ | SDFFRQX2M  | 0.073 | 0.173 |   0.787 |    0.662 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | D ^         | SDFFRQX2M  | 0.073 | 0.001 |   0.787 |    0.663 | 
     +-------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                             |            |            |       |       |  Time   |   Time   | 
     |---------------------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.124 | 
     | scan_clk__L1_I0                             | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.141 | 
     | scan_clk__L2_I0                             | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.159 | 
     | scan_clk__L3_I0                             | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.212 | 
     | scan_clk__L4_I0                             | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.312 | 
     | scan_clk__L5_I0                             | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.394 | 
     | scan_clk__L6_I0                             | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.468 | 
     | U0_mux2X1/U1                                | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.604 | 
     | REF_SCAN_CLK__L1_I0                         | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.660 | 
     | REF_SCAN_CLK__L2_I1                         | A v -> Y ^ | CLKINVX40M | 0.103 | 0.077 |   0.612 |    0.737 | 
     | U0_UART_FIFO/u_r2w_sync/\sync_reg_reg[1][0] | CK ^       | SDFFRQX2M  | 0.106 | 0.005 |   0.618 |    0.742 | 
     +------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin U0_RegFile/\regArr_reg[8][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][7] /SI (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: U0_RegFile/\regArr_reg[8][6] /Q  (^) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {reg2reg}
Analysis View: hold3_analysis_view
Other End Arrival Time          0.627
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.666
  Arrival Time                  0.791
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^  |            | 0.000 |       |   0.000 |   -0.125 | 
     | scan_clk__L1_I0              | A ^ -> Y v  | CLKINVX40M | 0.017 | 0.017 |   0.017 |   -0.108 | 
     | scan_clk__L2_I0              | A v -> Y ^  | CLKINVX40M | 0.012 | 0.018 |   0.035 |   -0.090 | 
     | scan_clk__L3_I0              | A ^ -> Y v  | INVXLM     | 0.079 | 0.052 |   0.087 |   -0.037 | 
     | scan_clk__L4_I0              | A v -> Y ^  | INVXLM     | 0.138 | 0.100 |   0.187 |    0.062 | 
     | scan_clk__L5_I0              | A ^ -> Y v  | INVXLM     | 0.108 | 0.083 |   0.270 |    0.145 | 
     | scan_clk__L6_I0              | A v -> Y ^  | INVXLM     | 0.079 | 0.074 |   0.344 |    0.219 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^  | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.355 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v  | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.411 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^  | CLKINVX40M | 0.108 | 0.080 |   0.615 |    0.491 | 
     | U0_RegFile/\regArr_reg[8][6] | CK ^ -> Q ^ | SDFFRQX2M  | 0.054 | 0.176 |   0.791 |    0.666 | 
     | U0_RegFile/\regArr_reg[8][7] | SI ^        | SDFFRQX2M  | 0.054 | 0.000 |   0.791 |    0.666 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.125 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.017 | 0.017 |   0.017 |    0.142 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX40M | 0.012 | 0.018 |   0.035 |    0.160 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.079 | 0.052 |   0.087 |    0.212 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.138 | 0.100 |   0.187 |    0.312 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.108 | 0.083 |   0.270 |    0.395 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.079 | 0.074 |   0.344 |    0.468 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.148 | 0.136 |   0.480 |    0.605 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.055 | 0.056 |   0.536 |    0.660 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.108 | 0.080 |   0.615 |    0.740 | 
     | U0_RegFile/\regArr_reg[8][7] | CK ^       | SDFFRQX2M  | 0.117 | 0.012 |   0.627 |    0.752 | 
     +---------------------------------------------------------------------------------------------+ 

