\hypertarget{struct_p_o_r_t___mem_map}{}\section{P\+O\+R\+T\+\_\+\+Mem\+Map Struct Reference}
\label{struct_p_o_r_t___mem_map}\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}


{\ttfamily \#include $<$M\+K\+L25\+Z4.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_ad806aad894fe96382a78c6119527d0e8}{P\+CR} \mbox{[}32\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a6e7a9e797813e20f3c1719d92158e1c9}{G\+P\+C\+LR}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_afad5aeb555260e7012ee2201815668a2}{G\+P\+C\+HR}
\item 
uint8\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a33a1c574e559dc57bb2fc28166bf6341}{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0} \mbox{[}24\mbox{]}
\item 
uint32\+\_\+t \hyperlink{struct_p_o_r_t___mem_map_a5c88289be439e694726a8c11ae0059fc}{I\+S\+FR}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
P\+O\+RT -\/ Peripheral register structure 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_p_o_r_t___mem_map_afad5aeb555260e7012ee2201815668a2}\label{struct_p_o_r_t___mem_map_afad5aeb555260e7012ee2201815668a2}} 
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+HR@{G\+P\+C\+HR}}
\index{G\+P\+C\+HR@{G\+P\+C\+HR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{G\+P\+C\+HR}{GPCHR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+C\+HR}

Global Pin Control High Register, offset\+: 0x84 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_a6e7a9e797813e20f3c1719d92158e1c9}\label{struct_p_o_r_t___mem_map_a6e7a9e797813e20f3c1719d92158e1c9}} 
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!G\+P\+C\+LR@{G\+P\+C\+LR}}
\index{G\+P\+C\+LR@{G\+P\+C\+LR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{G\+P\+C\+LR}{GPCLR}}
{\footnotesize\ttfamily uint32\+\_\+t G\+P\+C\+LR}

Global Pin Control Low Register, offset\+: 0x80 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_a5c88289be439e694726a8c11ae0059fc}\label{struct_p_o_r_t___mem_map_a5c88289be439e694726a8c11ae0059fc}} 
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!I\+S\+FR@{I\+S\+FR}}
\index{I\+S\+FR@{I\+S\+FR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{I\+S\+FR}{ISFR}}
{\footnotesize\ttfamily uint32\+\_\+t I\+S\+FR}

Interrupt Status Flag Register, offset\+: 0x\+A0 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_ad806aad894fe96382a78c6119527d0e8}\label{struct_p_o_r_t___mem_map_ad806aad894fe96382a78c6119527d0e8}} 
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!P\+CR@{P\+CR}}
\index{P\+CR@{P\+CR}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{P\+CR}{PCR}}
{\footnotesize\ttfamily uint32\+\_\+t P\+CR\mbox{[}32\mbox{]}}

Pin Control Register n, array offset\+: 0x0, array step\+: 0x4 \mbox{\Hypertarget{struct_p_o_r_t___mem_map_a33a1c574e559dc57bb2fc28166bf6341}\label{struct_p_o_r_t___mem_map_a33a1c574e559dc57bb2fc28166bf6341}} 
\index{P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}!R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}}
\index{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0@{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}!P\+O\+R\+T\+\_\+\+Mem\+Map@{P\+O\+R\+T\+\_\+\+Mem\+Map}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D\+\_\+0}{RESERVED\_0}}
{\footnotesize\ttfamily uint8\+\_\+t R\+E\+S\+E\+R\+V\+E\+D\+\_\+0\mbox{[}24\mbox{]}}



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
F\+:/workspace/\+Goods\+Tracker/platform/\+Goods\+Tracker\+Control/\+Static\+\_\+\+Code/\+I\+O\+\_\+\+Map/\hyperlink{_m_k_l25_z4_8h}{M\+K\+L25\+Z4.\+h}\end{DoxyCompactItemize}
