<?xml version="1.0" encoding="utf-8"?>

<!--
(c) SCSC 2015-2016 autogenerated by moredump.py as part of 'drun prep'.
  Changes made to this file may cause incorrect behaviour and will be lost if it is regenerated.

  XML file defining registers for periph_int_ifc subsystem moredump
  Chip hash: 0147


-->

<subsystem xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.samsung.com ../Registers.xsd"
  name="periph_int_ifc">
  <block name="periph_int_ifc_module" comment="">
    <register addr="e0000100" rw_flags="RW" width="4" name="ICCICR" comment="CPU Interface Control Register"/>
    <register addr="e0000104" rw_flags="RW" width="4" name="ICCPMR" comment="Interrupt Priority Mask Register"/>
    <register addr="e0000108" rw_flags="RW" width="4" name="ICCBPR" comment="Binary Point Register"/>
    <register addr="e000010c" rw_flags="R" width="4" name="ICCIAR" comment="Interrupt Acknowledge Register"/>
    <register addr="e0000110" rw_flags="W" width="4" name="ICCEOIR" comment="A processor writes to this register to inform the CPU interface that it has completed its interrupt service routine for the specified interrupt."/>
    <register addr="e0000114" rw_flags="R" width="4" name="ICCRPR" comment="Running Priority Register"/>
    <register addr="e0000118" rw_flags="R" width="4" name="ICCHPIR" comment="Highest Pending Interrupt Register"/>
    <register addr="e00001fc" rw_flags="R" width="4" name="ICCIIDR" comment="Provides information about the implementer and revision of the CPU interface."/>
  </block>
</subsystem>
