

================================================================
== Synthesis Summary Report of 'convolve'
================================================================
+ General Information: 
    * Date:           Fri Nov  8 18:05:37 2024
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        Sobel_Edge_Detector_PL
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcvu11p-flga2577-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+
    |                        Modules                       | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |         |            |            |     |
    |                        & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF     |     LUT    | URAM|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+
    |+ convolve                                            |     -|  0.00|   159314|  1.593e+06|         -|   159315|      -|        no|  4 (~0%)|  3 (~0%)|  2467 (~0%)|  2861 (~0%)|    -|
    | + convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2  |     -|  0.00|    16386|  1.639e+05|         -|    16386|      -|        no|        -|        -|    18 (~0%)|    94 (~0%)|    -|
    |  o VITIS_LOOP_17_1_VITIS_LOOP_19_2                   |     -|  7.30|    16384|  1.638e+05|         2|        1|  16384|       yes|        -|        -|           -|           -|    -|
    | + convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4  |     -|  0.00|   142901|  1.429e+06|         -|   142901|      -|        no|        -|  3 (~0%)|   771 (~0%)|  1260 (~0%)|    -|
    |  o VITIS_LOOP_27_3_VITIS_LOOP_30_4                   |    II|  7.30|   142899|  1.429e+06|        25|        9|  15876|       yes|        -|        -|           -|           -|    -|
    +------------------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          | BRAM=4            |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 4             |        |          |
| s_axi_control_r | 32         | 6             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control_r | x_1        | 0x10   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control_r | x_2        | 0x14   | 32    | W      | Data signal of x                 |                                                                      |
| s_axi_control_r | kernel_1   | 0x1c   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control_r | kernel_2   | 0x20   | 32    | W      | Data signal of kernel            |                                                                      |
| s_axi_control_r | output_r_1 | 0x28   | 32    | W      | Data signal of output_r          |                                                                      |
| s_axi_control_r | output_r_2 | 0x2c   | 32    | W      | Data signal of output_r          |                                                                      |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| x        | inout     | int*     |
| kernel   | inout     | int*     |
| output   | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-----------------+-----------+----------+------------------------------------+
| Argument | HW Interface    | HW Type   | HW Usage | HW Info                            |
+----------+-----------------+-----------+----------+------------------------------------+
| x        | m_axi_gmem      | interface |          |                                    |
| x        | s_axi_control_r | register  | offset   | name=x_1 offset=0x10 range=32      |
| x        | s_axi_control_r | register  | offset   | name=x_2 offset=0x14 range=32      |
| kernel   | m_axi_gmem      | interface |          |                                    |
| kernel   | s_axi_control_r | register  | offset   | name=kernel_1 offset=0x1c range=32 |
| kernel   | s_axi_control_r | register  | offset   | name=kernel_2 offset=0x20 range=32 |
| output   | m_axi_gmem      | interface |          |                                    |
| output   | s_axi_control_r | interface | offset   |                                    |
+----------+-----------------+-----------+----------+------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-----------------+--------------------------------------------------+
| HW Interface | Direction | Length | Width | Loop            | Loop Location                                    |
+--------------+-----------+--------+-------+-----------------+--------------------------------------------------+
| m_axi_gmem   | read      | 9      | 32    |                 |                                                  |
| m_axi_gmem   | write     | 16384  | 32    | VITIS_LOOP_17_1 | Sobel_Edge_Detector_PL/src/convolution.cpp:17:19 |
| m_axi_gmem   | write     | 126    | 32    | VITIS_LOOP_30_4 | Sobel_Edge_Detector_PL/src/convolution.cpp:30:19 |
| m_axi_gmem   | read      | 3      | 32    |                 |                                                  |
+--------------+-----------+--------+-------+-----------------+--------------------------------------------------+

* All M_AXI Variable Accesses
+--------------+----------+--------------------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location                                  | Direction | Burst Status | Length | Loop            | Loop Location                                    | Resolution | Problem                                                                                               |
+--------------+----------+--------------------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | output   | Sobel_Edge_Detector_PL/src/convolution.cpp:22:15 | write     | Widen Fail   |        | VITIS_LOOP_19_2 | Sobel_Edge_Detector_PL/src/convolution.cpp:19:20 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output   | Sobel_Edge_Detector_PL/src/convolution.cpp:22:15 | write     | Inferred     | 16384  | VITIS_LOOP_17_1 | Sobel_Edge_Detector_PL/src/convolution.cpp:17:19 |            |                                                                                                       |
| m_axi_gmem   | x        | Sobel_Edge_Detector_PL/src/convolution.cpp:40:10 | read      | Widen Fail   |        |                 |                                                  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | x        | Sobel_Edge_Detector_PL/src/convolution.cpp:40:10 | read      | Inferred     | 3      | VITIS_LOOP_30_4 | Sobel_Edge_Detector_PL/src/convolution.cpp:30:19 |            |                                                                                                       |
| m_axi_gmem   | output   | Sobel_Edge_Detector_PL/src/convolution.cpp:45:26 | write     | Widen Fail   |        | VITIS_LOOP_30_4 | Sobel_Edge_Detector_PL/src/convolution.cpp:30:19 | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | output   | Sobel_Edge_Detector_PL/src/convolution.cpp:45:26 | write     | Fail         |        | VITIS_LOOP_27_3 | Sobel_Edge_Detector_PL/src/convolution.cpp:27:22 | 214-230    | Stride is incompatible                                                                                |
| m_axi_gmem   | output   | Sobel_Edge_Detector_PL/src/convolution.cpp:45:26 | write     | Inferred     | 126    | VITIS_LOOP_30_4 | Sobel_Edge_Detector_PL/src/convolution.cpp:30:19 |            |                                                                                                       |
+--------------+----------+--------------------------------------------------+-----------+--------------+--------+-----------------+--------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+------------------------------------------------------+-----+--------+-------------------------+-----+--------+---------+
| Name                                                 | DSP | Pragma | Variable                | Op  | Impl   | Latency |
+------------------------------------------------------+-----+--------+-------------------------+-----+--------+---------+
| + convolve                                           | 3   |        |                         |     |        |         |
|  + convolve_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_19_2 | 0   |        |                         |     |        |         |
|    add_ln17_fu_83_p2                                 |     |        | add_ln17                | add | fabric | 0       |
|  + convolve_Pipeline_VITIS_LOOP_27_3_VITIS_LOOP_30_4 | 3   |        |                         |     |        |         |
|    add_ln27_1_fu_326_p2                              |     |        | add_ln27_1              | add | fabric | 0       |
|    indvars_iv_next29_dup10_fu_372_p2                 |     |        | indvars_iv_next29_dup10 | add | fabric | 0       |
|    empty_21_fu_404_p2                                |     |        | empty_21                | add | fabric | 0       |
|    add_ln40_2_fu_482_p2                              |     |        | add_ln40_2              | add | fabric | 0       |
|    add_ln40_3_fu_487_p2                              |     |        | add_ln40_3              | add | fabric | 0       |
|    add_ln40_4_fu_493_p2                              |     |        | add_ln40_4              | add | fabric | 0       |
|    add_ln40_5_fu_519_p2                              |     |        | add_ln40_5              | add | fabric | 0       |
|    mul_32s_32s_32_1_1_U3                             | 3   |        | mul_ln42                | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                             | 3   |        | mul_ln42_1              | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                             | 3   |        | mul_ln42_2              | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                             | 3   |        | mul_ln42_3              | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                             | 3   |        | mul_ln42_4              | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                             | 3   |        | mul_ln42_5              | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                             | 3   |        | mul_ln42_6              | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                             | 3   |        | mul_ln42_7              | mul | auto   | 0       |
|    mul_32s_32s_32_1_1_U3                             | 3   |        | mul_ln42_8              | mul | auto   | 0       |
|    add_ln42_fu_621_p2                                |     |        | add_ln42                | add | fabric | 0       |
|    add_ln42_1_fu_627_p2                              |     |        | add_ln42_1              | add | fabric | 0       |
|    add_ln30_fu_573_p2                                |     |        | add_ln30                | add | fabric | 0       |
|    add_ln27_fu_585_p2                                |     |        | add_ln27                | add | fabric | 0       |
+------------------------------------------------------+-----+--------+-------------------------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                     |           |           |      |      |        |          |      |         | Banks            |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + convolve          |           |           | 4    | 0    |        |          |      |         |                  |
|   control_s_axi_U   | interface | s_axilite |      |      |        |          |      |         |                  |
|   control_r_s_axi_U | interface | s_axilite |      |      |        |          |      |         |                  |
|   gmem_m_axi_U      | interface | m_axi     | 4    |      |        |          |      |         |                  |
+---------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------------+----------------------------------------------+-----------------------------------------------------------------------------+
| Type           | Options                                      | Location                                                                    |
+----------------+----------------------------------------------+-----------------------------------------------------------------------------+
| interface      | m_axi port=x offset=slave bundle=gmem        | Sobel_Edge_Detector_PL/src/convolution.cpp:9 in convolve, x                 |
| interface      | m_axi port=kernel offset=slave bundle=gmem   | Sobel_Edge_Detector_PL/src/convolution.cpp:10 in convolve, kernel           |
| interface      | m_axi port=output offset=slave bundle=gmem   | Sobel_Edge_Detector_PL/src/convolution.cpp:11 in convolve, output           |
| interface      | s_axilite port=return bundle=control         | Sobel_Edge_Detector_PL/src/convolution.cpp:12 in convolve, return           |
| pipeline       | II=1                                         | Sobel_Edge_Detector_PL/src/convolution.cpp:21 in convolve                   |
| loop_tripcount | min=1 max=128 -2                             | Sobel_Edge_Detector_PL/src/convolution.cpp:29 in convolve                   |
| pipeline       | II=1                                         | Sobel_Edge_Detector_PL/src/convolution.cpp:32 in convolve                   |
| unroll         |                                              | Sobel_Edge_Detector_PL/src/convolution.cpp:36 in convolve                   |
| unroll         |                                              | Sobel_Edge_Detector_PL/src/convolution.cpp:39 in convolve                   |
| interface      | m_axi port=pre_x offset=slave bundle=gmem    | Sobel_Edge_Detector_PL/src/edge_detection.cpp:8 in edge_detector, pre_x     |
| interface      | m_axi port=pre_y offset=slave bundle=gmem    | Sobel_Edge_Detector_PL/src/edge_detection.cpp:9 in edge_detector, pre_y     |
| interface      | m_axi port=edge_out offset=slave bundle=gmem | Sobel_Edge_Detector_PL/src/edge_detection.cpp:10 in edge_detector, edge_out |
| interface      | s_axilite port=return bundle=control         | Sobel_Edge_Detector_PL/src/edge_detection.cpp:11 in edge_detector, return   |
| loop_tripcount | min=1 max=128                                | Sobel_Edge_Detector_PL/src/edge_detection.cpp:20 in edge_detector           |
| pipeline       | II=1                                         | Sobel_Edge_Detector_PL/src/edge_detection.cpp:23 in edge_detector           |
| loop_tripcount | min=1 max=128                                | Sobel_Edge_Detector_PL/src/edge_detection.cpp:40 in edge_detector           |
| pipeline       | II=1                                         | Sobel_Edge_Detector_PL/src/edge_detection.cpp:43 in edge_detector           |
+----------------+----------------------------------------------+-----------------------------------------------------------------------------+


