{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 29 02:40:09 2021 " "Info: Processing started: Sat May 29 02:40:09 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c CLOCK " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 12 " "Info: Parallel compilation is enabled and will use 4 of the 12 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "CLOCK EP2C5T144C6 " "Info: Automatically selected device EP2C5T144C6 for design CLOCK" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Info: Device EP2C8T144C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "Warning: No exact pin location assignment(s) for 51 pins of 51 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[3\] " "Info: Pin H0\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H0[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -8 1344 1520 8 "H0\[3..0\]" "" } { 208 368 471 220 "H0\[2\]" "" } { 224 368 471 236 "H0\[3\]" "" } { 192 400 473 204 "H0\[1\]" "" } { 176 416 471 188 "H0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[2\] " "Info: Pin H0\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H0[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -8 1344 1520 8 "H0\[3..0\]" "" } { 208 368 471 220 "H0\[2\]" "" } { 224 368 471 236 "H0\[3\]" "" } { 192 400 473 204 "H0\[1\]" "" } { 176 416 471 188 "H0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[1\] " "Info: Pin H0\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H0[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -8 1344 1520 8 "H0\[3..0\]" "" } { 208 368 471 220 "H0\[2\]" "" } { 224 368 471 236 "H0\[3\]" "" } { 192 400 473 204 "H0\[1\]" "" } { 176 416 471 188 "H0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0\[0\] " "Info: Pin H0\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H0[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -8 1344 1520 8 "H0\[3..0\]" "" } { 208 368 471 220 "H0\[2\]" "" } { 224 368 471 236 "H0\[3\]" "" } { 192 400 473 204 "H0\[1\]" "" } { 176 416 471 188 "H0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[3\] " "Info: Pin S1\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S1[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 136 1344 1520 152 "S1\[3..0\]" "" } { -40 1200 1318 -28 "S1\[1\]" "" } { -8 1200 1318 4 "S1\[3\]" "" } { -24 1216 1319 -12 "S1\[2\]" "" } { -56 1232 1322 -44 "S1\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[2\] " "Info: Pin S1\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S1[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 136 1344 1520 152 "S1\[3..0\]" "" } { -40 1200 1318 -28 "S1\[1\]" "" } { -8 1200 1318 4 "S1\[3\]" "" } { -24 1216 1319 -12 "S1\[2\]" "" } { -56 1232 1322 -44 "S1\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[1\] " "Info: Pin S1\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S1[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 136 1344 1520 152 "S1\[3..0\]" "" } { -40 1200 1318 -28 "S1\[1\]" "" } { -8 1200 1318 4 "S1\[3\]" "" } { -24 1216 1319 -12 "S1\[2\]" "" } { -56 1232 1322 -44 "S1\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1\[0\] " "Info: Pin S1\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S1[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 136 1344 1520 152 "S1\[3..0\]" "" } { -40 1200 1318 -28 "S1\[1\]" "" } { -8 1200 1318 4 "S1\[3\]" "" } { -24 1216 1319 -12 "S1\[2\]" "" } { -56 1232 1322 -44 "S1\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[3\] " "Info: Pin S0\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S0[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 184 1344 1520 200 "S0\[3..0\]" "" } { 192 1200 1318 204 "S0\[1\]" "" } { 208 1200 1323 220 "S0\[2\]" "" } { 224 1248 1318 236 "S0\[3\]" "" } { 176 1264 1316 188 "S0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[2\] " "Info: Pin S0\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S0[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 184 1344 1520 200 "S0\[3..0\]" "" } { 192 1200 1318 204 "S0\[1\]" "" } { 208 1200 1323 220 "S0\[2\]" "" } { 224 1248 1318 236 "S0\[3\]" "" } { 176 1264 1316 188 "S0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[1\] " "Info: Pin S0\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S0[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 184 1344 1520 200 "S0\[3..0\]" "" } { 192 1200 1318 204 "S0\[1\]" "" } { 208 1200 1323 220 "S0\[2\]" "" } { 224 1248 1318 236 "S0\[3\]" "" } { 176 1264 1316 188 "S0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0\[0\] " "Info: Pin S0\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S0[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 184 1344 1520 200 "S0\[3..0\]" "" } { 192 1200 1318 204 "S0\[1\]" "" } { 208 1200 1323 220 "S0\[2\]" "" } { 224 1248 1318 236 "S0\[3\]" "" } { 176 1264 1316 188 "S0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1\[3\] " "Info: Pin M1\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M1[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 40 1344 1520 56 "M1\[3..0\]" "" } { -8 784 904 4 "M1\[3\]" "" } { -40 784 908 -28 "M1\[1\]" "" } { -24 800 904 -12 "M1\[2\]" "" } { -56 816 906 -44 "M1\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1\[2\] " "Info: Pin M1\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M1[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 40 1344 1520 56 "M1\[3..0\]" "" } { -8 784 904 4 "M1\[3\]" "" } { -40 784 908 -28 "M1\[1\]" "" } { -24 800 904 -12 "M1\[2\]" "" } { -56 816 906 -44 "M1\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1\[1\] " "Info: Pin M1\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M1[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 40 1344 1520 56 "M1\[3..0\]" "" } { -8 784 904 4 "M1\[3\]" "" } { -40 784 908 -28 "M1\[1\]" "" } { -24 800 904 -12 "M1\[2\]" "" } { -56 816 906 -44 "M1\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1\[0\] " "Info: Pin M1\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M1[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 40 1344 1520 56 "M1\[3..0\]" "" } { -8 784 904 4 "M1\[3\]" "" } { -40 784 908 -28 "M1\[1\]" "" } { -24 800 904 -12 "M1\[2\]" "" } { -56 816 906 -44 "M1\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M0\[3\] " "Info: Pin M0\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M0[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 88 1344 1520 104 "M0\[3..0\]" "" } { 192 784 910 204 "M0\[1\]" "" } { 208 784 905 220 "M0\[2\]" "" } { 224 832 906 236 "M0\[3\]" "" } { 176 848 905 188 "M0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M0\[2\] " "Info: Pin M0\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M0[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 88 1344 1520 104 "M0\[3..0\]" "" } { 192 784 910 204 "M0\[1\]" "" } { 208 784 905 220 "M0\[2\]" "" } { 224 832 906 236 "M0\[3\]" "" } { 176 848 905 188 "M0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M0\[1\] " "Info: Pin M0\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M0[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 88 1344 1520 104 "M0\[3..0\]" "" } { 192 784 910 204 "M0\[1\]" "" } { 208 784 905 220 "M0\[2\]" "" } { 224 832 906 236 "M0\[3\]" "" } { 176 848 905 188 "M0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M0\[0\] " "Info: Pin M0\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M0[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 88 1344 1520 104 "M0\[3..0\]" "" } { 192 784 910 204 "M0\[1\]" "" } { 208 784 905 220 "M0\[2\]" "" } { 224 832 906 236 "M0\[3\]" "" } { 176 848 905 188 "M0\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[3\] " "Info: Pin H1\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H1[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -56 1344 1520 -40 "H1\[3..0\]" "" } { -56 368 477 -44 "H1\[0\]" "" } { -24 368 478 -12 "H1\[2\]" "" } { -8 368 473 4 "H1\[3\]" "" } { -40 384 478 -28 "H1\[1\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[2\] " "Info: Pin H1\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H1[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -56 1344 1520 -40 "H1\[3..0\]" "" } { -56 368 477 -44 "H1\[0\]" "" } { -24 368 478 -12 "H1\[2\]" "" } { -8 368 473 4 "H1\[3\]" "" } { -40 384 478 -28 "H1\[1\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[1\] " "Info: Pin H1\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H1[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -56 1344 1520 -40 "H1\[3..0\]" "" } { -56 368 477 -44 "H1\[0\]" "" } { -24 368 478 -12 "H1\[2\]" "" } { -8 368 473 4 "H1\[3\]" "" } { -40 384 478 -28 "H1\[1\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1\[0\] " "Info: Pin H1\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H1[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -56 1344 1520 -40 "H1\[3..0\]" "" } { -56 368 477 -44 "H1\[0\]" "" } { -24 368 478 -12 "H1\[2\]" "" } { -8 368 473 4 "H1\[3\]" "" } { -40 384 478 -28 "H1\[1\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PE " "Info: Pin PE not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { PE } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 480 -32 136 496 "PE" "" } { -296 104 144 -280 "PE" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PE } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0P\[3\] " "Info: Pin H0P\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H0P[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 648 -96 72 664 "H0P\[3..0\]" "" } { 872 170 256 888 "H0P\[0\]" "" } { 952 170 256 968 "H0P\[1\]" "" } { 1032 170 256 1048 "H0P\[2\]" "" } { 1112 168 256 1128 "H0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0P[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { CLR } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -16 -104 64 0 "CLR" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0P\[2\] " "Info: Pin H0P\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H0P[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 648 -96 72 664 "H0P\[3..0\]" "" } { 872 170 256 888 "H0P\[0\]" "" } { 952 170 256 968 "H0P\[1\]" "" } { 1032 170 256 1048 "H0P\[2\]" "" } { 1112 168 256 1128 "H0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0P[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0P\[1\] " "Info: Pin H0P\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H0P[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 648 -96 72 664 "H0P\[3..0\]" "" } { 872 170 256 888 "H0P\[0\]" "" } { 952 170 256 968 "H0P\[1\]" "" } { 1032 170 256 1048 "H0P\[2\]" "" } { 1112 168 256 1128 "H0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0P[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H0P\[0\] " "Info: Pin H0P\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H0P[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 648 -96 72 664 "H0P\[3..0\]" "" } { 872 170 256 888 "H0P\[0\]" "" } { 952 170 256 968 "H0P\[1\]" "" } { 1032 170 256 1048 "H0P\[2\]" "" } { 1112 168 256 1128 "H0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H0P[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1P\[3\] " "Info: Pin S1P\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S1P[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 904 -96 72 920 "S1P\[3..0\]" "" } { 536 988 1080 552 "S1P\[0\]" "" } { 616 981 1080 632 "S1P\[1\]" "" } { 696 987 1080 712 "S1P\[2\]" "" } { 776 988 1080 792 "S1P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1P[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1P\[2\] " "Info: Pin S1P\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S1P[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 904 -96 72 920 "S1P\[3..0\]" "" } { 536 988 1080 552 "S1P\[0\]" "" } { 616 981 1080 632 "S1P\[1\]" "" } { 696 987 1080 712 "S1P\[2\]" "" } { 776 988 1080 792 "S1P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1P[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1P\[1\] " "Info: Pin S1P\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S1P[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 904 -96 72 920 "S1P\[3..0\]" "" } { 536 988 1080 552 "S1P\[0\]" "" } { 616 981 1080 632 "S1P\[1\]" "" } { 696 987 1080 712 "S1P\[2\]" "" } { 776 988 1080 792 "S1P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1P[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1P\[0\] " "Info: Pin S1P\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S1P[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 904 -96 72 920 "S1P\[3..0\]" "" } { 536 988 1080 552 "S1P\[0\]" "" } { 616 981 1080 632 "S1P\[1\]" "" } { 696 987 1080 712 "S1P\[2\]" "" } { 776 988 1080 792 "S1P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1P[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0P\[3\] " "Info: Pin S0P\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S0P[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 984 -96 72 1000 "S0P\[3..0\]" "" } { 872 988 1080 888 "S0P\[0\]" "" } { 952 988 1080 968 "S0P\[1\]" "" } { 1032 983 1080 1048 "S0P\[2\]" "" } { 1112 988 1080 1128 "S0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0P[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0P\[2\] " "Info: Pin S0P\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S0P[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 984 -96 72 1000 "S0P\[3..0\]" "" } { 872 988 1080 888 "S0P\[0\]" "" } { 952 988 1080 968 "S0P\[1\]" "" } { 1032 983 1080 1048 "S0P\[2\]" "" } { 1112 988 1080 1128 "S0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0P[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0P\[1\] " "Info: Pin S0P\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S0P[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 984 -96 72 1000 "S0P\[3..0\]" "" } { 872 988 1080 888 "S0P\[0\]" "" } { 952 988 1080 968 "S0P\[1\]" "" } { 1032 983 1080 1048 "S0P\[2\]" "" } { 1112 988 1080 1128 "S0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0P[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0P\[0\] " "Info: Pin S0P\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { S0P[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 984 -96 72 1000 "S0P\[3..0\]" "" } { 872 988 1080 888 "S0P\[0\]" "" } { 952 988 1080 968 "S0P\[1\]" "" } { 1032 983 1080 1048 "S0P\[2\]" "" } { 1112 988 1080 1128 "S0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0P[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1P\[3\] " "Info: Pin M1P\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M1P[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 736 -96 72 752 "M1P\[3..0\]" "" } { 536 567 664 552 "M1P\[0\]" "" } { 616 569 664 632 "M1P\[1\]" "" } { 696 572 664 712 "M1P\[2\]" "" } { 776 572 664 792 "M1P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1P[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1P\[2\] " "Info: Pin M1P\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M1P[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 736 -96 72 752 "M1P\[3..0\]" "" } { 536 567 664 552 "M1P\[0\]" "" } { 616 569 664 632 "M1P\[1\]" "" } { 696 572 664 712 "M1P\[2\]" "" } { 776 572 664 792 "M1P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1P[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1P\[1\] " "Info: Pin M1P\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M1P[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 736 -96 72 752 "M1P\[3..0\]" "" } { 536 567 664 552 "M1P\[0\]" "" } { 616 569 664 632 "M1P\[1\]" "" } { 696 572 664 712 "M1P\[2\]" "" } { 776 572 664 792 "M1P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1P[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M1P\[0\] " "Info: Pin M1P\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M1P[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 736 -96 72 752 "M1P\[3..0\]" "" } { 536 567 664 552 "M1P\[0\]" "" } { 616 569 664 632 "M1P\[1\]" "" } { 696 572 664 712 "M1P\[2\]" "" } { 776 572 664 792 "M1P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M1P[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M0P\[3\] " "Info: Pin M0P\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M0P[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 816 -96 72 832 "M0P\[3..0\]" "" } { 872 580 664 888 "M0P\[0\]" "" } { 952 576 664 968 "M0P\[1\]" "" } { 1032 575 664 1048 "M0P\[2\]" "" } { 1112 584 664 1128 "M0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0P[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M0P\[2\] " "Info: Pin M0P\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M0P[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 816 -96 72 832 "M0P\[3..0\]" "" } { 872 580 664 888 "M0P\[0\]" "" } { 952 576 664 968 "M0P\[1\]" "" } { 1032 575 664 1048 "M0P\[2\]" "" } { 1112 584 664 1128 "M0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0P[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M0P\[1\] " "Info: Pin M0P\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M0P[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 816 -96 72 832 "M0P\[3..0\]" "" } { 872 580 664 888 "M0P\[0\]" "" } { 952 576 664 968 "M0P\[1\]" "" } { 1032 575 664 1048 "M0P\[2\]" "" } { 1112 584 664 1128 "M0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0P[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "M0P\[0\] " "Info: Pin M0P\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { M0P[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 816 -96 72 832 "M0P\[3..0\]" "" } { 872 580 664 888 "M0P\[0\]" "" } { 952 576 664 968 "M0P\[1\]" "" } { 1032 575 664 1048 "M0P\[2\]" "" } { 1112 584 664 1128 "M0P\[3\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { M0P[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1P\[3\] " "Info: Pin H1P\[3\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H1P[3] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 568 -96 72 584 "H1P\[3..0\]" "" } { 616 166 256 632 "H1P\[1\]" "" } { 696 166 256 712 "H1P\[2\]" "" } { 776 170 256 792 "H1P\[3\]" "" } { 536 169 256 552 "H1P\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H1P[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1P\[2\] " "Info: Pin H1P\[2\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H1P[2] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 568 -96 72 584 "H1P\[3..0\]" "" } { 616 166 256 632 "H1P\[1\]" "" } { 696 166 256 712 "H1P\[2\]" "" } { 776 170 256 792 "H1P\[3\]" "" } { 536 169 256 552 "H1P\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H1P[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1P\[1\] " "Info: Pin H1P\[1\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H1P[1] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 568 -96 72 584 "H1P\[3..0\]" "" } { 616 166 256 632 "H1P\[1\]" "" } { 696 166 256 712 "H1P\[2\]" "" } { 776 170 256 792 "H1P\[3\]" "" } { 536 169 256 552 "H1P\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H1P[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "H1P\[0\] " "Info: Pin H1P\[0\] not assigned to an exact location on the device" {  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { H1P[0] } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 568 -96 72 584 "H1P\[3..0\]" "" } { 616 166 256 632 "H1P\[1\]" "" } { 696 166 256 712 "H1P\[2\]" "" } { 776 170 256 792 "H1P\[3\]" "" } { 536 169 256 552 "H1P\[0\]" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { H1P[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { CLK } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node CLR (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/90/quartus/bin/pin_planner.ppl" { CLR } } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { -16 -104 64 0 "CLR" "" } } } } { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "49 unused 3.3V 25 24 0 " "Info: Number of I/O pins in group: 49 (unused VREF, 3.3V VCCIO, 25 input, 24 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register 74160:min0\|6 register 74160:min1\|8 -3.052 ns " "Info: Slack time is -3.052 ns between source register \"74160:min0\|6\" and destination register \"74160:min1\|8\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.786 ns + Largest register register " "Info: + Largest register to register requirement is 0.786 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.120 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns CLK~clkctrl 2 COMB Unassigned 24 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns 74160:min1\|8 3 REG Unassigned 3 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 3; REG Node = '74160:min1\|8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { CLK~clkctrl 74160:min1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.120 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns CLK~clkctrl 2 COMB Unassigned 24 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns 74160:min1\|8 3 REG Unassigned 3 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 3; REG Node = '74160:min1\|8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { CLK~clkctrl 74160:min1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.120 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns CLK~clkctrl 2 COMB Unassigned 24 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns 74160:min0\|6 3 REG Unassigned 7 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74160:min0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { CLK~clkctrl 74160:min0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.120 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 2.120 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.760 ns) 0.760 ns CLK 1 CLK Unassigned 1 " "Info: 1: + IC(0.000 ns) + CELL(0.760 ns) = 0.760 ns; Loc. = Unassigned; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.121 ns) + CELL(0.000 ns) 0.881 ns CLK~clkctrl 2 COMB Unassigned 24 " "Info: 2: + IC(0.121 ns) + CELL(0.000 ns) = 0.881 ns; Loc. = Unassigned; Fanout = 24; COMB Node = 'CLK~clkctrl'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.121 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 2.120 ns 74160:min0\|6 3 REG Unassigned 7 " "Info: 3: + IC(0.702 ns) + CELL(0.537 ns) = 2.120 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74160:min0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.239 ns" { CLK~clkctrl 74160:min0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.297 ns ( 61.18 % ) " "Info: Total cell delay = 1.297 ns ( 61.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.823 ns ( 38.82 % ) " "Info: Total interconnect delay = 0.823 ns ( 38.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "CLOCK.bdf" "" { Schematic "D:/Desktop/clock/CLOCK.bdf" { { 64 -104 64 80 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns   " "Info:   Micro clock to output delay of source is 0.250 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns   " "Info:   Micro setup delay of destination is -0.036 ns" {  } { { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.838 ns - Longest register register " "Info: - Longest register to register delay is 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:min0\|6 1 REG Unassigned 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 7; REG Node = '74160:min0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:min0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.420 ns) 1.101 ns 74160:min1\|11~2 2 COMB Unassigned 1 " "Info: 2: + IC(0.681 ns) + CELL(0.420 ns) = 1.101 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74160:min1\|11~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { 74160:min0|6 74160:min1|11~2 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 2.145 ns 74160:min1\|11~3 3 COMB Unassigned 2 " "Info: 3: + IC(0.894 ns) + CELL(0.150 ns) = 2.145 ns; Loc. = Unassigned; Fanout = 2; COMB Node = '74160:min1\|11~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { 74160:min1|11~2 74160:min1|11~3 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 3.189 ns 74160:min1\|12~2 4 COMB Unassigned 1 " "Info: 4: + IC(0.894 ns) + CELL(0.150 ns) = 3.189 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74160:min1\|12~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { 74160:min1|11~3 74160:min1|12~2 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 3.754 ns 74160:min1\|12~3 5 COMB Unassigned 1 " "Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 3.754 ns; Loc. = Unassigned; Fanout = 1; COMB Node = '74160:min1\|12~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { 74160:min1|12~2 74160:min1|12~3 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.838 ns 74160:min1\|8 6 REG Unassigned 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.838 ns; Loc. = Unassigned; Fanout = 3; REG Node = '74160:min1\|8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74160:min1|12~3 74160:min1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.079 ns ( 28.11 % ) " "Info: Total cell delay = 1.079 ns ( 28.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.759 ns ( 71.89 % ) " "Info: Total interconnect delay = 2.759 ns ( 71.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { 74160:min0|6 74160:min1|11~2 74160:min1|11~3 74160:min1|12~2 74160:min1|12~3 74160:min1|8 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { 74160:min0|6 74160:min1|11~2 74160:min1|11~3 74160:min1|12~2 74160:min1|12~3 74160:min1|8 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "3.838 ns register register " "Info: Estimated most critical path is register to register delay of 3.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74160:min0\|6 1 REG LAB_X12_Y9 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X12_Y9; Fanout = 7; REG Node = '74160:min0\|6'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { 74160:min0|6 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 64 1032 1096 144 "6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.420 ns) 1.101 ns 74160:min1\|11~2 2 COMB LAB_X12_Y8 1 " "Info: 2: + IC(0.681 ns) + CELL(0.420 ns) = 1.101 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = '74160:min1\|11~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.101 ns" { 74160:min0|6 74160:min1|11~2 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 2.145 ns 74160:min1\|11~3 3 COMB LAB_X12_Y9 2 " "Info: 3: + IC(0.894 ns) + CELL(0.150 ns) = 2.145 ns; Loc. = LAB_X12_Y9; Fanout = 2; COMB Node = '74160:min1\|11~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { 74160:min1|11~2 74160:min1|11~3 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 304 912 976 344 "11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.894 ns) + CELL(0.150 ns) 3.189 ns 74160:min1\|12~2 4 COMB LAB_X12_Y8 1 " "Info: 4: + IC(0.894 ns) + CELL(0.150 ns) = 3.189 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = '74160:min1\|12~2'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { 74160:min1|11~3 74160:min1|12~2 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 3.754 ns 74160:min1\|12~3 5 COMB LAB_X12_Y8 1 " "Info: 5: + IC(0.290 ns) + CELL(0.275 ns) = 3.754 ns; Loc. = LAB_X12_Y8; Fanout = 1; COMB Node = '74160:min1\|12~3'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { 74160:min1|12~2 74160:min1|12~3 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 912 976 584 "12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.838 ns 74160:min1\|8 6 REG LAB_X12_Y8 3 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 3.838 ns; Loc. = LAB_X12_Y8; Fanout = 3; REG Node = '74160:min1\|8'" {  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 74160:min1|12~3 74160:min1|8 } "NODE_NAME" } } { "74160.bdf" "" { Schematic "e:/altera/90/quartus/libraries/others/maxplus2/74160.bdf" { { 544 1032 1096 624 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.079 ns ( 28.11 % ) " "Info: Total cell delay = 1.079 ns ( 28.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.759 ns ( 71.89 % ) " "Info: Total interconnect delay = 2.759 ns ( 71.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { 74160:min0|6 74160:min1|11~2 74160:min1|11~3 74160:min1|12~2 74160:min1|12~3 74160:min1|8 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y0 X13_Y14 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "24 " "Warning: Found 24 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[3\] 0 " "Info: Pin \"H0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[2\] 0 " "Info: Pin \"H0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[1\] 0 " "Info: Pin \"H0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H0\[0\] 0 " "Info: Pin \"H0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[3\] 0 " "Info: Pin \"S1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[2\] 0 " "Info: Pin \"S1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[1\] 0 " "Info: Pin \"S1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1\[0\] 0 " "Info: Pin \"S1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[3\] 0 " "Info: Pin \"S0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[2\] 0 " "Info: Pin \"S0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[1\] 0 " "Info: Pin \"S0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0\[0\] 0 " "Info: Pin \"S0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[3\] 0 " "Info: Pin \"M1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[2\] 0 " "Info: Pin \"M1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[1\] 0 " "Info: Pin \"M1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M1\[0\] 0 " "Info: Pin \"M1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[3\] 0 " "Info: Pin \"M0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[2\] 0 " "Info: Pin \"M0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[1\] 0 " "Info: Pin \"M0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "M0\[0\] 0 " "Info: Pin \"M0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[3\] 0 " "Info: Pin \"H1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[2\] 0 " "Info: Pin \"H1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[1\] 0 " "Info: Pin \"H1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "H1\[0\] 0 " "Info: Pin \"H1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Desktop/clock/CLOCK.fit.smsg " "Info: Generated suppressed messages file D:/Desktop/clock/CLOCK.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 29 02:40:10 2021 " "Info: Processing ended: Sat May 29 02:40:10 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
