;redcode
;assert 1
	SPL 0, -835
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT -7, <-20
	SUB 12, 12
	SUB @127, 106
	ADD 270, 1
	CMP -7, <-420
	SUB @127, 100
	DAT #1, #-720
	ADD -101, 11
	ADD -101, 11
	MOV #77, @400
	SLT -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	ADD #92, @280
	SUB 12, 60
	SUB 12, 60
	SUB @-121, 207
	SUB 712, @10
	SUB @-121, 207
	MOV 1, <-720
	SUB @127, 106
	SPL 0, -835
	SUB @111, -103
	SPL 0, -835
	SUB @121, 103
	SLT <100, 509
	MOV -921, 1
	SLT <100, 509
	MOV -921, 1
	SUB @127, 100
	CMP @127, 106
	DJN <121, 103
	SUB @127, 100
	CMP @127, 106
	DAT <1, #-104
	JMZ -101, 11
	JMN <129, 120
	MOV 0, 90
	MOV 0, 90
	CMP -7, <-420
	MOV -7, <-20
	SPL 0, -835
	JMZ -101, 11
	MOV -7, <-20
	MOV -1, <-20
	DJN -1, @-20
	SLT -7, <-20
