/*
 Copyright 2019 Google LLC

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

 http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
*/

// This is a copy of gfx9_plus_merged_f32_ce_pm4_packets.h, but with
// enumerated bitfields manually removed. Enumerated bitfields are treated
// differently by different compilers (ie: signed vs unsigned), so
// a "compiler-friendly" version is provided here

#pragma once

namespace Dive
{

//--------------------TYPE_3_HEADER--------------------
typedef union PM4_CE_TYPE_3_HEADER
{
    struct
    {
        uint32_t reserved1 : 8;
        uint32_t opcode : 8;
        uint32_t count : 14;
        uint32_t type : 2;
    };
    uint32_t u32All;

} PM4_CE_TYPE_3_HEADER, *PPM4_CE_TYPE_3_HEADER;

//--------------------COND_EXEC--------------------
typedef struct PM4_CE_COND_EXEC
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t reserved1 : 2;
            uint32_t addr_lo : 30;
        } bitfields2;
        uint32_t ordinal2;
    };

    uint32_t addr_hi;

    uint32_t reserved2;

    union
    {
        struct
        {
            uint32_t exec_count : 14;
            uint32_t reserved1 : 18;
        } bitfields5;
        uint32_t ordinal5;
    };

} PM4CE_COND_EXEC, *PPM4CE_COND_EXEC;

//--------------------COND_INDIRECT_BUFFER_CONST--------------------
enum CE_COND_INDIRECT_BUFFER_CONST_cache_policy1_enum
{
    cache_policy1__ce_cond_indirect_buffer_const__lru = 0,
    cache_policy1__ce_cond_indirect_buffer_const__stream = 1,
};

enum CE_COND_INDIRECT_BUFFER_CONST_cache_policy2_enum
{
    cache_policy2__ce_cond_indirect_buffer_const__lru = 0,
    cache_policy2__ce_cond_indirect_buffer_const__stream = 1,
};

enum CE_COND_INDIRECT_BUFFER_CONST_function_enum
{
    function__ce_cond_indirect_buffer_const__always_pass = 0,
    function__ce_cond_indirect_buffer_const__less_than_ref_value = 1,
    function__ce_cond_indirect_buffer_const__less_than_equal_to_the_ref_value = 2,
    function__ce_cond_indirect_buffer_const__equal_to_the_reference_value = 3,
    function__ce_cond_indirect_buffer_const__not_equal_reference_value = 4,
    function__ce_cond_indirect_buffer_const__greater_than_or_equal_reference_value = 5,
    function__ce_cond_indirect_buffer_const__greater_than_reference_value = 6,
};

enum CE_COND_INDIRECT_BUFFER_CONST_mode_enum
{
    mode__ce_cond_indirect_buffer_const__if_then = 1,
    mode__ce_cond_indirect_buffer_const__if_then_else = 2,
};

typedef struct PM4_CE_COND_INDIRECT_BUFFER_CONST
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t mode : 2;  // CE_COND_INDIRECT_BUFFER_CONST_mode_enum
            uint32_t reserved1 : 6;
            uint32_t function : 3;  // CE_COND_INDIRECT_BUFFER_CONST_function_enum
            uint32_t reserved2 : 21;
        } bitfields2;
        uint32_t ordinal2;
    };

    union
    {
        struct
        {
            uint32_t reserved1 : 3;
            uint32_t compare_addr_lo : 29;
        } bitfields3;
        uint32_t ordinal3;
    };

    uint32_t compare_addr_hi;

    uint32_t mask_lo;

    uint32_t mask_hi;

    uint32_t reference_lo;

    uint32_t reference_hi;

    union
    {
        struct
        {
            uint32_t reserved1 : 2;
            uint32_t ib_base1_lo : 30;
        } bitfields9;
        uint32_t ordinal9;
    };

    uint32_t ib_base1_hi;

    union
    {
        struct
        {
            uint32_t ib_size1 : 20;
            uint32_t reserved1 : 8;
            uint32_t cache_policy1 : 2;  // CE_COND_INDIRECT_BUFFER_CONST_cache_policy1_enum
            uint32_t reserved2 : 2;
        } bitfields11;
        uint32_t ordinal11;
    };

    union
    {
        struct
        {
            uint32_t reserved1 : 2;
            uint32_t ib_base2_lo : 30;
        } bitfields12;
        uint32_t ordinal12;
    };

    uint32_t ib_base2_hi;

    union
    {
        struct
        {
            uint32_t ib_size2 : 20;
            uint32_t reserved1 : 8;
            uint32_t cache_policy2 : 2;  // CE_COND_INDIRECT_BUFFER_CONST_cache_policy2_enum
            uint32_t reserved2 : 2;
        } bitfields14;
        uint32_t ordinal14;
    };

} PM4CE_COND_INDIRECT_BUFFER_CONST, *PPM4CE_COND_INDIRECT_BUFFER_CONST;

//--------------------CONTEXT_CONTROL--------------------
typedef struct PM4_CE_CONTEXT_CONTROL
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t reserved1 : 28;
            uint32_t load_ce_ram : 1;
            uint32_t reserved2 : 2;
            uint32_t load_enable : 1;
        } bitfields2;
        uint32_t ordinal2;
    };

    uint32_t reserved3;

} PM4CE_CONTEXT_CONTROL, *PPM4CE_CONTEXT_CONTROL;

//--------------------COPY_DATA--------------------
enum CE_COPY_DATA_count_sel_enum
{
    count_sel__ce_copy_data__32_bits_of_data = 0,
    count_sel__ce_copy_data__64_bits_of_data = 1,
};

enum CE_COPY_DATA_dst_cache_policy_enum
{
    dst_cache_policy__ce_copy_data__lru = 0,
    dst_cache_policy__ce_copy_data__stream = 1,
};

enum CE_COPY_DATA_dst_sel_enum
{
    dst_sel__ce_copy_data__mem_mapped_register = 0,
    dst_sel__ce_copy_data__tc_l2 = 2,
    dst_sel__ce_copy_data__memory__GFX09 = 5,
};

enum CE_COPY_DATA_engine_sel_enum
{
    engine_sel__ce_copy_data__constant_engine = 2,
};

enum CE_COPY_DATA_src_cache_policy_enum
{
    src_cache_policy__ce_copy_data__lru = 0,
    src_cache_policy__ce_copy_data__stream = 1,
};

enum CE_COPY_DATA_src_sel_enum
{
    src_sel__ce_copy_data__mem_mapped_register = 0,
    src_sel__ce_copy_data__memory__GFX09 = 1,
    src_sel__ce_copy_data__tc_l2 = 2,
    src_sel__ce_copy_data__immediate_data = 5,
};

enum CE_COPY_DATA_wr_confirm_enum
{
    wr_confirm__ce_copy_data__do_not_wait_for_confirmation = 0,
    wr_confirm__ce_copy_data__wait_for_confirmation = 1,
};

typedef struct PM4_CE_COPY_DATA
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t src_sel : 4;  // CE_COPY_DATA_src_sel_enum
            uint32_t reserved1 : 4;
            uint32_t dst_sel : 4;  // CE_COPY_DATA_dst_sel_enum
            uint32_t reserved2 : 1;
            uint32_t src_cache_policy : 2;  // CE_COPY_DATA_src_cache_policy_enum
            uint32_t reserved3 : 1;
            uint32_t count_sel : 1;  // CE_COPY_DATA_count_sel_enum
            uint32_t reserved4 : 3;
            uint32_t wr_confirm : 1;  // CE_COPY_DATA_wr_confirm_enum
            uint32_t reserved5 : 4;
            uint32_t dst_cache_policy : 2;  // CE_COPY_DATA_dst_cache_policy_enum
            uint32_t reserved6 : 3;
            uint32_t engine_sel : 2;  // CE_COPY_DATA_engine_sel_enum
        } bitfields2;
        uint32_t ordinal2;
    };

    union
    {
        struct
        {
            uint32_t src_reg_offset : 18;
            uint32_t reserved1 : 14;
        } bitfields3a;
        struct
        {
            uint32_t reserved1 : 2;
            uint32_t src_32b_addr_lo : 30;
        } bitfields3b;
        struct
        {
            uint32_t reserved1 : 3;
            uint32_t src_64b_addr_lo : 29;
        } bitfields3c;
        uint32_t imm_data;
        uint32_t ordinal3;
    };

    union
    {
        uint32_t src_memtc_addr_hi;
        uint32_t src_imm_data;
        uint32_t ordinal4;
    };

    union
    {
        struct
        {
            uint32_t dst_reg_offset : 18;
            uint32_t reserved1 : 14;
        } bitfields5a;
        struct
        {
            uint32_t reserved1 : 2;
            uint32_t dst_32b_addr_lo : 30;
        } bitfields5b;
        struct
        {
            uint32_t reserved1 : 3;
            uint32_t dst_64b_addr_lo : 29;
        } bitfields5c;
        uint32_t ordinal5;
    };

    uint32_t dst_addr_hi;

} PM4CE_COPY_DATA, *PPM4CE_COPY_DATA;

//--------------------DUMP_CONST_RAM--------------------
enum CE_DUMP_CONST_RAM_cache_policy_enum
{
    cache_policy__ce_dump_const_ram__lru = 0,
    cache_policy__ce_dump_const_ram__stream = 1,
};

typedef struct PM4_CE_DUMP_CONST_RAM
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t offset : 16;
            uint32_t reserved1 : 9;
            uint32_t cache_policy : 2;  // CE_DUMP_CONST_RAM_cache_policy_enum
            uint32_t reserved2 : 3;
            uint32_t increment_ce : 1;
            uint32_t increment_cs : 1;
        } bitfields2;
        uint32_t ordinal2;
    };

    union
    {
        struct
        {
            uint32_t num_dw : 15;
            uint32_t reserved1 : 17;
        } bitfields3;
        uint32_t ordinal3;
    };

    uint32_t addr_lo;

    uint32_t addr_hi;

} PM4CE_DUMP_CONST_RAM, *PPM4CE_DUMP_CONST_RAM;

//--------------------DUMP_CONST_RAM_OFFSET--------------------
enum CE_DUMP_CONST_RAM_OFFSET_cache_policy_enum
{
    cache_policy__ce_dump_const_ram_offset__lru = 0,
    cache_policy__ce_dump_const_ram_offset__stream = 1,
};

typedef struct PM4_CE_DUMP_CONST_RAM_OFFSET
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t offset : 16;
            uint32_t reserved1 : 9;
            uint32_t cache_policy : 2;  // CE_DUMP_CONST_RAM_OFFSET_cache_policy_enum
            uint32_t reserved2 : 3;
            uint32_t increment_ce : 1;
            uint32_t increment_cs : 1;
        } bitfields2;
        uint32_t ordinal2;
    };

    union
    {
        struct
        {
            uint32_t num_dw : 15;
            uint32_t reserved1 : 17;
        } bitfields3;
        uint32_t ordinal3;
    };

    uint32_t addr_offset;

} PM4CE_DUMP_CONST_RAM_OFFSET, *PPM4CE_DUMP_CONST_RAM_OFFSET;

//--------------------FRAME_CONTROL--------------------
enum CE_FRAME_CONTROL_command_enum
{
    command__ce_frame_control__kmd_frame_begin = 0,
    command__ce_frame_control__kmd_frame_end = 1,
};

enum CE_FRAME_CONTROL_tmz_enum
{
    tmz__ce_frame_control__tmz_off = 0,
    tmz__ce_frame_control__tmz_on = 1,
};

typedef struct PM4_CE_FRAME_CONTROL
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t tmz : 1;  // CE_FRAME_CONTROL_tmz_enum
            uint32_t reserved1 : 27;
            uint32_t command : 4;  // CE_FRAME_CONTROL_command_enum
        } bitfields2;
        uint32_t ordinal2;
    };

} PM4CE_FRAME_CONTROL, *PPM4CE_FRAME_CONTROL;

//--------------------INCREMENT_CE_COUNTER--------------------
enum CE_INCREMENT_CE_COUNTER_cntrsel_enum
{
    cntrsel__ce_increment_ce_counter__invalid = 0,
    cntrsel__ce_increment_ce_counter__increment_ce_counter = 1,
    cntrsel__ce_increment_ce_counter__increment_cs_counter = 2,
    cntrsel__ce_increment_ce_counter__increment_ce_and_cs_counters = 3,
};

typedef struct PM4_CE_INCREMENT_CE_COUNTER
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t cntrsel : 2;  // CE_INCREMENT_CE_COUNTER_cntrsel_enum
            uint32_t reserved1 : 30;
        } bitfields2;
        uint32_t ordinal2;
    };

} PM4CE_INCREMENT_CE_COUNTER, *PPM4CE_INCREMENT_CE_COUNTER;

//--------------------INDIRECT_BUFFER_CONST--------------------
typedef struct PM4_CE_INDIRECT_BUFFER_CONST
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t reserved1 : 2;
            uint32_t ib_base_lo : 30;
        } bitfields2;
        uint32_t ordinal2;
    };

    uint32_t ib_base_hi;

    union
    {
        struct
        {
            uint32_t ib_size : 20;
            uint32_t chain : 1;
            uint32_t pre_ena : 1;
            uint32_t reserved1 : 2;
            uint32_t vmid : 4;
            uint32_t cache_policy : 2;
            uint32_t pre_resume : 1;
            uint32_t reserved2 : 1;
        } bitfields4;
        uint32_t ordinal4;
    };

} PM4CE_INDIRECT_BUFFER_CONST, *PPM4CE_INDIRECT_BUFFER_CONST;

//--------------------LOAD_CONST_RAM--------------------
enum CE_LOAD_CONST_RAM_cache_policy_enum
{
    cache_policy__ce_load_const_ram__lru = 0,
    cache_policy__ce_load_const_ram__stream = 1,
};

typedef struct PM4_CE_LOAD_CONST_RAM
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    uint32_t addr_lo;

    uint32_t addr_hi;

    union
    {
        struct
        {
            uint32_t num_dw : 15;
            uint32_t reserved1 : 17;
        } bitfields4;
        uint32_t ordinal4;
    };

    union
    {
        struct
        {
            uint32_t start_addr : 16;
            uint32_t reserved1 : 9;
            uint32_t cache_policy : 2;  // CE_LOAD_CONST_RAM_cache_policy_enum
            uint32_t reserved2 : 5;
        } bitfields5;
        uint32_t ordinal5;
    };

} PM4CE_LOAD_CONST_RAM, *PPM4CE_LOAD_CONST_RAM;

//--------------------NOP--------------------
typedef struct PM4_CE_NOP
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

} PM4CE_NOP, *PPM4CE_NOP;

//--------------------PRIME_UTCL2--------------------
enum CE_PRIME_UTCL2_cache_perm_enum
{
    cache_perm__ce_prime_utcl2__read = 0,
    cache_perm__ce_prime_utcl2__write = 1,
    cache_perm__ce_prime_utcl2__execute = 2,
};

enum CE_PRIME_UTCL2_engine_sel_enum
{
    engine_sel__ce_prime_utcl2__constant_engine = 2,
};

enum CE_PRIME_UTCL2_prime_mode_enum
{
    prime_mode__ce_prime_utcl2__dont_wait_for_xack = 0,
    prime_mode__ce_prime_utcl2__wait_for_xack = 1,
};

typedef struct PM4_CE_PRIME_UTCL2
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t cache_perm : 3;  // CE_PRIME_UTCL2_cache_perm_enum
            uint32_t prime_mode : 1;  // CE_PRIME_UTCL2_prime_mode_enum
            uint32_t reserved1 : 26;
            uint32_t engine_sel : 2;  // CE_PRIME_UTCL2_engine_sel_enum
        } bitfields2;
        uint32_t ordinal2;
    };

    uint32_t addr_lo;

    uint32_t addr_hi;

    union
    {
        struct
        {
            uint32_t requested_pages : 14;
            uint32_t reserved1 : 18;
        } bitfields5;
        uint32_t ordinal5;
    };

} PM4CE_PRIME_UTCL2, *PPM4CE_PRIME_UTCL2;

//--------------------SET_BASE--------------------
enum CE_SET_BASE_base_index_enum
{
    base_index__ce_set_base__ce_dst_base_addr = 2,
    base_index__ce_set_base__ce_partition_bases = 3,
};

typedef struct PM4_CE_SET_BASE
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t base_index : 4;  // CE_SET_BASE_base_index_enum
            uint32_t reserved1 : 28;
        } bitfields2;
        uint32_t ordinal2;
    };

    union
    {
        struct
        {
            uint32_t reserved1 : 3;
            uint32_t address_lo : 29;
        } bitfields3a;
        struct
        {
            uint32_t cs1_index : 16;
            uint32_t reserved1 : 16;
        } bitfields3b;
        uint32_t ordinal3;
    };

    union
    {
        struct
        {
            uint32_t cs2_index : 16;
            uint32_t reserved1 : 16;
        } bitfields4;
        uint32_t address_hi;
        uint32_t ordinal4;
    };

} PM4CE_SET_BASE, *PPM4CE_SET_BASE;

//--------------------SWITCH_BUFFER--------------------
typedef struct PM4_CE_SWITCH_BUFFER
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        uint32_t ordinal2__GFX09;
    };

} PM4CE_SWITCH_BUFFER, *PPM4CE_SWITCH_BUFFER;

//--------------------WAIT_ON_DE_COUNTER_DIFF--------------------
typedef struct PM4_CE_WAIT_ON_DE_COUNTER_DIFF
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    uint32_t diff;

} PM4CE_WAIT_ON_DE_COUNTER_DIFF, *PPM4CE_WAIT_ON_DE_COUNTER_DIFF;

//--------------------WRITE_CONST_RAM--------------------
typedef struct PM4_CE_WRITE_CONST_RAM
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t offset : 16;
            uint32_t reserved1 : 16;
        } bitfields2;
        uint32_t ordinal2;
    };

} PM4CE_WRITE_CONST_RAM, *PPM4CE_WRITE_CONST_RAM;

//--------------------WRITE_DATA--------------------
enum CE_WRITE_DATA_addr_incr_enum
{
    addr_incr__ce_write_data__increment_address = 0,
    addr_incr__ce_write_data__do_not_increment_address = 1,
};

enum CE_WRITE_DATA_cache_policy_enum
{
    cache_policy__ce_write_data__lru = 0,
    cache_policy__ce_write_data__stream = 1,
};

enum CE_WRITE_DATA_dst_sel_enum
{
    dst_sel__ce_write_data__mem_mapped_register = 0,
    dst_sel__ce_write_data__memory = 5,
    dst_sel__ce_write_data__preemption_meta_memory = 8,
};

enum CE_WRITE_DATA_engine_sel_enum
{
    engine_sel__ce_write_data__constant_engine = 2,
};

enum CE_WRITE_DATA_wr_confirm_enum
{
    wr_confirm__ce_write_data__do_not_wait_for_write_confirmation = 0,
    wr_confirm__ce_write_data__wait_for_write_confirmation = 1,
};

typedef struct PM4_CE_WRITE_DATA
{
    union
    {
        PM4_CE_TYPE_3_HEADER header;
        uint32_t             ordinal1;
    };

    union
    {
        struct
        {
            uint32_t reserved1 : 8;
            uint32_t dst_sel : 4;  // CE_WRITE_DATA_dst_sel_enum
            uint32_t reserved2 : 4;
            uint32_t addr_incr : 1;  // CE_WRITE_DATA_addr_incr_enum
            uint32_t reserved3 : 2;
            uint32_t resume_vf : 1;
            uint32_t wr_confirm : 1;  // CE_WRITE_DATA_wr_confirm_enum
            uint32_t reserved4 : 4;
            uint32_t cache_policy : 2;  // CE_WRITE_DATA_cache_policy_enum
            uint32_t reserved5 : 3;
            uint32_t engine_sel : 2;  // CE_WRITE_DATA_engine_sel_enum
        } bitfields2;
        uint32_t ordinal2;
    };

    union
    {
        struct
        {
            uint32_t dst_mmreg_addr : 18;
            uint32_t reserved1 : 14;
        } bitfields3a;
        struct
        {
            uint32_t reserved1 : 2;
            uint32_t dst_mem_addr_lo : 30;
        } bitfields3b;
        uint32_t ordinal3;
    };

    uint32_t dst_mem_addr_hi;

} PM4CE_WRITE_DATA, *PPM4CE_WRITE_DATA;

}  // namespace Dive
