verilog xil_defaultlib --include "../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ipshared/ec67/hdl" --include "../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ipshared/7698" --include "../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_hdmi_text_controller_0_0/src/clk_wiz_0_4" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_lmb_bram_0/sim/Lab7_2_lmb_bram_0.v" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_xbar_0/sim/Lab7_2_xbar_0.v" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0_clk_wiz.v" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_clk_wiz_1_0/Lab7_2_clk_wiz_1_0.v" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/ip/Lab7_2_hdmi_text_controller_0_0/Lab7_2_hdmi_text_controller_0_0_sim_netlist.v" \
"../../../../Lab7_2.gen/sources_1/bd/Lab7_2/sim/Lab7_2.v" \

verilog xil_defaultlib "glbl.v"

nosort
