.nh
.TH "X86-VREDUCESS" "7" "May 2019" "TTMO" "Intel x86-64 ISA Manual"
.SH NAME
VREDUCESS - PERFORM A REDUCTION TRANSFORMATION ON A SCALAR FLOAT32 VALUE
.TS
allbox;
l l l l l 
l l l l l .
\fB\fCOpcode/Instruction\fR	\fB\fCOp/En\fR	\fB\fC64/32 bit Mode Support\fR	\fB\fCCPUID Feature Flag\fR	\fB\fCDescription\fR
T{
EVEX.LIG.66.0F3A.W0 57 /r /ib VREDUCESS xmm1 {k1}{z}, xmm2, xmm3/m32{sae}, imm8
T}
	A	V/V	AVX512DQ	T{
Perform a reduction transformation on a scalar single\-precision floating point value in xmm3/m32 by subtracting a number of fraction bits specified by the imm8 field. Also, upper single precision floating\-point values (bits
T}
[
127:32
]
) from xmm2 are copied to xmm1
[
127:32
]
T{
\&. Stores the result in xmm1 register.
T}
.TE

.SH INSTRUCTION OPERAND ENCODING
.TS
allbox;
l l l l l l 
l l l l l l .
Op/En	Tuple Type	Operand 1	Operand 2	Operand 3	Operand 4
A	Tuple1 Scalar	ModRM:reg (w)	EVEX.vvvv (r)	ModRM:r/m (r)	NA
.TE

.SS Description
.PP
Perform a reduction transformation of the binary encoded
single\-precision FP value in the low dword element of the second source
operand (the third operand) and store the reduced result in binary FP
format to the low dword element of the destination operand (the first
operand) under the writemask k1. Bits 127:32 of the destination operand
are copied from respective dword elements of the first source operand
(the second operand).

.PP
The reduction transformation subtracts the integer part and the leading
M fractional bits from the binary FP source value, where M is a unsigned
integer specified by imm8[7:4], see Figure 5\-28. Specifically, the
reduction transformation can be expressed as:

.PP
dest = src – (ROUND(2\-M;

.PP
where “Round()” treats “src”, “2M”, and their product as binary FP
numbers with normalized significand and biased exponents.

.PP
The magnitude of the reduced result can be expressed by considering src=
2p*man2,

.PP
where ‘man2’ is the normalized significand and ‘p’ is the unbiased
exponent

.PP
Then if RC = RNE: 0\&lt;=|Reduced Result|\&lt;=2p\-M\-1

.PP
Then if RC ≠ RNE: 0\&lt;=|Reduced Result|\&lt;2p\-M

.PP
This instruction might end up with a precision exception set. However,
in case of SPE set (i.e. Suppress Precision Exception, which is
imm8[3]=1), no precision exception is reported.

.PP
Handling of special case of input values are listed in Table 5\-24.

.SS Operation
.PP
.RS

.nf
ReduceArgumentSP(SRC[31:0], imm8[7:0])
{
    // Check for NaN
    IF (SRC [31:0] = NAN) THEN
        RETURN (Convert SRC[31:0] to QNaN); FI
    M ← imm8[7:4]; // Number of fraction bits of the normalized significand to be subtracted
    RC←imm8[1:0];// Round Control for ROUND() operation
    RC source←imm[2];
    SPE←0;// Suppress Precision Exception
    TMP[31:0] ← 2M as standard binary FP values
    TMP[31:0]←SRC[31:0] – TMP[31:0]; // subtraction under the same RC,SPE controls
RETURN TMP[31:0]; // binary encoded FP with biased exponent and normalized significand
}

.fi
.RE

.SS VREDUCESS
.PP
.RS

.nf
IF k1[0] or *no writemask*
    THEN DEST[31:0]←ReduceArgumentSP(SRC2[31:0], imm8[7:0])
    ELSE
        IF *merging\-masking* ; merging\-masking
            THEN *DEST[31:0] remains unchanged*
            ELSE ; zeroing\-masking
                THEN DEST[31:0] = 0
        FI;
FI;
DEST[127:32] ← SRC1[127:32]
DEST[MAXVL\-1:128] ← 0

.fi
.RE

.SS Intel C/C++ Compiler Intrinsic Equivalent
.PP
.RS

.nf
VREDUCESS \_\_m128 \_mm\_mask\_reduce\_ss( \_\_m128 a, \_\_m128 b, int imm, int sae)

VREDUCESS \_\_m128 \_mm\_mask\_reduce\_ss(\_\_m128 s, \_\_mmask16 k, \_\_m128 a, \_\_m128 b, int imm, int sae)

VREDUCESS \_\_m128 \_mm\_maskz\_reduce\_ss(\_\_mmask16 k, \_\_m128 a, \_\_m128 b, int imm, int sae)

.fi
.RE

.SS SIMD Floating\-Point Exceptions
.PP
Invalid, Precision

.PP
If SPE is enabled, precision exception is not reported (regardless of
MXCSR exception mask).

.SS Other Exceptions
.PP
See Exceptions Type E3.

.SH SEE ALSO
.PP
x86\-manpages(7) for a list of other x86\-64 man pages.

.SH COLOPHON
.PP
This UNOFFICIAL, mechanically\-separated, non\-verified reference is
provided for convenience, but it may be incomplete or broken in
various obvious or non\-obvious ways. Refer to Intel® 64 and IA\-32
Architectures Software Developer’s Manual for anything serious.

.br
This page is generated by scripts; therefore may contain visual or semantical bugs. Please report them (or better, fix them) on https://github.com/ttmo-O/x86-manpages.

.br
MIT licensed by TTMO 2020 (Turkish Unofficial Chamber of Reverse Engineers - https://ttmo.re).
