{"_id": "524d6083c4d10429df568ced", "categories": {"audience": [{"fullname": "Education", "fullpath": "Intended Audience :: by Industry or Sector :: Education", "id": 360, "shortname": "education"}, {"fullname": "Engineering", "fullpath": "Intended Audience :: by Industry or Sector :: Engineering", "id": 729, "shortname": "audienceengineering"}], "database": [], "developmentstatus": [{"fullname": "4 - Beta", "fullpath": "Development Status :: 4 - Beta", "id": 10, "shortname": "beta"}], "environment": [{"fullname": "Command-line", "fullpath": "User Interface :: Textual :: Command-line", "id": 459, "shortname": "ui_commandline"}], "language": [{"fullname": "Assembly", "fullpath": "Programming Language :: Assembly", "id": 162, "shortname": "assembly"}, {"fullname": "VHDL/Verilog", "fullpath": "Programming Language :: VHDL/Verilog", "id": 551, "shortname": "vhdl_verilog"}], "license": [{"fullname": "GNU General Public License version 3.0 (GPLv3)", "fullpath": "License :: OSI-Approved Open Source :: GNU General Public License version 3.0 (GPLv3)", "id": 679, "shortname": "gplv3"}], "os": [{"fullname": "uClinux", "fullpath": "Operating System :: Handheld/Embedded Operating Systems :: uClinux", "id": 440, "shortname": "uclinux"}], "topic": [{"fullname": "Hardware", "fullpath": "Topic :: System :: Hardware", "id": 146, "shortname": "hardware"}, {"fullname": "Embedded systems", "fullpath": "Topic :: System :: Embedded systems", "id": 749, "shortname": "embedded"}], "translation": []}, "creation_date": "2013-10-03", "developers": [{"name": "Roberto Hexsel", "url": "http://sourceforge.net/u/rhexsel/", "username": "rhexsel"}], "external_homepage": "http://www.inf.ufpr.br/roberto/cMIPS.html", "icon_url": "http://sourceforge.net/p/cmips/icon", "labels": ["vhdl", "mips", "simulator", "embedded core", "FPGA ready"], "moved_to_url": "https://gitlab.c3sl.ufpr.br/roberto/cmips", "name": "cMIPS", "preferred_support_tool": "wiki", "preferred_support_url": "", "private": false, "screenshots": [{"caption": "GTKwave simulation", "thumbnail_url": "http://sourceforge.net/p/cmips/screenshot/cMIPS.png/thumb", "url": "http://sourceforge.net/p/cmips/screenshot/cMIPS.png"}, {"caption": "Hello world!", "thumbnail_url": "http://sourceforge.net/p/cmips/screenshot/HelloWorld.png/thumb", "url": "http://sourceforge.net/p/cmips/screenshot/HelloWorld.png"}], "short_description": "This project was moved to https://gitlab.c3sl.ufpr.br/roberto/cmips\r\n\r\nThe code here is no longer up to date. \r\n\r\nThe VHDL model mimics the pipeline design described in Patterson & Hennessy's book (Computer Organisation and Design) and is an almost complete implementation of the MIPS32r2 instruction set.  The TLB and assorted control registers will be included soon (as of fev 2015).  The model was synthesized for an Altera EP4CE30F23. The model uses up 15% of combinational blocks and 5% logic registers. ", "shortname": "cmips", "socialnetworks": [{"accounturl": "", "socialnetwork": "Twitter"}, {"accounturl": null, "socialnetwork": "Facebook"}], "status": "moved", "summary": "cMIPS - an FPGA ready VHDL model for 5-stage pipeline, MIPS32r2 core", "tools": [{"label": "Summary", "mount_point": "summary", "name": "summary", "sourceforge_group_id": 1970855}, {"label": "Files", "mount_point": "files", "name": "files"}, {"label": "Reviews", "mount_point": "reviews", "name": "reviews"}, {"label": "Support", "mount_point": "support", "name": "support"}, {"label": "Wiki", "mount_point": "wiki", "name": "wiki"}, {"label": "Tickets", "mount_point": "tickets", "name": "tickets"}, {"label": "Discussion", "mount_point": "discussion", "name": "discussion"}, {"label": "Code", "mount_point": "code", "name": "svn"}], "url": "http://sourceforge.net/p/cmips/", "video_url": null}
