Warning: Design 'Segway' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : Segway
Version: X-2025.06
Date   : Sat Dec  6 17:15:46 2025
****************************************

Operating Conditions: tt0p85v25c   Library: saed32rvt_tt0p85v25c
Wire Load Model Mode: enclosed

  Startpoint: iA2D/rght_ld_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: iBUZZ/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  Segway             16000                 saed32rvt_tt0p85v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  iA2D/rght_ld_reg[0]/CLK (DFFARX1_RVT)                   0.00       0.00 r
  iA2D/rght_ld_reg[0]/QN (DFFARX1_RVT)                    0.09       0.09 f
  U1382/Y (INVX0_RVT)                                     0.05       0.13 r
  U1346/Y (NAND2X0_RVT)                                   0.04       0.18 f
  U1429/Y (NAND2X0_RVT)                                   0.05       0.23 r
  U1430/Y (NAND3X0_RVT)                                   0.08       0.31 f
  U1438/Y (NAND2X0_RVT)                                   0.08       0.39 r
  U1426/Y (NAND3X0_RVT)                                   0.08       0.46 f
  iSTR/sub_31/U2_3/CO (FADDX1_RVT)                        0.12       0.58 f
  iSTR/sub_31/U2_4/CO (FADDX1_RVT)                        0.11       0.69 f
  iSTR/sub_31/U2_5/CO (FADDX1_RVT)                        0.11       0.80 f
  iSTR/sub_31/U2_6/CO (FADDX1_RVT)                        0.11       0.91 f
  iSTR/sub_31/U2_7/CO (FADDX1_RVT)                        0.11       1.02 f
  iSTR/sub_31/U2_8/CO (FADDX1_RVT)                        0.11       1.13 f
  iSTR/sub_31/U2_9/CO (FADDX1_RVT)                        0.11       1.24 f
  iSTR/sub_31/U2_10/CO (FADDX1_RVT)                       0.10       1.34 f
  iSTR/sub_31/U2_11/Y (XOR3X2_RVT)                        0.09       1.43 r
  U1417/Y (AND2X1_RVT)                                    0.07       1.50 r
  U1416/Y (XNOR2X2_RVT)                                   0.12       1.62 f
  U1304/Y (AO21X1_RVT)                                    0.06       1.68 f
  U1302/Y (AOI22X1_RVT)                                   0.10       1.78 r
  U1301/Y (OR2X1_RVT)                                     0.06       1.85 r
  U1300/Y (AO21X1_RVT)                                    0.08       1.92 r
  U1298/Y (AO22X1_RVT)                                    0.08       2.00 r
  U1295/Y (OA222X1_RVT)                                   0.09       2.09 r
  U1294/Y (AO221X1_RVT)                                   0.08       2.17 r
  U1381/Y (OAI221X1_RVT)                                  0.09       2.26 f
  U1379/Y (NAND3X0_RVT)                                   0.04       2.30 r
  U1388/Y (OA221X1_RVT)                                   0.07       2.38 r
  U1471/Y (OR3X1_RVT)                                     0.07       2.45 r
  U1278/Y (NAND4X0_RVT)                                   0.07       2.52 f
  U1473/Y (AOI21X1_RVT)                                   0.14       2.65 r
  U1446/Y (OR2X1_RVT)                                     0.07       2.72 r
  U1442/Y (AND2X1_RVT)                                    0.06       2.77 r
  U1440/Y (NAND3X0_RVT)                                   0.06       2.84 f
  U971/Y (AO21X1_RVT)                                     0.10       2.94 f
  iBUZZ/current_state_reg[1]/D (DFFARX1_RVT)              0.01       2.95 f
  data arrival time                                                  2.95

  clock clk (rise edge)                                   3.00       3.00
  clock network delay (ideal)                             0.00       3.00
  iBUZZ/current_state_reg[1]/CLK (DFFARX1_RVT)            0.00       3.00 r
  library setup time                                     -0.05       2.95
  data required time                                                 2.95
  --------------------------------------------------------------------------
  data required time                                                 2.95
  data arrival time                                                 -2.95
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.01


1
