
LCD.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000020e8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000080  00800060  000020e8  0000215c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         00001608  00000000  00000000  000021dc  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      000009ff  00000000  00000000  000037e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000140  00000000  00000000  000041e3  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 00000170  00000000  00000000  00004323  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001c49  00000000  00000000  00004493  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000eeb  00000000  00000000  000060dc  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000dad  00000000  00000000  00006fc7  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000160  00000000  00000000  00007d74  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    0000028d  00000000  00000000  00007ed4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    000007ce  00000000  00000000  00008161  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  0000892f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e8 ee       	ldi	r30, 0xE8	; 232
      68:	f0 e2       	ldi	r31, 0x20	; 32
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 3e       	cpi	r26, 0xE0	; 224
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 9b 05 	call	0xb36	; 0xb36 <main>
      7a:	0c 94 72 10 	jmp	0x20e4	; 0x20e4 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 41 03 	call	0x682	; 0x682 <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 a1 03 	call	0x742	; 0x742 <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 3b 10 	jmp	0x2076	; 0x2076 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a8 ed       	ldi	r26, 0xD8	; 216
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 3b 10 	jmp	0x2076	; 0x2076 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	88 ed       	ldi	r24, 0xD8	; 216
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 57 10 	jmp	0x20ae	; 0x20ae <__epilogue_restores__>

00000622 <__gtsf2>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	89 e0       	ldi	r24, 0x09	; 9
     640:	e8 2e       	mov	r14, r24
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     662:	89 85       	ldd	r24, Y+9	; 0x09
     664:	82 30       	cpi	r24, 0x02	; 2
     666:	40 f0       	brcs	.+16     	; 0x678 <__gtsf2+0x56>
     668:	89 89       	ldd	r24, Y+17	; 0x11
     66a:	82 30       	cpi	r24, 0x02	; 2
     66c:	28 f0       	brcs	.+10     	; 0x678 <__gtsf2+0x56>
     66e:	c7 01       	movw	r24, r14
     670:	b8 01       	movw	r22, r16
     672:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     676:	01 c0       	rjmp	.+2      	; 0x67a <__gtsf2+0x58>
     678:	8f ef       	ldi	r24, 0xFF	; 255
     67a:	68 96       	adiw	r28, 0x18	; 24
     67c:	e6 e0       	ldi	r30, 0x06	; 6
     67e:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

00000682 <__gesf2>:
     682:	a8 e1       	ldi	r26, 0x18	; 24
     684:	b0 e0       	ldi	r27, 0x00	; 0
     686:	e7 e4       	ldi	r30, 0x47	; 71
     688:	f3 e0       	ldi	r31, 0x03	; 3
     68a:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     68e:	69 83       	std	Y+1, r22	; 0x01
     690:	7a 83       	std	Y+2, r23	; 0x02
     692:	8b 83       	std	Y+3, r24	; 0x03
     694:	9c 83       	std	Y+4, r25	; 0x04
     696:	2d 83       	std	Y+5, r18	; 0x05
     698:	3e 83       	std	Y+6, r19	; 0x06
     69a:	4f 83       	std	Y+7, r20	; 0x07
     69c:	58 87       	std	Y+8, r21	; 0x08
     69e:	89 e0       	ldi	r24, 0x09	; 9
     6a0:	e8 2e       	mov	r14, r24
     6a2:	f1 2c       	mov	r15, r1
     6a4:	ec 0e       	add	r14, r28
     6a6:	fd 1e       	adc	r15, r29
     6a8:	ce 01       	movw	r24, r28
     6aa:	01 96       	adiw	r24, 0x01	; 1
     6ac:	b7 01       	movw	r22, r14
     6ae:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6b2:	8e 01       	movw	r16, r28
     6b4:	0f 5e       	subi	r16, 0xEF	; 239
     6b6:	1f 4f       	sbci	r17, 0xFF	; 255
     6b8:	ce 01       	movw	r24, r28
     6ba:	05 96       	adiw	r24, 0x05	; 5
     6bc:	b8 01       	movw	r22, r16
     6be:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     6c2:	89 85       	ldd	r24, Y+9	; 0x09
     6c4:	82 30       	cpi	r24, 0x02	; 2
     6c6:	40 f0       	brcs	.+16     	; 0x6d8 <__gesf2+0x56>
     6c8:	89 89       	ldd	r24, Y+17	; 0x11
     6ca:	82 30       	cpi	r24, 0x02	; 2
     6cc:	28 f0       	brcs	.+10     	; 0x6d8 <__gesf2+0x56>
     6ce:	c7 01       	movw	r24, r14
     6d0:	b8 01       	movw	r22, r16
     6d2:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     6d6:	01 c0       	rjmp	.+2      	; 0x6da <__gesf2+0x58>
     6d8:	8f ef       	ldi	r24, 0xFF	; 255
     6da:	68 96       	adiw	r28, 0x18	; 24
     6dc:	e6 e0       	ldi	r30, 0x06	; 6
     6de:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

000006e2 <__ltsf2>:
     6e2:	a8 e1       	ldi	r26, 0x18	; 24
     6e4:	b0 e0       	ldi	r27, 0x00	; 0
     6e6:	e7 e7       	ldi	r30, 0x77	; 119
     6e8:	f3 e0       	ldi	r31, 0x03	; 3
     6ea:	0c 94 47 10 	jmp	0x208e	; 0x208e <__prologue_saves__+0x18>
     6ee:	69 83       	std	Y+1, r22	; 0x01
     6f0:	7a 83       	std	Y+2, r23	; 0x02
     6f2:	8b 83       	std	Y+3, r24	; 0x03
     6f4:	9c 83       	std	Y+4, r25	; 0x04
     6f6:	2d 83       	std	Y+5, r18	; 0x05
     6f8:	3e 83       	std	Y+6, r19	; 0x06
     6fa:	4f 83       	std	Y+7, r20	; 0x07
     6fc:	58 87       	std	Y+8, r21	; 0x08
     6fe:	89 e0       	ldi	r24, 0x09	; 9
     700:	e8 2e       	mov	r14, r24
     702:	f1 2c       	mov	r15, r1
     704:	ec 0e       	add	r14, r28
     706:	fd 1e       	adc	r15, r29
     708:	ce 01       	movw	r24, r28
     70a:	01 96       	adiw	r24, 0x01	; 1
     70c:	b7 01       	movw	r22, r14
     70e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     712:	8e 01       	movw	r16, r28
     714:	0f 5e       	subi	r16, 0xEF	; 239
     716:	1f 4f       	sbci	r17, 0xFF	; 255
     718:	ce 01       	movw	r24, r28
     71a:	05 96       	adiw	r24, 0x05	; 5
     71c:	b8 01       	movw	r22, r16
     71e:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     722:	89 85       	ldd	r24, Y+9	; 0x09
     724:	82 30       	cpi	r24, 0x02	; 2
     726:	40 f0       	brcs	.+16     	; 0x738 <__ltsf2+0x56>
     728:	89 89       	ldd	r24, Y+17	; 0x11
     72a:	82 30       	cpi	r24, 0x02	; 2
     72c:	28 f0       	brcs	.+10     	; 0x738 <__ltsf2+0x56>
     72e:	c7 01       	movw	r24, r14
     730:	b8 01       	movw	r22, r16
     732:	0e 94 42 05 	call	0xa84	; 0xa84 <__fpcmp_parts_f>
     736:	01 c0       	rjmp	.+2      	; 0x73a <__ltsf2+0x58>
     738:	81 e0       	ldi	r24, 0x01	; 1
     73a:	68 96       	adiw	r28, 0x18	; 24
     73c:	e6 e0       	ldi	r30, 0x06	; 6
     73e:	0c 94 63 10 	jmp	0x20c6	; 0x20c6 <__epilogue_restores__+0x18>

00000742 <__fixsfsi>:
     742:	ac e0       	ldi	r26, 0x0C	; 12
     744:	b0 e0       	ldi	r27, 0x00	; 0
     746:	e7 ea       	ldi	r30, 0xA7	; 167
     748:	f3 e0       	ldi	r31, 0x03	; 3
     74a:	0c 94 4b 10 	jmp	0x2096	; 0x2096 <__prologue_saves__+0x20>
     74e:	69 83       	std	Y+1, r22	; 0x01
     750:	7a 83       	std	Y+2, r23	; 0x02
     752:	8b 83       	std	Y+3, r24	; 0x03
     754:	9c 83       	std	Y+4, r25	; 0x04
     756:	ce 01       	movw	r24, r28
     758:	01 96       	adiw	r24, 0x01	; 1
     75a:	be 01       	movw	r22, r28
     75c:	6b 5f       	subi	r22, 0xFB	; 251
     75e:	7f 4f       	sbci	r23, 0xFF	; 255
     760:	0e 94 ca 04 	call	0x994	; 0x994 <__unpack_f>
     764:	8d 81       	ldd	r24, Y+5	; 0x05
     766:	82 30       	cpi	r24, 0x02	; 2
     768:	61 f1       	breq	.+88     	; 0x7c2 <__fixsfsi+0x80>
     76a:	82 30       	cpi	r24, 0x02	; 2
     76c:	50 f1       	brcs	.+84     	; 0x7c2 <__fixsfsi+0x80>
     76e:	84 30       	cpi	r24, 0x04	; 4
     770:	21 f4       	brne	.+8      	; 0x77a <__fixsfsi+0x38>
     772:	8e 81       	ldd	r24, Y+6	; 0x06
     774:	88 23       	and	r24, r24
     776:	51 f1       	breq	.+84     	; 0x7cc <__fixsfsi+0x8a>
     778:	2e c0       	rjmp	.+92     	; 0x7d6 <__fixsfsi+0x94>
     77a:	2f 81       	ldd	r18, Y+7	; 0x07
     77c:	38 85       	ldd	r19, Y+8	; 0x08
     77e:	37 fd       	sbrc	r19, 7
     780:	20 c0       	rjmp	.+64     	; 0x7c2 <__fixsfsi+0x80>
     782:	6e 81       	ldd	r22, Y+6	; 0x06
     784:	2f 31       	cpi	r18, 0x1F	; 31
     786:	31 05       	cpc	r19, r1
     788:	1c f0       	brlt	.+6      	; 0x790 <__fixsfsi+0x4e>
     78a:	66 23       	and	r22, r22
     78c:	f9 f0       	breq	.+62     	; 0x7cc <__fixsfsi+0x8a>
     78e:	23 c0       	rjmp	.+70     	; 0x7d6 <__fixsfsi+0x94>
     790:	8e e1       	ldi	r24, 0x1E	; 30
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 1b       	sub	r24, r18
     796:	93 0b       	sbc	r25, r19
     798:	29 85       	ldd	r18, Y+9	; 0x09
     79a:	3a 85       	ldd	r19, Y+10	; 0x0a
     79c:	4b 85       	ldd	r20, Y+11	; 0x0b
     79e:	5c 85       	ldd	r21, Y+12	; 0x0c
     7a0:	04 c0       	rjmp	.+8      	; 0x7aa <__fixsfsi+0x68>
     7a2:	56 95       	lsr	r21
     7a4:	47 95       	ror	r20
     7a6:	37 95       	ror	r19
     7a8:	27 95       	ror	r18
     7aa:	8a 95       	dec	r24
     7ac:	d2 f7       	brpl	.-12     	; 0x7a2 <__fixsfsi+0x60>
     7ae:	66 23       	and	r22, r22
     7b0:	b1 f0       	breq	.+44     	; 0x7de <__fixsfsi+0x9c>
     7b2:	50 95       	com	r21
     7b4:	40 95       	com	r20
     7b6:	30 95       	com	r19
     7b8:	21 95       	neg	r18
     7ba:	3f 4f       	sbci	r19, 0xFF	; 255
     7bc:	4f 4f       	sbci	r20, 0xFF	; 255
     7be:	5f 4f       	sbci	r21, 0xFF	; 255
     7c0:	0e c0       	rjmp	.+28     	; 0x7de <__fixsfsi+0x9c>
     7c2:	20 e0       	ldi	r18, 0x00	; 0
     7c4:	30 e0       	ldi	r19, 0x00	; 0
     7c6:	40 e0       	ldi	r20, 0x00	; 0
     7c8:	50 e0       	ldi	r21, 0x00	; 0
     7ca:	09 c0       	rjmp	.+18     	; 0x7de <__fixsfsi+0x9c>
     7cc:	2f ef       	ldi	r18, 0xFF	; 255
     7ce:	3f ef       	ldi	r19, 0xFF	; 255
     7d0:	4f ef       	ldi	r20, 0xFF	; 255
     7d2:	5f e7       	ldi	r21, 0x7F	; 127
     7d4:	04 c0       	rjmp	.+8      	; 0x7de <__fixsfsi+0x9c>
     7d6:	20 e0       	ldi	r18, 0x00	; 0
     7d8:	30 e0       	ldi	r19, 0x00	; 0
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e8       	ldi	r21, 0x80	; 128
     7de:	b9 01       	movw	r22, r18
     7e0:	ca 01       	movw	r24, r20
     7e2:	2c 96       	adiw	r28, 0x0c	; 12
     7e4:	e2 e0       	ldi	r30, 0x02	; 2
     7e6:	0c 94 67 10 	jmp	0x20ce	; 0x20ce <__epilogue_restores__+0x20>

000007ea <__pack_f>:
     7ea:	df 92       	push	r13
     7ec:	ef 92       	push	r14
     7ee:	ff 92       	push	r15
     7f0:	0f 93       	push	r16
     7f2:	1f 93       	push	r17
     7f4:	fc 01       	movw	r30, r24
     7f6:	e4 80       	ldd	r14, Z+4	; 0x04
     7f8:	f5 80       	ldd	r15, Z+5	; 0x05
     7fa:	06 81       	ldd	r16, Z+6	; 0x06
     7fc:	17 81       	ldd	r17, Z+7	; 0x07
     7fe:	d1 80       	ldd	r13, Z+1	; 0x01
     800:	80 81       	ld	r24, Z
     802:	82 30       	cpi	r24, 0x02	; 2
     804:	48 f4       	brcc	.+18     	; 0x818 <__pack_f+0x2e>
     806:	80 e0       	ldi	r24, 0x00	; 0
     808:	90 e0       	ldi	r25, 0x00	; 0
     80a:	a0 e1       	ldi	r26, 0x10	; 16
     80c:	b0 e0       	ldi	r27, 0x00	; 0
     80e:	e8 2a       	or	r14, r24
     810:	f9 2a       	or	r15, r25
     812:	0a 2b       	or	r16, r26
     814:	1b 2b       	or	r17, r27
     816:	a5 c0       	rjmp	.+330    	; 0x962 <__stack+0x103>
     818:	84 30       	cpi	r24, 0x04	; 4
     81a:	09 f4       	brne	.+2      	; 0x81e <__pack_f+0x34>
     81c:	9f c0       	rjmp	.+318    	; 0x95c <__stack+0xfd>
     81e:	82 30       	cpi	r24, 0x02	; 2
     820:	21 f4       	brne	.+8      	; 0x82a <__pack_f+0x40>
     822:	ee 24       	eor	r14, r14
     824:	ff 24       	eor	r15, r15
     826:	87 01       	movw	r16, r14
     828:	05 c0       	rjmp	.+10     	; 0x834 <__pack_f+0x4a>
     82a:	e1 14       	cp	r14, r1
     82c:	f1 04       	cpc	r15, r1
     82e:	01 05       	cpc	r16, r1
     830:	11 05       	cpc	r17, r1
     832:	19 f4       	brne	.+6      	; 0x83a <__pack_f+0x50>
     834:	e0 e0       	ldi	r30, 0x00	; 0
     836:	f0 e0       	ldi	r31, 0x00	; 0
     838:	96 c0       	rjmp	.+300    	; 0x966 <__stack+0x107>
     83a:	62 81       	ldd	r22, Z+2	; 0x02
     83c:	73 81       	ldd	r23, Z+3	; 0x03
     83e:	9f ef       	ldi	r25, 0xFF	; 255
     840:	62 38       	cpi	r22, 0x82	; 130
     842:	79 07       	cpc	r23, r25
     844:	0c f0       	brlt	.+2      	; 0x848 <__pack_f+0x5e>
     846:	5b c0       	rjmp	.+182    	; 0x8fe <__stack+0x9f>
     848:	22 e8       	ldi	r18, 0x82	; 130
     84a:	3f ef       	ldi	r19, 0xFF	; 255
     84c:	26 1b       	sub	r18, r22
     84e:	37 0b       	sbc	r19, r23
     850:	2a 31       	cpi	r18, 0x1A	; 26
     852:	31 05       	cpc	r19, r1
     854:	2c f0       	brlt	.+10     	; 0x860 <__stack+0x1>
     856:	20 e0       	ldi	r18, 0x00	; 0
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	40 e0       	ldi	r20, 0x00	; 0
     85c:	50 e0       	ldi	r21, 0x00	; 0
     85e:	2a c0       	rjmp	.+84     	; 0x8b4 <__stack+0x55>
     860:	b8 01       	movw	r22, r16
     862:	a7 01       	movw	r20, r14
     864:	02 2e       	mov	r0, r18
     866:	04 c0       	rjmp	.+8      	; 0x870 <__stack+0x11>
     868:	76 95       	lsr	r23
     86a:	67 95       	ror	r22
     86c:	57 95       	ror	r21
     86e:	47 95       	ror	r20
     870:	0a 94       	dec	r0
     872:	d2 f7       	brpl	.-12     	; 0x868 <__stack+0x9>
     874:	81 e0       	ldi	r24, 0x01	; 1
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	a0 e0       	ldi	r26, 0x00	; 0
     87a:	b0 e0       	ldi	r27, 0x00	; 0
     87c:	04 c0       	rjmp	.+8      	; 0x886 <__stack+0x27>
     87e:	88 0f       	add	r24, r24
     880:	99 1f       	adc	r25, r25
     882:	aa 1f       	adc	r26, r26
     884:	bb 1f       	adc	r27, r27
     886:	2a 95       	dec	r18
     888:	d2 f7       	brpl	.-12     	; 0x87e <__stack+0x1f>
     88a:	01 97       	sbiw	r24, 0x01	; 1
     88c:	a1 09       	sbc	r26, r1
     88e:	b1 09       	sbc	r27, r1
     890:	8e 21       	and	r24, r14
     892:	9f 21       	and	r25, r15
     894:	a0 23       	and	r26, r16
     896:	b1 23       	and	r27, r17
     898:	00 97       	sbiw	r24, 0x00	; 0
     89a:	a1 05       	cpc	r26, r1
     89c:	b1 05       	cpc	r27, r1
     89e:	21 f0       	breq	.+8      	; 0x8a8 <__stack+0x49>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	90 e0       	ldi	r25, 0x00	; 0
     8a4:	a0 e0       	ldi	r26, 0x00	; 0
     8a6:	b0 e0       	ldi	r27, 0x00	; 0
     8a8:	9a 01       	movw	r18, r20
     8aa:	ab 01       	movw	r20, r22
     8ac:	28 2b       	or	r18, r24
     8ae:	39 2b       	or	r19, r25
     8b0:	4a 2b       	or	r20, r26
     8b2:	5b 2b       	or	r21, r27
     8b4:	da 01       	movw	r26, r20
     8b6:	c9 01       	movw	r24, r18
     8b8:	8f 77       	andi	r24, 0x7F	; 127
     8ba:	90 70       	andi	r25, 0x00	; 0
     8bc:	a0 70       	andi	r26, 0x00	; 0
     8be:	b0 70       	andi	r27, 0x00	; 0
     8c0:	80 34       	cpi	r24, 0x40	; 64
     8c2:	91 05       	cpc	r25, r1
     8c4:	a1 05       	cpc	r26, r1
     8c6:	b1 05       	cpc	r27, r1
     8c8:	39 f4       	brne	.+14     	; 0x8d8 <__stack+0x79>
     8ca:	27 ff       	sbrs	r18, 7
     8cc:	09 c0       	rjmp	.+18     	; 0x8e0 <__stack+0x81>
     8ce:	20 5c       	subi	r18, 0xC0	; 192
     8d0:	3f 4f       	sbci	r19, 0xFF	; 255
     8d2:	4f 4f       	sbci	r20, 0xFF	; 255
     8d4:	5f 4f       	sbci	r21, 0xFF	; 255
     8d6:	04 c0       	rjmp	.+8      	; 0x8e0 <__stack+0x81>
     8d8:	21 5c       	subi	r18, 0xC1	; 193
     8da:	3f 4f       	sbci	r19, 0xFF	; 255
     8dc:	4f 4f       	sbci	r20, 0xFF	; 255
     8de:	5f 4f       	sbci	r21, 0xFF	; 255
     8e0:	e0 e0       	ldi	r30, 0x00	; 0
     8e2:	f0 e0       	ldi	r31, 0x00	; 0
     8e4:	20 30       	cpi	r18, 0x00	; 0
     8e6:	a0 e0       	ldi	r26, 0x00	; 0
     8e8:	3a 07       	cpc	r19, r26
     8ea:	a0 e0       	ldi	r26, 0x00	; 0
     8ec:	4a 07       	cpc	r20, r26
     8ee:	a0 e4       	ldi	r26, 0x40	; 64
     8f0:	5a 07       	cpc	r21, r26
     8f2:	10 f0       	brcs	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	e1 e0       	ldi	r30, 0x01	; 1
     8f6:	f0 e0       	ldi	r31, 0x00	; 0
     8f8:	79 01       	movw	r14, r18
     8fa:	8a 01       	movw	r16, r20
     8fc:	27 c0       	rjmp	.+78     	; 0x94c <__stack+0xed>
     8fe:	60 38       	cpi	r22, 0x80	; 128
     900:	71 05       	cpc	r23, r1
     902:	64 f5       	brge	.+88     	; 0x95c <__stack+0xfd>
     904:	fb 01       	movw	r30, r22
     906:	e1 58       	subi	r30, 0x81	; 129
     908:	ff 4f       	sbci	r31, 0xFF	; 255
     90a:	d8 01       	movw	r26, r16
     90c:	c7 01       	movw	r24, r14
     90e:	8f 77       	andi	r24, 0x7F	; 127
     910:	90 70       	andi	r25, 0x00	; 0
     912:	a0 70       	andi	r26, 0x00	; 0
     914:	b0 70       	andi	r27, 0x00	; 0
     916:	80 34       	cpi	r24, 0x40	; 64
     918:	91 05       	cpc	r25, r1
     91a:	a1 05       	cpc	r26, r1
     91c:	b1 05       	cpc	r27, r1
     91e:	39 f4       	brne	.+14     	; 0x92e <__stack+0xcf>
     920:	e7 fe       	sbrs	r14, 7
     922:	0d c0       	rjmp	.+26     	; 0x93e <__stack+0xdf>
     924:	80 e4       	ldi	r24, 0x40	; 64
     926:	90 e0       	ldi	r25, 0x00	; 0
     928:	a0 e0       	ldi	r26, 0x00	; 0
     92a:	b0 e0       	ldi	r27, 0x00	; 0
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__stack+0xd7>
     92e:	8f e3       	ldi	r24, 0x3F	; 63
     930:	90 e0       	ldi	r25, 0x00	; 0
     932:	a0 e0       	ldi	r26, 0x00	; 0
     934:	b0 e0       	ldi	r27, 0x00	; 0
     936:	e8 0e       	add	r14, r24
     938:	f9 1e       	adc	r15, r25
     93a:	0a 1f       	adc	r16, r26
     93c:	1b 1f       	adc	r17, r27
     93e:	17 ff       	sbrs	r17, 7
     940:	05 c0       	rjmp	.+10     	; 0x94c <__stack+0xed>
     942:	16 95       	lsr	r17
     944:	07 95       	ror	r16
     946:	f7 94       	ror	r15
     948:	e7 94       	ror	r14
     94a:	31 96       	adiw	r30, 0x01	; 1
     94c:	87 e0       	ldi	r24, 0x07	; 7
     94e:	16 95       	lsr	r17
     950:	07 95       	ror	r16
     952:	f7 94       	ror	r15
     954:	e7 94       	ror	r14
     956:	8a 95       	dec	r24
     958:	d1 f7       	brne	.-12     	; 0x94e <__stack+0xef>
     95a:	05 c0       	rjmp	.+10     	; 0x966 <__stack+0x107>
     95c:	ee 24       	eor	r14, r14
     95e:	ff 24       	eor	r15, r15
     960:	87 01       	movw	r16, r14
     962:	ef ef       	ldi	r30, 0xFF	; 255
     964:	f0 e0       	ldi	r31, 0x00	; 0
     966:	6e 2f       	mov	r22, r30
     968:	67 95       	ror	r22
     96a:	66 27       	eor	r22, r22
     96c:	67 95       	ror	r22
     96e:	90 2f       	mov	r25, r16
     970:	9f 77       	andi	r25, 0x7F	; 127
     972:	d7 94       	ror	r13
     974:	dd 24       	eor	r13, r13
     976:	d7 94       	ror	r13
     978:	8e 2f       	mov	r24, r30
     97a:	86 95       	lsr	r24
     97c:	49 2f       	mov	r20, r25
     97e:	46 2b       	or	r20, r22
     980:	58 2f       	mov	r21, r24
     982:	5d 29       	or	r21, r13
     984:	b7 01       	movw	r22, r14
     986:	ca 01       	movw	r24, r20
     988:	1f 91       	pop	r17
     98a:	0f 91       	pop	r16
     98c:	ff 90       	pop	r15
     98e:	ef 90       	pop	r14
     990:	df 90       	pop	r13
     992:	08 95       	ret

00000994 <__unpack_f>:
     994:	fc 01       	movw	r30, r24
     996:	db 01       	movw	r26, r22
     998:	40 81       	ld	r20, Z
     99a:	51 81       	ldd	r21, Z+1	; 0x01
     99c:	22 81       	ldd	r18, Z+2	; 0x02
     99e:	62 2f       	mov	r22, r18
     9a0:	6f 77       	andi	r22, 0x7F	; 127
     9a2:	70 e0       	ldi	r23, 0x00	; 0
     9a4:	22 1f       	adc	r18, r18
     9a6:	22 27       	eor	r18, r18
     9a8:	22 1f       	adc	r18, r18
     9aa:	93 81       	ldd	r25, Z+3	; 0x03
     9ac:	89 2f       	mov	r24, r25
     9ae:	88 0f       	add	r24, r24
     9b0:	82 2b       	or	r24, r18
     9b2:	28 2f       	mov	r18, r24
     9b4:	30 e0       	ldi	r19, 0x00	; 0
     9b6:	99 1f       	adc	r25, r25
     9b8:	99 27       	eor	r25, r25
     9ba:	99 1f       	adc	r25, r25
     9bc:	11 96       	adiw	r26, 0x01	; 1
     9be:	9c 93       	st	X, r25
     9c0:	11 97       	sbiw	r26, 0x01	; 1
     9c2:	21 15       	cp	r18, r1
     9c4:	31 05       	cpc	r19, r1
     9c6:	a9 f5       	brne	.+106    	; 0xa32 <__unpack_f+0x9e>
     9c8:	41 15       	cp	r20, r1
     9ca:	51 05       	cpc	r21, r1
     9cc:	61 05       	cpc	r22, r1
     9ce:	71 05       	cpc	r23, r1
     9d0:	11 f4       	brne	.+4      	; 0x9d6 <__unpack_f+0x42>
     9d2:	82 e0       	ldi	r24, 0x02	; 2
     9d4:	37 c0       	rjmp	.+110    	; 0xa44 <__unpack_f+0xb0>
     9d6:	82 e8       	ldi	r24, 0x82	; 130
     9d8:	9f ef       	ldi	r25, 0xFF	; 255
     9da:	13 96       	adiw	r26, 0x03	; 3
     9dc:	9c 93       	st	X, r25
     9de:	8e 93       	st	-X, r24
     9e0:	12 97       	sbiw	r26, 0x02	; 2
     9e2:	9a 01       	movw	r18, r20
     9e4:	ab 01       	movw	r20, r22
     9e6:	67 e0       	ldi	r22, 0x07	; 7
     9e8:	22 0f       	add	r18, r18
     9ea:	33 1f       	adc	r19, r19
     9ec:	44 1f       	adc	r20, r20
     9ee:	55 1f       	adc	r21, r21
     9f0:	6a 95       	dec	r22
     9f2:	d1 f7       	brne	.-12     	; 0x9e8 <__unpack_f+0x54>
     9f4:	83 e0       	ldi	r24, 0x03	; 3
     9f6:	8c 93       	st	X, r24
     9f8:	0d c0       	rjmp	.+26     	; 0xa14 <__unpack_f+0x80>
     9fa:	22 0f       	add	r18, r18
     9fc:	33 1f       	adc	r19, r19
     9fe:	44 1f       	adc	r20, r20
     a00:	55 1f       	adc	r21, r21
     a02:	12 96       	adiw	r26, 0x02	; 2
     a04:	8d 91       	ld	r24, X+
     a06:	9c 91       	ld	r25, X
     a08:	13 97       	sbiw	r26, 0x03	; 3
     a0a:	01 97       	sbiw	r24, 0x01	; 1
     a0c:	13 96       	adiw	r26, 0x03	; 3
     a0e:	9c 93       	st	X, r25
     a10:	8e 93       	st	-X, r24
     a12:	12 97       	sbiw	r26, 0x02	; 2
     a14:	20 30       	cpi	r18, 0x00	; 0
     a16:	80 e0       	ldi	r24, 0x00	; 0
     a18:	38 07       	cpc	r19, r24
     a1a:	80 e0       	ldi	r24, 0x00	; 0
     a1c:	48 07       	cpc	r20, r24
     a1e:	80 e4       	ldi	r24, 0x40	; 64
     a20:	58 07       	cpc	r21, r24
     a22:	58 f3       	brcs	.-42     	; 0x9fa <__unpack_f+0x66>
     a24:	14 96       	adiw	r26, 0x04	; 4
     a26:	2d 93       	st	X+, r18
     a28:	3d 93       	st	X+, r19
     a2a:	4d 93       	st	X+, r20
     a2c:	5c 93       	st	X, r21
     a2e:	17 97       	sbiw	r26, 0x07	; 7
     a30:	08 95       	ret
     a32:	2f 3f       	cpi	r18, 0xFF	; 255
     a34:	31 05       	cpc	r19, r1
     a36:	79 f4       	brne	.+30     	; 0xa56 <__unpack_f+0xc2>
     a38:	41 15       	cp	r20, r1
     a3a:	51 05       	cpc	r21, r1
     a3c:	61 05       	cpc	r22, r1
     a3e:	71 05       	cpc	r23, r1
     a40:	19 f4       	brne	.+6      	; 0xa48 <__unpack_f+0xb4>
     a42:	84 e0       	ldi	r24, 0x04	; 4
     a44:	8c 93       	st	X, r24
     a46:	08 95       	ret
     a48:	64 ff       	sbrs	r22, 4
     a4a:	03 c0       	rjmp	.+6      	; 0xa52 <__unpack_f+0xbe>
     a4c:	81 e0       	ldi	r24, 0x01	; 1
     a4e:	8c 93       	st	X, r24
     a50:	12 c0       	rjmp	.+36     	; 0xa76 <__unpack_f+0xe2>
     a52:	1c 92       	st	X, r1
     a54:	10 c0       	rjmp	.+32     	; 0xa76 <__unpack_f+0xe2>
     a56:	2f 57       	subi	r18, 0x7F	; 127
     a58:	30 40       	sbci	r19, 0x00	; 0
     a5a:	13 96       	adiw	r26, 0x03	; 3
     a5c:	3c 93       	st	X, r19
     a5e:	2e 93       	st	-X, r18
     a60:	12 97       	sbiw	r26, 0x02	; 2
     a62:	83 e0       	ldi	r24, 0x03	; 3
     a64:	8c 93       	st	X, r24
     a66:	87 e0       	ldi	r24, 0x07	; 7
     a68:	44 0f       	add	r20, r20
     a6a:	55 1f       	adc	r21, r21
     a6c:	66 1f       	adc	r22, r22
     a6e:	77 1f       	adc	r23, r23
     a70:	8a 95       	dec	r24
     a72:	d1 f7       	brne	.-12     	; 0xa68 <__unpack_f+0xd4>
     a74:	70 64       	ori	r23, 0x40	; 64
     a76:	14 96       	adiw	r26, 0x04	; 4
     a78:	4d 93       	st	X+, r20
     a7a:	5d 93       	st	X+, r21
     a7c:	6d 93       	st	X+, r22
     a7e:	7c 93       	st	X, r23
     a80:	17 97       	sbiw	r26, 0x07	; 7
     a82:	08 95       	ret

00000a84 <__fpcmp_parts_f>:
     a84:	1f 93       	push	r17
     a86:	dc 01       	movw	r26, r24
     a88:	fb 01       	movw	r30, r22
     a8a:	9c 91       	ld	r25, X
     a8c:	92 30       	cpi	r25, 0x02	; 2
     a8e:	08 f4       	brcc	.+2      	; 0xa92 <__fpcmp_parts_f+0xe>
     a90:	47 c0       	rjmp	.+142    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a92:	80 81       	ld	r24, Z
     a94:	82 30       	cpi	r24, 0x02	; 2
     a96:	08 f4       	brcc	.+2      	; 0xa9a <__fpcmp_parts_f+0x16>
     a98:	43 c0       	rjmp	.+134    	; 0xb20 <__fpcmp_parts_f+0x9c>
     a9a:	94 30       	cpi	r25, 0x04	; 4
     a9c:	51 f4       	brne	.+20     	; 0xab2 <__fpcmp_parts_f+0x2e>
     a9e:	11 96       	adiw	r26, 0x01	; 1
     aa0:	1c 91       	ld	r17, X
     aa2:	84 30       	cpi	r24, 0x04	; 4
     aa4:	99 f5       	brne	.+102    	; 0xb0c <__fpcmp_parts_f+0x88>
     aa6:	81 81       	ldd	r24, Z+1	; 0x01
     aa8:	68 2f       	mov	r22, r24
     aaa:	70 e0       	ldi	r23, 0x00	; 0
     aac:	61 1b       	sub	r22, r17
     aae:	71 09       	sbc	r23, r1
     ab0:	3f c0       	rjmp	.+126    	; 0xb30 <__fpcmp_parts_f+0xac>
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	21 f0       	breq	.+8      	; 0xabe <__fpcmp_parts_f+0x3a>
     ab6:	92 30       	cpi	r25, 0x02	; 2
     ab8:	31 f4       	brne	.+12     	; 0xac6 <__fpcmp_parts_f+0x42>
     aba:	82 30       	cpi	r24, 0x02	; 2
     abc:	b9 f1       	breq	.+110    	; 0xb2c <__fpcmp_parts_f+0xa8>
     abe:	81 81       	ldd	r24, Z+1	; 0x01
     ac0:	88 23       	and	r24, r24
     ac2:	89 f1       	breq	.+98     	; 0xb26 <__fpcmp_parts_f+0xa2>
     ac4:	2d c0       	rjmp	.+90     	; 0xb20 <__fpcmp_parts_f+0x9c>
     ac6:	11 96       	adiw	r26, 0x01	; 1
     ac8:	1c 91       	ld	r17, X
     aca:	11 97       	sbiw	r26, 0x01	; 1
     acc:	82 30       	cpi	r24, 0x02	; 2
     ace:	f1 f0       	breq	.+60     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad0:	81 81       	ldd	r24, Z+1	; 0x01
     ad2:	18 17       	cp	r17, r24
     ad4:	d9 f4       	brne	.+54     	; 0xb0c <__fpcmp_parts_f+0x88>
     ad6:	12 96       	adiw	r26, 0x02	; 2
     ad8:	2d 91       	ld	r18, X+
     ada:	3c 91       	ld	r19, X
     adc:	13 97       	sbiw	r26, 0x03	; 3
     ade:	82 81       	ldd	r24, Z+2	; 0x02
     ae0:	93 81       	ldd	r25, Z+3	; 0x03
     ae2:	82 17       	cp	r24, r18
     ae4:	93 07       	cpc	r25, r19
     ae6:	94 f0       	brlt	.+36     	; 0xb0c <__fpcmp_parts_f+0x88>
     ae8:	28 17       	cp	r18, r24
     aea:	39 07       	cpc	r19, r25
     aec:	bc f0       	brlt	.+46     	; 0xb1c <__fpcmp_parts_f+0x98>
     aee:	14 96       	adiw	r26, 0x04	; 4
     af0:	8d 91       	ld	r24, X+
     af2:	9d 91       	ld	r25, X+
     af4:	0d 90       	ld	r0, X+
     af6:	bc 91       	ld	r27, X
     af8:	a0 2d       	mov	r26, r0
     afa:	24 81       	ldd	r18, Z+4	; 0x04
     afc:	35 81       	ldd	r19, Z+5	; 0x05
     afe:	46 81       	ldd	r20, Z+6	; 0x06
     b00:	57 81       	ldd	r21, Z+7	; 0x07
     b02:	28 17       	cp	r18, r24
     b04:	39 07       	cpc	r19, r25
     b06:	4a 07       	cpc	r20, r26
     b08:	5b 07       	cpc	r21, r27
     b0a:	18 f4       	brcc	.+6      	; 0xb12 <__fpcmp_parts_f+0x8e>
     b0c:	11 23       	and	r17, r17
     b0e:	41 f0       	breq	.+16     	; 0xb20 <__fpcmp_parts_f+0x9c>
     b10:	0a c0       	rjmp	.+20     	; 0xb26 <__fpcmp_parts_f+0xa2>
     b12:	82 17       	cp	r24, r18
     b14:	93 07       	cpc	r25, r19
     b16:	a4 07       	cpc	r26, r20
     b18:	b5 07       	cpc	r27, r21
     b1a:	40 f4       	brcc	.+16     	; 0xb2c <__fpcmp_parts_f+0xa8>
     b1c:	11 23       	and	r17, r17
     b1e:	19 f0       	breq	.+6      	; 0xb26 <__fpcmp_parts_f+0xa2>
     b20:	61 e0       	ldi	r22, 0x01	; 1
     b22:	70 e0       	ldi	r23, 0x00	; 0
     b24:	05 c0       	rjmp	.+10     	; 0xb30 <__fpcmp_parts_f+0xac>
     b26:	6f ef       	ldi	r22, 0xFF	; 255
     b28:	7f ef       	ldi	r23, 0xFF	; 255
     b2a:	02 c0       	rjmp	.+4      	; 0xb30 <__fpcmp_parts_f+0xac>
     b2c:	60 e0       	ldi	r22, 0x00	; 0
     b2e:	70 e0       	ldi	r23, 0x00	; 0
     b30:	cb 01       	movw	r24, r22
     b32:	1f 91       	pop	r17
     b34:	08 95       	ret

00000b36 <main>:
#include"types.h"
#include "regiester.h"
#include<avr/delay.h>
#include "Lcd.h"
void main(void)
{
     b36:	df 93       	push	r29
     b38:	cf 93       	push	r28
     b3a:	cd b7       	in	r28, 0x3d	; 61
     b3c:	de b7       	in	r29, 0x3e	; 62
     b3e:	c2 58       	subi	r28, 0x82	; 130
     b40:	d0 40       	sbci	r29, 0x00	; 0
     b42:	0f b6       	in	r0, 0x3f	; 63
     b44:	f8 94       	cli
     b46:	de bf       	out	0x3e, r29	; 62
     b48:	0f be       	out	0x3f, r0	; 63
     b4a:	cd bf       	out	0x3d, r28	; 61

	Lcd_Init();
     b4c:	0e 94 1b 0c 	call	0x1836	; 0x1836 <Lcd_Init>
	Lcd_SendCommand(0x00);// clear display command
     b50:	80 e0       	ldi	r24, 0x00	; 0
     b52:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>
	u8 arr [20]="We Need 2";
     b56:	ce 01       	movw	r24, r28
     b58:	01 96       	adiw	r24, 0x01	; 1
     b5a:	eb 96       	adiw	r28, 0x3b	; 59
     b5c:	9f af       	std	Y+63, r25	; 0x3f
     b5e:	8e af       	std	Y+62, r24	; 0x3e
     b60:	eb 97       	sbiw	r28, 0x3b	; 59
     b62:	a0 e6       	ldi	r26, 0x60	; 96
     b64:	b0 e0       	ldi	r27, 0x00	; 0
     b66:	ed 96       	adiw	r28, 0x3d	; 61
     b68:	bf af       	std	Y+63, r27	; 0x3f
     b6a:	ae af       	std	Y+62, r26	; 0x3e
     b6c:	ed 97       	sbiw	r28, 0x3d	; 61
     b6e:	ba e0       	ldi	r27, 0x0A	; 10
     b70:	ee 96       	adiw	r28, 0x3e	; 62
     b72:	bf af       	std	Y+63, r27	; 0x3f
     b74:	ee 97       	sbiw	r28, 0x3e	; 62
     b76:	ed 96       	adiw	r28, 0x3d	; 61
     b78:	ee ad       	ldd	r30, Y+62	; 0x3e
     b7a:	ff ad       	ldd	r31, Y+63	; 0x3f
     b7c:	ed 97       	sbiw	r28, 0x3d	; 61
     b7e:	00 80       	ld	r0, Z
     b80:	ed 96       	adiw	r28, 0x3d	; 61
     b82:	8e ad       	ldd	r24, Y+62	; 0x3e
     b84:	9f ad       	ldd	r25, Y+63	; 0x3f
     b86:	ed 97       	sbiw	r28, 0x3d	; 61
     b88:	01 96       	adiw	r24, 0x01	; 1
     b8a:	ed 96       	adiw	r28, 0x3d	; 61
     b8c:	9f af       	std	Y+63, r25	; 0x3f
     b8e:	8e af       	std	Y+62, r24	; 0x3e
     b90:	ed 97       	sbiw	r28, 0x3d	; 61
     b92:	eb 96       	adiw	r28, 0x3b	; 59
     b94:	ae ad       	ldd	r26, Y+62	; 0x3e
     b96:	bf ad       	ldd	r27, Y+63	; 0x3f
     b98:	eb 97       	sbiw	r28, 0x3b	; 59
     b9a:	0c 92       	st	X, r0
     b9c:	eb 96       	adiw	r28, 0x3b	; 59
     b9e:	ee ad       	ldd	r30, Y+62	; 0x3e
     ba0:	ff ad       	ldd	r31, Y+63	; 0x3f
     ba2:	eb 97       	sbiw	r28, 0x3b	; 59
     ba4:	31 96       	adiw	r30, 0x01	; 1
     ba6:	eb 96       	adiw	r28, 0x3b	; 59
     ba8:	ff af       	std	Y+63, r31	; 0x3f
     baa:	ee af       	std	Y+62, r30	; 0x3e
     bac:	eb 97       	sbiw	r28, 0x3b	; 59
     bae:	ee 96       	adiw	r28, 0x3e	; 62
     bb0:	ff ad       	ldd	r31, Y+63	; 0x3f
     bb2:	ee 97       	sbiw	r28, 0x3e	; 62
     bb4:	f1 50       	subi	r31, 0x01	; 1
     bb6:	ee 96       	adiw	r28, 0x3e	; 62
     bb8:	ff af       	std	Y+63, r31	; 0x3f
     bba:	ee 97       	sbiw	r28, 0x3e	; 62
     bbc:	ee 96       	adiw	r28, 0x3e	; 62
     bbe:	8f ad       	ldd	r24, Y+63	; 0x3f
     bc0:	ee 97       	sbiw	r28, 0x3e	; 62
     bc2:	88 23       	and	r24, r24
     bc4:	c1 f6       	brne	.-80     	; 0xb76 <main+0x40>
     bc6:	8a e0       	ldi	r24, 0x0A	; 10
     bc8:	fe 01       	movw	r30, r28
     bca:	3b 96       	adiw	r30, 0x0b	; 11
     bcc:	df 01       	movw	r26, r30
     bce:	98 2f       	mov	r25, r24
     bd0:	1d 92       	st	X+, r1
     bd2:	9a 95       	dec	r25
     bd4:	e9 f7       	brne	.-6      	; 0xbd0 <main+0x9a>
u8 ar[100]="weeks off pls :D";
     bd6:	de 01       	movw	r26, r28
     bd8:	55 96       	adiw	r26, 0x15	; 21
     bda:	c2 58       	subi	r28, 0x82	; 130
     bdc:	df 4f       	sbci	r29, 0xFF	; 255
     bde:	b9 83       	std	Y+1, r27	; 0x01
     be0:	a8 83       	st	Y, r26
     be2:	ce 57       	subi	r28, 0x7E	; 126
     be4:	d0 40       	sbci	r29, 0x00	; 0
     be6:	e4 e7       	ldi	r30, 0x74	; 116
     be8:	f0 e0       	ldi	r31, 0x00	; 0
     bea:	c0 58       	subi	r28, 0x80	; 128
     bec:	df 4f       	sbci	r29, 0xFF	; 255
     bee:	f9 83       	std	Y+1, r31	; 0x01
     bf0:	e8 83       	st	Y, r30
     bf2:	c0 58       	subi	r28, 0x80	; 128
     bf4:	d0 40       	sbci	r29, 0x00	; 0
     bf6:	f1 e1       	ldi	r31, 0x11	; 17
     bf8:	ce 57       	subi	r28, 0x7E	; 126
     bfa:	df 4f       	sbci	r29, 0xFF	; 255
     bfc:	f8 83       	st	Y, r31
     bfe:	c2 58       	subi	r28, 0x82	; 130
     c00:	d0 40       	sbci	r29, 0x00	; 0
     c02:	c0 58       	subi	r28, 0x80	; 128
     c04:	df 4f       	sbci	r29, 0xFF	; 255
     c06:	a8 81       	ld	r26, Y
     c08:	b9 81       	ldd	r27, Y+1	; 0x01
     c0a:	c0 58       	subi	r28, 0x80	; 128
     c0c:	d0 40       	sbci	r29, 0x00	; 0
     c0e:	0c 90       	ld	r0, X
     c10:	c0 58       	subi	r28, 0x80	; 128
     c12:	df 4f       	sbci	r29, 0xFF	; 255
     c14:	e8 81       	ld	r30, Y
     c16:	f9 81       	ldd	r31, Y+1	; 0x01
     c18:	c0 58       	subi	r28, 0x80	; 128
     c1a:	d0 40       	sbci	r29, 0x00	; 0
     c1c:	31 96       	adiw	r30, 0x01	; 1
     c1e:	c0 58       	subi	r28, 0x80	; 128
     c20:	df 4f       	sbci	r29, 0xFF	; 255
     c22:	f9 83       	std	Y+1, r31	; 0x01
     c24:	e8 83       	st	Y, r30
     c26:	c0 58       	subi	r28, 0x80	; 128
     c28:	d0 40       	sbci	r29, 0x00	; 0
     c2a:	c2 58       	subi	r28, 0x82	; 130
     c2c:	df 4f       	sbci	r29, 0xFF	; 255
     c2e:	a8 81       	ld	r26, Y
     c30:	b9 81       	ldd	r27, Y+1	; 0x01
     c32:	ce 57       	subi	r28, 0x7E	; 126
     c34:	d0 40       	sbci	r29, 0x00	; 0
     c36:	0c 92       	st	X, r0
     c38:	c2 58       	subi	r28, 0x82	; 130
     c3a:	df 4f       	sbci	r29, 0xFF	; 255
     c3c:	e8 81       	ld	r30, Y
     c3e:	f9 81       	ldd	r31, Y+1	; 0x01
     c40:	ce 57       	subi	r28, 0x7E	; 126
     c42:	d0 40       	sbci	r29, 0x00	; 0
     c44:	31 96       	adiw	r30, 0x01	; 1
     c46:	c2 58       	subi	r28, 0x82	; 130
     c48:	df 4f       	sbci	r29, 0xFF	; 255
     c4a:	f9 83       	std	Y+1, r31	; 0x01
     c4c:	e8 83       	st	Y, r30
     c4e:	ce 57       	subi	r28, 0x7E	; 126
     c50:	d0 40       	sbci	r29, 0x00	; 0
     c52:	ce 57       	subi	r28, 0x7E	; 126
     c54:	df 4f       	sbci	r29, 0xFF	; 255
     c56:	f8 81       	ld	r31, Y
     c58:	c2 58       	subi	r28, 0x82	; 130
     c5a:	d0 40       	sbci	r29, 0x00	; 0
     c5c:	f1 50       	subi	r31, 0x01	; 1
     c5e:	ce 57       	subi	r28, 0x7E	; 126
     c60:	df 4f       	sbci	r29, 0xFF	; 255
     c62:	f8 83       	st	Y, r31
     c64:	c2 58       	subi	r28, 0x82	; 130
     c66:	d0 40       	sbci	r29, 0x00	; 0
     c68:	ce 57       	subi	r28, 0x7E	; 126
     c6a:	df 4f       	sbci	r29, 0xFF	; 255
     c6c:	88 81       	ld	r24, Y
     c6e:	c2 58       	subi	r28, 0x82	; 130
     c70:	d0 40       	sbci	r29, 0x00	; 0
     c72:	88 23       	and	r24, r24
     c74:	31 f6       	brne	.-116    	; 0xc02 <main+0xcc>
     c76:	83 e5       	ldi	r24, 0x53	; 83
     c78:	fe 01       	movw	r30, r28
     c7a:	b6 96       	adiw	r30, 0x26	; 38
     c7c:	df 01       	movw	r26, r30
     c7e:	98 2f       	mov	r25, r24
     c80:	1d 92       	st	X+, r1
     c82:	9a 95       	dec	r25
     c84:	e9 f7       	brne	.-6      	; 0xc80 <main+0x14a>
Lcd_SendString(&arr[0]);
     c86:	ce 01       	movw	r24, r28
     c88:	01 96       	adiw	r24, 0x01	; 1
     c8a:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <Lcd_SendString>

Lcd_SendCommand(0x14); ///// shift cursor right by 1
     c8e:	84 e1       	ldi	r24, 0x14	; 20
     c90:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>
				Lcd_SendCommand(0x8C);

				Lcd_SendChar(0x01);

*/
				Lcd_SetXY(1,2);
     c94:	81 e0       	ldi	r24, 0x01	; 1
     c96:	62 e0       	ldi	r22, 0x02	; 2
     c98:	0e 94 f8 0f 	call	0x1ff0	; 0x1ff0 <Lcd_SetXY>

				Lcd_SendString(&ar[0]);
     c9c:	ce 01       	movw	r24, r28
     c9e:	45 96       	adiw	r24, 0x15	; 21
     ca0:	0e 94 dc 0f 	call	0x1fb8	; 0x1fb8 <Lcd_SendString>

						Lcd_SendCommand(0x8B);   // storing the drawn char in DD RAM

						Lcd_SendChar(0x00); // call to display the drawn character
*/
}
     ca4:	ce 57       	subi	r28, 0x7E	; 126
     ca6:	df 4f       	sbci	r29, 0xFF	; 255
     ca8:	0f b6       	in	r0, 0x3f	; 63
     caa:	f8 94       	cli
     cac:	de bf       	out	0x3e, r29	; 62
     cae:	0f be       	out	0x3f, r0	; 63
     cb0:	cd bf       	out	0x3d, r28	; 61
     cb2:	cf 91       	pop	r28
     cb4:	df 91       	pop	r29
     cb6:	08 95       	ret

00000cb8 <Dio_SetPinDirection>:
#include "regiester.h"
#include "Dio.h"


void Dio_SetPinDirection(u8 PH_PortID,u8 PH_PinID,u8 Direction)
{
     cb8:	df 93       	push	r29
     cba:	cf 93       	push	r28
     cbc:	00 d0       	rcall	.+0      	; 0xcbe <Dio_SetPinDirection+0x6>
     cbe:	00 d0       	rcall	.+0      	; 0xcc0 <Dio_SetPinDirection+0x8>
     cc0:	0f 92       	push	r0
     cc2:	cd b7       	in	r28, 0x3d	; 61
     cc4:	de b7       	in	r29, 0x3e	; 62
     cc6:	89 83       	std	Y+1, r24	; 0x01
     cc8:	6a 83       	std	Y+2, r22	; 0x02
     cca:	4b 83       	std	Y+3, r20	; 0x03
	switch(PH_PortID)
     ccc:	89 81       	ldd	r24, Y+1	; 0x01
     cce:	28 2f       	mov	r18, r24
     cd0:	30 e0       	ldi	r19, 0x00	; 0
     cd2:	3d 83       	std	Y+5, r19	; 0x05
     cd4:	2c 83       	std	Y+4, r18	; 0x04
     cd6:	8c 81       	ldd	r24, Y+4	; 0x04
     cd8:	9d 81       	ldd	r25, Y+5	; 0x05
     cda:	82 30       	cpi	r24, 0x02	; 2
     cdc:	91 05       	cpc	r25, r1
     cde:	09 f4       	brne	.+2      	; 0xce2 <Dio_SetPinDirection+0x2a>
     ce0:	48 c0       	rjmp	.+144    	; 0xd72 <Dio_SetPinDirection+0xba>
     ce2:	2c 81       	ldd	r18, Y+4	; 0x04
     ce4:	3d 81       	ldd	r19, Y+5	; 0x05
     ce6:	23 30       	cpi	r18, 0x03	; 3
     ce8:	31 05       	cpc	r19, r1
     cea:	34 f4       	brge	.+12     	; 0xcf8 <Dio_SetPinDirection+0x40>
     cec:	8c 81       	ldd	r24, Y+4	; 0x04
     cee:	9d 81       	ldd	r25, Y+5	; 0x05
     cf0:	81 30       	cpi	r24, 0x01	; 1
     cf2:	91 05       	cpc	r25, r1
     cf4:	71 f0       	breq	.+28     	; 0xd12 <Dio_SetPinDirection+0x5a>
     cf6:	cb c0       	rjmp	.+406    	; 0xe8e <Dio_SetPinDirection+0x1d6>
     cf8:	2c 81       	ldd	r18, Y+4	; 0x04
     cfa:	3d 81       	ldd	r19, Y+5	; 0x05
     cfc:	23 30       	cpi	r18, 0x03	; 3
     cfe:	31 05       	cpc	r19, r1
     d00:	09 f4       	brne	.+2      	; 0xd04 <Dio_SetPinDirection+0x4c>
     d02:	67 c0       	rjmp	.+206    	; 0xdd2 <Dio_SetPinDirection+0x11a>
     d04:	8c 81       	ldd	r24, Y+4	; 0x04
     d06:	9d 81       	ldd	r25, Y+5	; 0x05
     d08:	84 30       	cpi	r24, 0x04	; 4
     d0a:	91 05       	cpc	r25, r1
     d0c:	09 f4       	brne	.+2      	; 0xd10 <Dio_SetPinDirection+0x58>
     d0e:	91 c0       	rjmp	.+290    	; 0xe32 <Dio_SetPinDirection+0x17a>
     d10:	be c0       	rjmp	.+380    	; 0xe8e <Dio_SetPinDirection+0x1d6>
	{
	case PH_PORTA://physical port A
		if(Direction == INPUT_DIRECTION) // input
     d12:	8b 81       	ldd	r24, Y+3	; 0x03
     d14:	88 23       	and	r24, r24
     d16:	a9 f4       	brne	.+42     	; 0xd42 <Dio_SetPinDirection+0x8a>
		{
			clear_bit(reg_DDRA,PH_PinID);
     d18:	aa e3       	ldi	r26, 0x3A	; 58
     d1a:	b0 e0       	ldi	r27, 0x00	; 0
     d1c:	ea e3       	ldi	r30, 0x3A	; 58
     d1e:	f0 e0       	ldi	r31, 0x00	; 0
     d20:	80 81       	ld	r24, Z
     d22:	48 2f       	mov	r20, r24
     d24:	8a 81       	ldd	r24, Y+2	; 0x02
     d26:	28 2f       	mov	r18, r24
     d28:	30 e0       	ldi	r19, 0x00	; 0
     d2a:	81 e0       	ldi	r24, 0x01	; 1
     d2c:	90 e0       	ldi	r25, 0x00	; 0
     d2e:	02 2e       	mov	r0, r18
     d30:	02 c0       	rjmp	.+4      	; 0xd36 <Dio_SetPinDirection+0x7e>
     d32:	88 0f       	add	r24, r24
     d34:	99 1f       	adc	r25, r25
     d36:	0a 94       	dec	r0
     d38:	e2 f7       	brpl	.-8      	; 0xd32 <Dio_SetPinDirection+0x7a>
     d3a:	80 95       	com	r24
     d3c:	84 23       	and	r24, r20
     d3e:	8c 93       	st	X, r24
     d40:	a6 c0       	rjmp	.+332    	; 0xe8e <Dio_SetPinDirection+0x1d6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
     d42:	8b 81       	ldd	r24, Y+3	; 0x03
     d44:	81 30       	cpi	r24, 0x01	; 1
     d46:	09 f0       	breq	.+2      	; 0xd4a <Dio_SetPinDirection+0x92>
     d48:	a2 c0       	rjmp	.+324    	; 0xe8e <Dio_SetPinDirection+0x1d6>
		{
			set_bit(reg_DDRA,PH_PinID);
     d4a:	aa e3       	ldi	r26, 0x3A	; 58
     d4c:	b0 e0       	ldi	r27, 0x00	; 0
     d4e:	ea e3       	ldi	r30, 0x3A	; 58
     d50:	f0 e0       	ldi	r31, 0x00	; 0
     d52:	80 81       	ld	r24, Z
     d54:	48 2f       	mov	r20, r24
     d56:	8a 81       	ldd	r24, Y+2	; 0x02
     d58:	28 2f       	mov	r18, r24
     d5a:	30 e0       	ldi	r19, 0x00	; 0
     d5c:	81 e0       	ldi	r24, 0x01	; 1
     d5e:	90 e0       	ldi	r25, 0x00	; 0
     d60:	02 2e       	mov	r0, r18
     d62:	02 c0       	rjmp	.+4      	; 0xd68 <Dio_SetPinDirection+0xb0>
     d64:	88 0f       	add	r24, r24
     d66:	99 1f       	adc	r25, r25
     d68:	0a 94       	dec	r0
     d6a:	e2 f7       	brpl	.-8      	; 0xd64 <Dio_SetPinDirection+0xac>
     d6c:	84 2b       	or	r24, r20
     d6e:	8c 93       	st	X, r24
     d70:	8e c0       	rjmp	.+284    	; 0xe8e <Dio_SetPinDirection+0x1d6>

		}
		break;
	case PH_PORTB: //physical port b
		if(Direction == INPUT_DIRECTION) // input
     d72:	8b 81       	ldd	r24, Y+3	; 0x03
     d74:	88 23       	and	r24, r24
     d76:	a9 f4       	brne	.+42     	; 0xda2 <Dio_SetPinDirection+0xea>
		{
			clear_bit(reg_DDRB,PH_PinID);
     d78:	a7 e3       	ldi	r26, 0x37	; 55
     d7a:	b0 e0       	ldi	r27, 0x00	; 0
     d7c:	e7 e3       	ldi	r30, 0x37	; 55
     d7e:	f0 e0       	ldi	r31, 0x00	; 0
     d80:	80 81       	ld	r24, Z
     d82:	48 2f       	mov	r20, r24
     d84:	8a 81       	ldd	r24, Y+2	; 0x02
     d86:	28 2f       	mov	r18, r24
     d88:	30 e0       	ldi	r19, 0x00	; 0
     d8a:	81 e0       	ldi	r24, 0x01	; 1
     d8c:	90 e0       	ldi	r25, 0x00	; 0
     d8e:	02 2e       	mov	r0, r18
     d90:	02 c0       	rjmp	.+4      	; 0xd96 <Dio_SetPinDirection+0xde>
     d92:	88 0f       	add	r24, r24
     d94:	99 1f       	adc	r25, r25
     d96:	0a 94       	dec	r0
     d98:	e2 f7       	brpl	.-8      	; 0xd92 <Dio_SetPinDirection+0xda>
     d9a:	80 95       	com	r24
     d9c:	84 23       	and	r24, r20
     d9e:	8c 93       	st	X, r24
     da0:	76 c0       	rjmp	.+236    	; 0xe8e <Dio_SetPinDirection+0x1d6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
     da2:	8b 81       	ldd	r24, Y+3	; 0x03
     da4:	81 30       	cpi	r24, 0x01	; 1
     da6:	09 f0       	breq	.+2      	; 0xdaa <Dio_SetPinDirection+0xf2>
     da8:	72 c0       	rjmp	.+228    	; 0xe8e <Dio_SetPinDirection+0x1d6>
		{
			set_bit(reg_DDRB,PH_PinID);
     daa:	a7 e3       	ldi	r26, 0x37	; 55
     dac:	b0 e0       	ldi	r27, 0x00	; 0
     dae:	e7 e3       	ldi	r30, 0x37	; 55
     db0:	f0 e0       	ldi	r31, 0x00	; 0
     db2:	80 81       	ld	r24, Z
     db4:	48 2f       	mov	r20, r24
     db6:	8a 81       	ldd	r24, Y+2	; 0x02
     db8:	28 2f       	mov	r18, r24
     dba:	30 e0       	ldi	r19, 0x00	; 0
     dbc:	81 e0       	ldi	r24, 0x01	; 1
     dbe:	90 e0       	ldi	r25, 0x00	; 0
     dc0:	02 2e       	mov	r0, r18
     dc2:	02 c0       	rjmp	.+4      	; 0xdc8 <Dio_SetPinDirection+0x110>
     dc4:	88 0f       	add	r24, r24
     dc6:	99 1f       	adc	r25, r25
     dc8:	0a 94       	dec	r0
     dca:	e2 f7       	brpl	.-8      	; 0xdc4 <Dio_SetPinDirection+0x10c>
     dcc:	84 2b       	or	r24, r20
     dce:	8c 93       	st	X, r24
     dd0:	5e c0       	rjmp	.+188    	; 0xe8e <Dio_SetPinDirection+0x1d6>



		break;
	case PH_PORTC://physical port c
		if(Direction == INPUT_DIRECTION) // input
     dd2:	8b 81       	ldd	r24, Y+3	; 0x03
     dd4:	88 23       	and	r24, r24
     dd6:	a9 f4       	brne	.+42     	; 0xe02 <Dio_SetPinDirection+0x14a>
		{
			clear_bit(reg_DDRC,PH_PinID);
     dd8:	a4 e3       	ldi	r26, 0x34	; 52
     dda:	b0 e0       	ldi	r27, 0x00	; 0
     ddc:	e4 e3       	ldi	r30, 0x34	; 52
     dde:	f0 e0       	ldi	r31, 0x00	; 0
     de0:	80 81       	ld	r24, Z
     de2:	48 2f       	mov	r20, r24
     de4:	8a 81       	ldd	r24, Y+2	; 0x02
     de6:	28 2f       	mov	r18, r24
     de8:	30 e0       	ldi	r19, 0x00	; 0
     dea:	81 e0       	ldi	r24, 0x01	; 1
     dec:	90 e0       	ldi	r25, 0x00	; 0
     dee:	02 2e       	mov	r0, r18
     df0:	02 c0       	rjmp	.+4      	; 0xdf6 <Dio_SetPinDirection+0x13e>
     df2:	88 0f       	add	r24, r24
     df4:	99 1f       	adc	r25, r25
     df6:	0a 94       	dec	r0
     df8:	e2 f7       	brpl	.-8      	; 0xdf2 <Dio_SetPinDirection+0x13a>
     dfa:	80 95       	com	r24
     dfc:	84 23       	and	r24, r20
     dfe:	8c 93       	st	X, r24
     e00:	46 c0       	rjmp	.+140    	; 0xe8e <Dio_SetPinDirection+0x1d6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
     e02:	8b 81       	ldd	r24, Y+3	; 0x03
     e04:	81 30       	cpi	r24, 0x01	; 1
     e06:	09 f0       	breq	.+2      	; 0xe0a <Dio_SetPinDirection+0x152>
     e08:	42 c0       	rjmp	.+132    	; 0xe8e <Dio_SetPinDirection+0x1d6>
		{
			set_bit(reg_DDRC,PH_PinID);
     e0a:	a4 e3       	ldi	r26, 0x34	; 52
     e0c:	b0 e0       	ldi	r27, 0x00	; 0
     e0e:	e4 e3       	ldi	r30, 0x34	; 52
     e10:	f0 e0       	ldi	r31, 0x00	; 0
     e12:	80 81       	ld	r24, Z
     e14:	48 2f       	mov	r20, r24
     e16:	8a 81       	ldd	r24, Y+2	; 0x02
     e18:	28 2f       	mov	r18, r24
     e1a:	30 e0       	ldi	r19, 0x00	; 0
     e1c:	81 e0       	ldi	r24, 0x01	; 1
     e1e:	90 e0       	ldi	r25, 0x00	; 0
     e20:	02 2e       	mov	r0, r18
     e22:	02 c0       	rjmp	.+4      	; 0xe28 <Dio_SetPinDirection+0x170>
     e24:	88 0f       	add	r24, r24
     e26:	99 1f       	adc	r25, r25
     e28:	0a 94       	dec	r0
     e2a:	e2 f7       	brpl	.-8      	; 0xe24 <Dio_SetPinDirection+0x16c>
     e2c:	84 2b       	or	r24, r20
     e2e:	8c 93       	st	X, r24
     e30:	2e c0       	rjmp	.+92     	; 0xe8e <Dio_SetPinDirection+0x1d6>
		}


		break;
	case PH_PORTD://physical port d
		if(Direction == INPUT_DIRECTION) // input
     e32:	8b 81       	ldd	r24, Y+3	; 0x03
     e34:	88 23       	and	r24, r24
     e36:	a9 f4       	brne	.+42     	; 0xe62 <Dio_SetPinDirection+0x1aa>
		{
			clear_bit(reg_DDRD,PH_PinID);
     e38:	a1 e3       	ldi	r26, 0x31	; 49
     e3a:	b0 e0       	ldi	r27, 0x00	; 0
     e3c:	e1 e3       	ldi	r30, 0x31	; 49
     e3e:	f0 e0       	ldi	r31, 0x00	; 0
     e40:	80 81       	ld	r24, Z
     e42:	48 2f       	mov	r20, r24
     e44:	8a 81       	ldd	r24, Y+2	; 0x02
     e46:	28 2f       	mov	r18, r24
     e48:	30 e0       	ldi	r19, 0x00	; 0
     e4a:	81 e0       	ldi	r24, 0x01	; 1
     e4c:	90 e0       	ldi	r25, 0x00	; 0
     e4e:	02 2e       	mov	r0, r18
     e50:	02 c0       	rjmp	.+4      	; 0xe56 <Dio_SetPinDirection+0x19e>
     e52:	88 0f       	add	r24, r24
     e54:	99 1f       	adc	r25, r25
     e56:	0a 94       	dec	r0
     e58:	e2 f7       	brpl	.-8      	; 0xe52 <Dio_SetPinDirection+0x19a>
     e5a:	80 95       	com	r24
     e5c:	84 23       	and	r24, r20
     e5e:	8c 93       	st	X, r24
     e60:	16 c0       	rjmp	.+44     	; 0xe8e <Dio_SetPinDirection+0x1d6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
     e62:	8b 81       	ldd	r24, Y+3	; 0x03
     e64:	81 30       	cpi	r24, 0x01	; 1
     e66:	99 f4       	brne	.+38     	; 0xe8e <Dio_SetPinDirection+0x1d6>
		{
			set_bit(reg_DDRD,PH_PinID);
     e68:	a1 e3       	ldi	r26, 0x31	; 49
     e6a:	b0 e0       	ldi	r27, 0x00	; 0
     e6c:	e1 e3       	ldi	r30, 0x31	; 49
     e6e:	f0 e0       	ldi	r31, 0x00	; 0
     e70:	80 81       	ld	r24, Z
     e72:	48 2f       	mov	r20, r24
     e74:	8a 81       	ldd	r24, Y+2	; 0x02
     e76:	28 2f       	mov	r18, r24
     e78:	30 e0       	ldi	r19, 0x00	; 0
     e7a:	81 e0       	ldi	r24, 0x01	; 1
     e7c:	90 e0       	ldi	r25, 0x00	; 0
     e7e:	02 2e       	mov	r0, r18
     e80:	02 c0       	rjmp	.+4      	; 0xe86 <Dio_SetPinDirection+0x1ce>
     e82:	88 0f       	add	r24, r24
     e84:	99 1f       	adc	r25, r25
     e86:	0a 94       	dec	r0
     e88:	e2 f7       	brpl	.-8      	; 0xe82 <Dio_SetPinDirection+0x1ca>
     e8a:	84 2b       	or	r24, r20
     e8c:	8c 93       	st	X, r24
		break;

		/* default:error code to return
		   break;*/
	}
}
     e8e:	0f 90       	pop	r0
     e90:	0f 90       	pop	r0
     e92:	0f 90       	pop	r0
     e94:	0f 90       	pop	r0
     e96:	0f 90       	pop	r0
     e98:	cf 91       	pop	r28
     e9a:	df 91       	pop	r29
     e9c:	08 95       	ret

00000e9e <Dio_WritePin>:

void Dio_WritePin(u8 PH_PortID,u8 PH_PinID,u8 Level)
{
     e9e:	df 93       	push	r29
     ea0:	cf 93       	push	r28
     ea2:	00 d0       	rcall	.+0      	; 0xea4 <Dio_WritePin+0x6>
     ea4:	00 d0       	rcall	.+0      	; 0xea6 <Dio_WritePin+0x8>
     ea6:	0f 92       	push	r0
     ea8:	cd b7       	in	r28, 0x3d	; 61
     eaa:	de b7       	in	r29, 0x3e	; 62
     eac:	89 83       	std	Y+1, r24	; 0x01
     eae:	6a 83       	std	Y+2, r22	; 0x02
     eb0:	4b 83       	std	Y+3, r20	; 0x03

	switch(PH_PortID)
     eb2:	89 81       	ldd	r24, Y+1	; 0x01
     eb4:	28 2f       	mov	r18, r24
     eb6:	30 e0       	ldi	r19, 0x00	; 0
     eb8:	3d 83       	std	Y+5, r19	; 0x05
     eba:	2c 83       	std	Y+4, r18	; 0x04
     ebc:	8c 81       	ldd	r24, Y+4	; 0x04
     ebe:	9d 81       	ldd	r25, Y+5	; 0x05
     ec0:	82 30       	cpi	r24, 0x02	; 2
     ec2:	91 05       	cpc	r25, r1
     ec4:	09 f4       	brne	.+2      	; 0xec8 <Dio_WritePin+0x2a>
     ec6:	48 c0       	rjmp	.+144    	; 0xf58 <Dio_WritePin+0xba>
     ec8:	2c 81       	ldd	r18, Y+4	; 0x04
     eca:	3d 81       	ldd	r19, Y+5	; 0x05
     ecc:	23 30       	cpi	r18, 0x03	; 3
     ece:	31 05       	cpc	r19, r1
     ed0:	34 f4       	brge	.+12     	; 0xede <Dio_WritePin+0x40>
     ed2:	8c 81       	ldd	r24, Y+4	; 0x04
     ed4:	9d 81       	ldd	r25, Y+5	; 0x05
     ed6:	81 30       	cpi	r24, 0x01	; 1
     ed8:	91 05       	cpc	r25, r1
     eda:	71 f0       	breq	.+28     	; 0xef8 <Dio_WritePin+0x5a>
     edc:	cb c0       	rjmp	.+406    	; 0x1074 <Dio_WritePin+0x1d6>
     ede:	2c 81       	ldd	r18, Y+4	; 0x04
     ee0:	3d 81       	ldd	r19, Y+5	; 0x05
     ee2:	23 30       	cpi	r18, 0x03	; 3
     ee4:	31 05       	cpc	r19, r1
     ee6:	09 f4       	brne	.+2      	; 0xeea <Dio_WritePin+0x4c>
     ee8:	67 c0       	rjmp	.+206    	; 0xfb8 <Dio_WritePin+0x11a>
     eea:	8c 81       	ldd	r24, Y+4	; 0x04
     eec:	9d 81       	ldd	r25, Y+5	; 0x05
     eee:	84 30       	cpi	r24, 0x04	; 4
     ef0:	91 05       	cpc	r25, r1
     ef2:	09 f4       	brne	.+2      	; 0xef6 <Dio_WritePin+0x58>
     ef4:	91 c0       	rjmp	.+290    	; 0x1018 <Dio_WritePin+0x17a>
     ef6:	be c0       	rjmp	.+380    	; 0x1074 <Dio_WritePin+0x1d6>
	{
	case PH_PORTA://physical port A
		if(Level == LOW_LEVEL) // input
     ef8:	8b 81       	ldd	r24, Y+3	; 0x03
     efa:	88 23       	and	r24, r24
     efc:	a9 f4       	brne	.+42     	; 0xf28 <Dio_WritePin+0x8a>
		{
			clear_bit(reg_PORTA,PH_PinID);
     efe:	ab e3       	ldi	r26, 0x3B	; 59
     f00:	b0 e0       	ldi	r27, 0x00	; 0
     f02:	eb e3       	ldi	r30, 0x3B	; 59
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	48 2f       	mov	r20, r24
     f0a:	8a 81       	ldd	r24, Y+2	; 0x02
     f0c:	28 2f       	mov	r18, r24
     f0e:	30 e0       	ldi	r19, 0x00	; 0
     f10:	81 e0       	ldi	r24, 0x01	; 1
     f12:	90 e0       	ldi	r25, 0x00	; 0
     f14:	02 2e       	mov	r0, r18
     f16:	02 c0       	rjmp	.+4      	; 0xf1c <Dio_WritePin+0x7e>
     f18:	88 0f       	add	r24, r24
     f1a:	99 1f       	adc	r25, r25
     f1c:	0a 94       	dec	r0
     f1e:	e2 f7       	brpl	.-8      	; 0xf18 <Dio_WritePin+0x7a>
     f20:	80 95       	com	r24
     f22:	84 23       	and	r24, r20
     f24:	8c 93       	st	X, r24
     f26:	a6 c0       	rjmp	.+332    	; 0x1074 <Dio_WritePin+0x1d6>

		}
		else if (Level == HIGH_LEVEL)// output
     f28:	8b 81       	ldd	r24, Y+3	; 0x03
     f2a:	81 30       	cpi	r24, 0x01	; 1
     f2c:	09 f0       	breq	.+2      	; 0xf30 <Dio_WritePin+0x92>
     f2e:	a2 c0       	rjmp	.+324    	; 0x1074 <Dio_WritePin+0x1d6>
		{
			set_bit(reg_PORTA,PH_PinID);
     f30:	ab e3       	ldi	r26, 0x3B	; 59
     f32:	b0 e0       	ldi	r27, 0x00	; 0
     f34:	eb e3       	ldi	r30, 0x3B	; 59
     f36:	f0 e0       	ldi	r31, 0x00	; 0
     f38:	80 81       	ld	r24, Z
     f3a:	48 2f       	mov	r20, r24
     f3c:	8a 81       	ldd	r24, Y+2	; 0x02
     f3e:	28 2f       	mov	r18, r24
     f40:	30 e0       	ldi	r19, 0x00	; 0
     f42:	81 e0       	ldi	r24, 0x01	; 1
     f44:	90 e0       	ldi	r25, 0x00	; 0
     f46:	02 2e       	mov	r0, r18
     f48:	02 c0       	rjmp	.+4      	; 0xf4e <Dio_WritePin+0xb0>
     f4a:	88 0f       	add	r24, r24
     f4c:	99 1f       	adc	r25, r25
     f4e:	0a 94       	dec	r0
     f50:	e2 f7       	brpl	.-8      	; 0xf4a <Dio_WritePin+0xac>
     f52:	84 2b       	or	r24, r20
     f54:	8c 93       	st	X, r24
     f56:	8e c0       	rjmp	.+284    	; 0x1074 <Dio_WritePin+0x1d6>

		}
		break;
	case PH_PORTB: //physical port b
		if(Level == LOW_LEVEL) // input
     f58:	8b 81       	ldd	r24, Y+3	; 0x03
     f5a:	88 23       	and	r24, r24
     f5c:	a9 f4       	brne	.+42     	; 0xf88 <Dio_WritePin+0xea>
		{
			clear_bit(reg_PORTB,PH_PinID);
     f5e:	a8 e3       	ldi	r26, 0x38	; 56
     f60:	b0 e0       	ldi	r27, 0x00	; 0
     f62:	e8 e3       	ldi	r30, 0x38	; 56
     f64:	f0 e0       	ldi	r31, 0x00	; 0
     f66:	80 81       	ld	r24, Z
     f68:	48 2f       	mov	r20, r24
     f6a:	8a 81       	ldd	r24, Y+2	; 0x02
     f6c:	28 2f       	mov	r18, r24
     f6e:	30 e0       	ldi	r19, 0x00	; 0
     f70:	81 e0       	ldi	r24, 0x01	; 1
     f72:	90 e0       	ldi	r25, 0x00	; 0
     f74:	02 2e       	mov	r0, r18
     f76:	02 c0       	rjmp	.+4      	; 0xf7c <Dio_WritePin+0xde>
     f78:	88 0f       	add	r24, r24
     f7a:	99 1f       	adc	r25, r25
     f7c:	0a 94       	dec	r0
     f7e:	e2 f7       	brpl	.-8      	; 0xf78 <Dio_WritePin+0xda>
     f80:	80 95       	com	r24
     f82:	84 23       	and	r24, r20
     f84:	8c 93       	st	X, r24
     f86:	76 c0       	rjmp	.+236    	; 0x1074 <Dio_WritePin+0x1d6>

		}
		else if (Level == HIGH_LEVEL)// output
     f88:	8b 81       	ldd	r24, Y+3	; 0x03
     f8a:	81 30       	cpi	r24, 0x01	; 1
     f8c:	09 f0       	breq	.+2      	; 0xf90 <Dio_WritePin+0xf2>
     f8e:	72 c0       	rjmp	.+228    	; 0x1074 <Dio_WritePin+0x1d6>
		{
			set_bit(reg_PORTB,PH_PinID);
     f90:	a8 e3       	ldi	r26, 0x38	; 56
     f92:	b0 e0       	ldi	r27, 0x00	; 0
     f94:	e8 e3       	ldi	r30, 0x38	; 56
     f96:	f0 e0       	ldi	r31, 0x00	; 0
     f98:	80 81       	ld	r24, Z
     f9a:	48 2f       	mov	r20, r24
     f9c:	8a 81       	ldd	r24, Y+2	; 0x02
     f9e:	28 2f       	mov	r18, r24
     fa0:	30 e0       	ldi	r19, 0x00	; 0
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	02 2e       	mov	r0, r18
     fa8:	02 c0       	rjmp	.+4      	; 0xfae <Dio_WritePin+0x110>
     faa:	88 0f       	add	r24, r24
     fac:	99 1f       	adc	r25, r25
     fae:	0a 94       	dec	r0
     fb0:	e2 f7       	brpl	.-8      	; 0xfaa <Dio_WritePin+0x10c>
     fb2:	84 2b       	or	r24, r20
     fb4:	8c 93       	st	X, r24
     fb6:	5e c0       	rjmp	.+188    	; 0x1074 <Dio_WritePin+0x1d6>



		break;
	case PH_PORTC://physical port c
		if(Level == LOW_LEVEL) // input
     fb8:	8b 81       	ldd	r24, Y+3	; 0x03
     fba:	88 23       	and	r24, r24
     fbc:	a9 f4       	brne	.+42     	; 0xfe8 <Dio_WritePin+0x14a>
		{
			clear_bit(reg_PORTC,PH_PinID);
     fbe:	a5 e3       	ldi	r26, 0x35	; 53
     fc0:	b0 e0       	ldi	r27, 0x00	; 0
     fc2:	e5 e3       	ldi	r30, 0x35	; 53
     fc4:	f0 e0       	ldi	r31, 0x00	; 0
     fc6:	80 81       	ld	r24, Z
     fc8:	48 2f       	mov	r20, r24
     fca:	8a 81       	ldd	r24, Y+2	; 0x02
     fcc:	28 2f       	mov	r18, r24
     fce:	30 e0       	ldi	r19, 0x00	; 0
     fd0:	81 e0       	ldi	r24, 0x01	; 1
     fd2:	90 e0       	ldi	r25, 0x00	; 0
     fd4:	02 2e       	mov	r0, r18
     fd6:	02 c0       	rjmp	.+4      	; 0xfdc <Dio_WritePin+0x13e>
     fd8:	88 0f       	add	r24, r24
     fda:	99 1f       	adc	r25, r25
     fdc:	0a 94       	dec	r0
     fde:	e2 f7       	brpl	.-8      	; 0xfd8 <Dio_WritePin+0x13a>
     fe0:	80 95       	com	r24
     fe2:	84 23       	and	r24, r20
     fe4:	8c 93       	st	X, r24
     fe6:	46 c0       	rjmp	.+140    	; 0x1074 <Dio_WritePin+0x1d6>

		}
		else if (Level == HIGH_LEVEL)// output
     fe8:	8b 81       	ldd	r24, Y+3	; 0x03
     fea:	81 30       	cpi	r24, 0x01	; 1
     fec:	09 f0       	breq	.+2      	; 0xff0 <Dio_WritePin+0x152>
     fee:	42 c0       	rjmp	.+132    	; 0x1074 <Dio_WritePin+0x1d6>
		{
			set_bit(reg_PORTC,PH_PinID);
     ff0:	a5 e3       	ldi	r26, 0x35	; 53
     ff2:	b0 e0       	ldi	r27, 0x00	; 0
     ff4:	e5 e3       	ldi	r30, 0x35	; 53
     ff6:	f0 e0       	ldi	r31, 0x00	; 0
     ff8:	80 81       	ld	r24, Z
     ffa:	48 2f       	mov	r20, r24
     ffc:	8a 81       	ldd	r24, Y+2	; 0x02
     ffe:	28 2f       	mov	r18, r24
    1000:	30 e0       	ldi	r19, 0x00	; 0
    1002:	81 e0       	ldi	r24, 0x01	; 1
    1004:	90 e0       	ldi	r25, 0x00	; 0
    1006:	02 2e       	mov	r0, r18
    1008:	02 c0       	rjmp	.+4      	; 0x100e <Dio_WritePin+0x170>
    100a:	88 0f       	add	r24, r24
    100c:	99 1f       	adc	r25, r25
    100e:	0a 94       	dec	r0
    1010:	e2 f7       	brpl	.-8      	; 0x100a <Dio_WritePin+0x16c>
    1012:	84 2b       	or	r24, r20
    1014:	8c 93       	st	X, r24
    1016:	2e c0       	rjmp	.+92     	; 0x1074 <Dio_WritePin+0x1d6>
		}


		break;
	case PH_PORTD://physical port d
		if(Level == LOW_LEVEL) // input
    1018:	8b 81       	ldd	r24, Y+3	; 0x03
    101a:	88 23       	and	r24, r24
    101c:	a9 f4       	brne	.+42     	; 0x1048 <Dio_WritePin+0x1aa>
		{
			clear_bit(reg_PORTD,PH_PinID);
    101e:	a2 e3       	ldi	r26, 0x32	; 50
    1020:	b0 e0       	ldi	r27, 0x00	; 0
    1022:	e2 e3       	ldi	r30, 0x32	; 50
    1024:	f0 e0       	ldi	r31, 0x00	; 0
    1026:	80 81       	ld	r24, Z
    1028:	48 2f       	mov	r20, r24
    102a:	8a 81       	ldd	r24, Y+2	; 0x02
    102c:	28 2f       	mov	r18, r24
    102e:	30 e0       	ldi	r19, 0x00	; 0
    1030:	81 e0       	ldi	r24, 0x01	; 1
    1032:	90 e0       	ldi	r25, 0x00	; 0
    1034:	02 2e       	mov	r0, r18
    1036:	02 c0       	rjmp	.+4      	; 0x103c <Dio_WritePin+0x19e>
    1038:	88 0f       	add	r24, r24
    103a:	99 1f       	adc	r25, r25
    103c:	0a 94       	dec	r0
    103e:	e2 f7       	brpl	.-8      	; 0x1038 <Dio_WritePin+0x19a>
    1040:	80 95       	com	r24
    1042:	84 23       	and	r24, r20
    1044:	8c 93       	st	X, r24
    1046:	16 c0       	rjmp	.+44     	; 0x1074 <Dio_WritePin+0x1d6>

		}
		else if (Level == HIGH_LEVEL)// output
    1048:	8b 81       	ldd	r24, Y+3	; 0x03
    104a:	81 30       	cpi	r24, 0x01	; 1
    104c:	99 f4       	brne	.+38     	; 0x1074 <Dio_WritePin+0x1d6>
		{
			set_bit(reg_PORTD,PH_PinID);
    104e:	a2 e3       	ldi	r26, 0x32	; 50
    1050:	b0 e0       	ldi	r27, 0x00	; 0
    1052:	e2 e3       	ldi	r30, 0x32	; 50
    1054:	f0 e0       	ldi	r31, 0x00	; 0
    1056:	80 81       	ld	r24, Z
    1058:	48 2f       	mov	r20, r24
    105a:	8a 81       	ldd	r24, Y+2	; 0x02
    105c:	28 2f       	mov	r18, r24
    105e:	30 e0       	ldi	r19, 0x00	; 0
    1060:	81 e0       	ldi	r24, 0x01	; 1
    1062:	90 e0       	ldi	r25, 0x00	; 0
    1064:	02 2e       	mov	r0, r18
    1066:	02 c0       	rjmp	.+4      	; 0x106c <Dio_WritePin+0x1ce>
    1068:	88 0f       	add	r24, r24
    106a:	99 1f       	adc	r25, r25
    106c:	0a 94       	dec	r0
    106e:	e2 f7       	brpl	.-8      	; 0x1068 <Dio_WritePin+0x1ca>
    1070:	84 2b       	or	r24, r20
    1072:	8c 93       	st	X, r24
		   break;*/
	}



}
    1074:	0f 90       	pop	r0
    1076:	0f 90       	pop	r0
    1078:	0f 90       	pop	r0
    107a:	0f 90       	pop	r0
    107c:	0f 90       	pop	r0
    107e:	cf 91       	pop	r28
    1080:	df 91       	pop	r29
    1082:	08 95       	ret

00001084 <Dio_ReadPin>:

u8 Dio_ReadPin(u8 PH_PortID,u8 PH_PinID)
{
    1084:	df 93       	push	r29
    1086:	cf 93       	push	r28
    1088:	00 d0       	rcall	.+0      	; 0x108a <Dio_ReadPin+0x6>
    108a:	00 d0       	rcall	.+0      	; 0x108c <Dio_ReadPin+0x8>
    108c:	0f 92       	push	r0
    108e:	cd b7       	in	r28, 0x3d	; 61
    1090:	de b7       	in	r29, 0x3e	; 62
    1092:	8a 83       	std	Y+2, r24	; 0x02
    1094:	6b 83       	std	Y+3, r22	; 0x03
	u8 PinLevel;
  switch(PH_PortID)
    1096:	8a 81       	ldd	r24, Y+2	; 0x02
    1098:	28 2f       	mov	r18, r24
    109a:	30 e0       	ldi	r19, 0x00	; 0
    109c:	3d 83       	std	Y+5, r19	; 0x05
    109e:	2c 83       	std	Y+4, r18	; 0x04
    10a0:	4c 81       	ldd	r20, Y+4	; 0x04
    10a2:	5d 81       	ldd	r21, Y+5	; 0x05
    10a4:	42 30       	cpi	r20, 0x02	; 2
    10a6:	51 05       	cpc	r21, r1
    10a8:	41 f1       	breq	.+80     	; 0x10fa <Dio_ReadPin+0x76>
    10aa:	8c 81       	ldd	r24, Y+4	; 0x04
    10ac:	9d 81       	ldd	r25, Y+5	; 0x05
    10ae:	83 30       	cpi	r24, 0x03	; 3
    10b0:	91 05       	cpc	r25, r1
    10b2:	34 f4       	brge	.+12     	; 0x10c0 <Dio_ReadPin+0x3c>
    10b4:	2c 81       	ldd	r18, Y+4	; 0x04
    10b6:	3d 81       	ldd	r19, Y+5	; 0x05
    10b8:	21 30       	cpi	r18, 0x01	; 1
    10ba:	31 05       	cpc	r19, r1
    10bc:	61 f0       	breq	.+24     	; 0x10d6 <Dio_ReadPin+0x52>
    10be:	52 c0       	rjmp	.+164    	; 0x1164 <Dio_ReadPin+0xe0>
    10c0:	4c 81       	ldd	r20, Y+4	; 0x04
    10c2:	5d 81       	ldd	r21, Y+5	; 0x05
    10c4:	43 30       	cpi	r20, 0x03	; 3
    10c6:	51 05       	cpc	r21, r1
    10c8:	51 f1       	breq	.+84     	; 0x111e <Dio_ReadPin+0x9a>
    10ca:	8c 81       	ldd	r24, Y+4	; 0x04
    10cc:	9d 81       	ldd	r25, Y+5	; 0x05
    10ce:	84 30       	cpi	r24, 0x04	; 4
    10d0:	91 05       	cpc	r25, r1
    10d2:	b9 f1       	breq	.+110    	; 0x1142 <Dio_ReadPin+0xbe>
    10d4:	47 c0       	rjmp	.+142    	; 0x1164 <Dio_ReadPin+0xe0>
   {
  case PH_PORTA:
	  PinLevel=Get_bit(reg_PINA,PH_PinID);
    10d6:	e9 e3       	ldi	r30, 0x39	; 57
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	80 81       	ld	r24, Z
    10dc:	28 2f       	mov	r18, r24
    10de:	30 e0       	ldi	r19, 0x00	; 0
    10e0:	8b 81       	ldd	r24, Y+3	; 0x03
    10e2:	88 2f       	mov	r24, r24
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	a9 01       	movw	r20, r18
    10e8:	02 c0       	rjmp	.+4      	; 0x10ee <Dio_ReadPin+0x6a>
    10ea:	55 95       	asr	r21
    10ec:	47 95       	ror	r20
    10ee:	8a 95       	dec	r24
    10f0:	e2 f7       	brpl	.-8      	; 0x10ea <Dio_ReadPin+0x66>
    10f2:	ca 01       	movw	r24, r20
    10f4:	81 70       	andi	r24, 0x01	; 1
    10f6:	89 83       	std	Y+1, r24	; 0x01
    10f8:	35 c0       	rjmp	.+106    	; 0x1164 <Dio_ReadPin+0xe0>
	  break;
  case PH_PORTB:
	  PinLevel=Get_bit(reg_PINB,PH_PinID);
    10fa:	e6 e3       	ldi	r30, 0x36	; 54
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	80 81       	ld	r24, Z
    1100:	28 2f       	mov	r18, r24
    1102:	30 e0       	ldi	r19, 0x00	; 0
    1104:	8b 81       	ldd	r24, Y+3	; 0x03
    1106:	88 2f       	mov	r24, r24
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	a9 01       	movw	r20, r18
    110c:	02 c0       	rjmp	.+4      	; 0x1112 <Dio_ReadPin+0x8e>
    110e:	55 95       	asr	r21
    1110:	47 95       	ror	r20
    1112:	8a 95       	dec	r24
    1114:	e2 f7       	brpl	.-8      	; 0x110e <Dio_ReadPin+0x8a>
    1116:	ca 01       	movw	r24, r20
    1118:	81 70       	andi	r24, 0x01	; 1
    111a:	89 83       	std	Y+1, r24	; 0x01
    111c:	23 c0       	rjmp	.+70     	; 0x1164 <Dio_ReadPin+0xe0>
	  break;
  case PH_PORTC:
	  PinLevel=Get_bit(reg_PINC,PH_PinID);
    111e:	e3 e3       	ldi	r30, 0x33	; 51
    1120:	f0 e0       	ldi	r31, 0x00	; 0
    1122:	80 81       	ld	r24, Z
    1124:	28 2f       	mov	r18, r24
    1126:	30 e0       	ldi	r19, 0x00	; 0
    1128:	8b 81       	ldd	r24, Y+3	; 0x03
    112a:	88 2f       	mov	r24, r24
    112c:	90 e0       	ldi	r25, 0x00	; 0
    112e:	a9 01       	movw	r20, r18
    1130:	02 c0       	rjmp	.+4      	; 0x1136 <Dio_ReadPin+0xb2>
    1132:	55 95       	asr	r21
    1134:	47 95       	ror	r20
    1136:	8a 95       	dec	r24
    1138:	e2 f7       	brpl	.-8      	; 0x1132 <Dio_ReadPin+0xae>
    113a:	ca 01       	movw	r24, r20
    113c:	81 70       	andi	r24, 0x01	; 1
    113e:	89 83       	std	Y+1, r24	; 0x01
    1140:	11 c0       	rjmp	.+34     	; 0x1164 <Dio_ReadPin+0xe0>
	  break;
  case PH_PORTD:
	  PinLevel=Get_bit(reg_PIND,PH_PinID);
    1142:	e0 e3       	ldi	r30, 0x30	; 48
    1144:	f0 e0       	ldi	r31, 0x00	; 0
    1146:	80 81       	ld	r24, Z
    1148:	28 2f       	mov	r18, r24
    114a:	30 e0       	ldi	r19, 0x00	; 0
    114c:	8b 81       	ldd	r24, Y+3	; 0x03
    114e:	88 2f       	mov	r24, r24
    1150:	90 e0       	ldi	r25, 0x00	; 0
    1152:	a9 01       	movw	r20, r18
    1154:	02 c0       	rjmp	.+4      	; 0x115a <Dio_ReadPin+0xd6>
    1156:	55 95       	asr	r21
    1158:	47 95       	ror	r20
    115a:	8a 95       	dec	r24
    115c:	e2 f7       	brpl	.-8      	; 0x1156 <Dio_ReadPin+0xd2>
    115e:	ca 01       	movw	r24, r20
    1160:	81 70       	andi	r24, 0x01	; 1
    1162:	89 83       	std	Y+1, r24	; 0x01
	  break;
   }
  return PinLevel;
    1164:	89 81       	ldd	r24, Y+1	; 0x01

}
    1166:	0f 90       	pop	r0
    1168:	0f 90       	pop	r0
    116a:	0f 90       	pop	r0
    116c:	0f 90       	pop	r0
    116e:	0f 90       	pop	r0
    1170:	cf 91       	pop	r28
    1172:	df 91       	pop	r29
    1174:	08 95       	ret

00001176 <Dio_SetPortDirection>:
/*********************************************************/
void Dio_SetPortDirection(u8 PH_PortID,u8 Direction)
{
    1176:	df 93       	push	r29
    1178:	cf 93       	push	r28
    117a:	00 d0       	rcall	.+0      	; 0x117c <Dio_SetPortDirection+0x6>
    117c:	00 d0       	rcall	.+0      	; 0x117e <Dio_SetPortDirection+0x8>
    117e:	cd b7       	in	r28, 0x3d	; 61
    1180:	de b7       	in	r29, 0x3e	; 62
    1182:	89 83       	std	Y+1, r24	; 0x01
    1184:	6a 83       	std	Y+2, r22	; 0x02
  switch (PH_PortID)
    1186:	89 81       	ldd	r24, Y+1	; 0x01
    1188:	28 2f       	mov	r18, r24
    118a:	30 e0       	ldi	r19, 0x00	; 0
    118c:	3c 83       	std	Y+4, r19	; 0x04
    118e:	2b 83       	std	Y+3, r18	; 0x03
    1190:	8b 81       	ldd	r24, Y+3	; 0x03
    1192:	9c 81       	ldd	r25, Y+4	; 0x04
    1194:	82 30       	cpi	r24, 0x02	; 2
    1196:	91 05       	cpc	r25, r1
    1198:	29 f1       	breq	.+74     	; 0x11e4 <Dio_SetPortDirection+0x6e>
    119a:	2b 81       	ldd	r18, Y+3	; 0x03
    119c:	3c 81       	ldd	r19, Y+4	; 0x04
    119e:	23 30       	cpi	r18, 0x03	; 3
    11a0:	31 05       	cpc	r19, r1
    11a2:	34 f4       	brge	.+12     	; 0x11b0 <Dio_SetPortDirection+0x3a>
    11a4:	8b 81       	ldd	r24, Y+3	; 0x03
    11a6:	9c 81       	ldd	r25, Y+4	; 0x04
    11a8:	81 30       	cpi	r24, 0x01	; 1
    11aa:	91 05       	cpc	r25, r1
    11ac:	61 f0       	breq	.+24     	; 0x11c6 <Dio_SetPortDirection+0x50>
    11ae:	46 c0       	rjmp	.+140    	; 0x123c <Dio_SetPortDirection+0xc6>
    11b0:	2b 81       	ldd	r18, Y+3	; 0x03
    11b2:	3c 81       	ldd	r19, Y+4	; 0x04
    11b4:	23 30       	cpi	r18, 0x03	; 3
    11b6:	31 05       	cpc	r19, r1
    11b8:	21 f1       	breq	.+72     	; 0x1202 <Dio_SetPortDirection+0x8c>
    11ba:	8b 81       	ldd	r24, Y+3	; 0x03
    11bc:	9c 81       	ldd	r25, Y+4	; 0x04
    11be:	84 30       	cpi	r24, 0x04	; 4
    11c0:	91 05       	cpc	r25, r1
    11c2:	71 f1       	breq	.+92     	; 0x1220 <Dio_SetPortDirection+0xaa>
    11c4:	3b c0       	rjmp	.+118    	; 0x123c <Dio_SetPortDirection+0xc6>
  {
  case PH_PORTA:

		if(Direction == INPUT_DIRECTION) // input
    11c6:	8a 81       	ldd	r24, Y+2	; 0x02
    11c8:	88 23       	and	r24, r24
    11ca:	21 f4       	brne	.+8      	; 0x11d4 <Dio_SetPortDirection+0x5e>
		{
			write_byte(reg_DDRA,0);
    11cc:	ea e3       	ldi	r30, 0x3A	; 58
    11ce:	f0 e0       	ldi	r31, 0x00	; 0
    11d0:	10 82       	st	Z, r1
    11d2:	34 c0       	rjmp	.+104    	; 0x123c <Dio_SetPortDirection+0xc6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
    11d4:	8a 81       	ldd	r24, Y+2	; 0x02
    11d6:	81 30       	cpi	r24, 0x01	; 1
    11d8:	89 f5       	brne	.+98     	; 0x123c <Dio_SetPortDirection+0xc6>
		{
			write_byte(reg_DDRA,255);
    11da:	ea e3       	ldi	r30, 0x3A	; 58
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	8f ef       	ldi	r24, 0xFF	; 255
    11e0:	80 83       	st	Z, r24
    11e2:	2c c0       	rjmp	.+88     	; 0x123c <Dio_SetPortDirection+0xc6>
		}


	  break;
  case PH_PORTB:
		if(Direction == INPUT_DIRECTION) // input
    11e4:	8a 81       	ldd	r24, Y+2	; 0x02
    11e6:	88 23       	and	r24, r24
    11e8:	21 f4       	brne	.+8      	; 0x11f2 <Dio_SetPortDirection+0x7c>
		{
			write_byte(reg_DDRB,0);
    11ea:	e7 e3       	ldi	r30, 0x37	; 55
    11ec:	f0 e0       	ldi	r31, 0x00	; 0
    11ee:	10 82       	st	Z, r1
    11f0:	25 c0       	rjmp	.+74     	; 0x123c <Dio_SetPortDirection+0xc6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
    11f2:	8a 81       	ldd	r24, Y+2	; 0x02
    11f4:	81 30       	cpi	r24, 0x01	; 1
    11f6:	11 f5       	brne	.+68     	; 0x123c <Dio_SetPortDirection+0xc6>
		{
			write_byte(reg_DDRB,255);
    11f8:	e7 e3       	ldi	r30, 0x37	; 55
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	8f ef       	ldi	r24, 0xFF	; 255
    11fe:	80 83       	st	Z, r24
    1200:	1d c0       	rjmp	.+58     	; 0x123c <Dio_SetPortDirection+0xc6>
		}


	  break;
  case PH_PORTC:
		if(Direction == INPUT_DIRECTION) // input
    1202:	8a 81       	ldd	r24, Y+2	; 0x02
    1204:	88 23       	and	r24, r24
    1206:	21 f4       	brne	.+8      	; 0x1210 <Dio_SetPortDirection+0x9a>
		{
			write_byte(reg_DDRC,0);
    1208:	e4 e3       	ldi	r30, 0x34	; 52
    120a:	f0 e0       	ldi	r31, 0x00	; 0
    120c:	10 82       	st	Z, r1
    120e:	16 c0       	rjmp	.+44     	; 0x123c <Dio_SetPortDirection+0xc6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
    1210:	8a 81       	ldd	r24, Y+2	; 0x02
    1212:	81 30       	cpi	r24, 0x01	; 1
    1214:	99 f4       	brne	.+38     	; 0x123c <Dio_SetPortDirection+0xc6>
		{
			write_byte(reg_DDRC,255);
    1216:	e4 e3       	ldi	r30, 0x34	; 52
    1218:	f0 e0       	ldi	r31, 0x00	; 0
    121a:	8f ef       	ldi	r24, 0xFF	; 255
    121c:	80 83       	st	Z, r24
    121e:	0e c0       	rjmp	.+28     	; 0x123c <Dio_SetPortDirection+0xc6>
		}


	  break;
  case PH_PORTD:
		if(Direction == INPUT_DIRECTION) // input
    1220:	8a 81       	ldd	r24, Y+2	; 0x02
    1222:	88 23       	and	r24, r24
    1224:	21 f4       	brne	.+8      	; 0x122e <Dio_SetPortDirection+0xb8>
		{
			write_byte(reg_DDRD,0);
    1226:	e1 e3       	ldi	r30, 0x31	; 49
    1228:	f0 e0       	ldi	r31, 0x00	; 0
    122a:	10 82       	st	Z, r1
    122c:	07 c0       	rjmp	.+14     	; 0x123c <Dio_SetPortDirection+0xc6>

		}
		else if (Direction == OUTPUT_DIRECTION)// output
    122e:	8a 81       	ldd	r24, Y+2	; 0x02
    1230:	81 30       	cpi	r24, 0x01	; 1
    1232:	21 f4       	brne	.+8      	; 0x123c <Dio_SetPortDirection+0xc6>
		{
			write_byte(reg_DDRD,255);
    1234:	e1 e3       	ldi	r30, 0x31	; 49
    1236:	f0 e0       	ldi	r31, 0x00	; 0
    1238:	8f ef       	ldi	r24, 0xFF	; 255
    123a:	80 83       	st	Z, r24

	  break;

  }

}
    123c:	0f 90       	pop	r0
    123e:	0f 90       	pop	r0
    1240:	0f 90       	pop	r0
    1242:	0f 90       	pop	r0
    1244:	cf 91       	pop	r28
    1246:	df 91       	pop	r29
    1248:	08 95       	ret

0000124a <Dio_WritePort>:

void Dio_WritePort(u8 PH_PortID,u8 data)
 {
    124a:	df 93       	push	r29
    124c:	cf 93       	push	r28
    124e:	00 d0       	rcall	.+0      	; 0x1250 <Dio_WritePort+0x6>
    1250:	00 d0       	rcall	.+0      	; 0x1252 <Dio_WritePort+0x8>
    1252:	cd b7       	in	r28, 0x3d	; 61
    1254:	de b7       	in	r29, 0x3e	; 62
    1256:	89 83       	std	Y+1, r24	; 0x01
    1258:	6a 83       	std	Y+2, r22	; 0x02
	switch (PH_PortID)
    125a:	89 81       	ldd	r24, Y+1	; 0x01
    125c:	28 2f       	mov	r18, r24
    125e:	30 e0       	ldi	r19, 0x00	; 0
    1260:	3c 83       	std	Y+4, r19	; 0x04
    1262:	2b 83       	std	Y+3, r18	; 0x03
    1264:	8b 81       	ldd	r24, Y+3	; 0x03
    1266:	9c 81       	ldd	r25, Y+4	; 0x04
    1268:	82 30       	cpi	r24, 0x02	; 2
    126a:	91 05       	cpc	r25, r1
    126c:	d9 f0       	breq	.+54     	; 0x12a4 <Dio_WritePort+0x5a>
    126e:	2b 81       	ldd	r18, Y+3	; 0x03
    1270:	3c 81       	ldd	r19, Y+4	; 0x04
    1272:	23 30       	cpi	r18, 0x03	; 3
    1274:	31 05       	cpc	r19, r1
    1276:	34 f4       	brge	.+12     	; 0x1284 <Dio_WritePort+0x3a>
    1278:	8b 81       	ldd	r24, Y+3	; 0x03
    127a:	9c 81       	ldd	r25, Y+4	; 0x04
    127c:	81 30       	cpi	r24, 0x01	; 1
    127e:	91 05       	cpc	r25, r1
    1280:	61 f0       	breq	.+24     	; 0x129a <Dio_WritePort+0x50>
    1282:	1e c0       	rjmp	.+60     	; 0x12c0 <Dio_WritePort+0x76>
    1284:	2b 81       	ldd	r18, Y+3	; 0x03
    1286:	3c 81       	ldd	r19, Y+4	; 0x04
    1288:	23 30       	cpi	r18, 0x03	; 3
    128a:	31 05       	cpc	r19, r1
    128c:	81 f0       	breq	.+32     	; 0x12ae <Dio_WritePort+0x64>
    128e:	8b 81       	ldd	r24, Y+3	; 0x03
    1290:	9c 81       	ldd	r25, Y+4	; 0x04
    1292:	84 30       	cpi	r24, 0x04	; 4
    1294:	91 05       	cpc	r25, r1
    1296:	81 f0       	breq	.+32     	; 0x12b8 <Dio_WritePort+0x6e>
    1298:	13 c0       	rjmp	.+38     	; 0x12c0 <Dio_WritePort+0x76>
	  {
	  case PH_PORTA:


			    write_byte(reg_PORTA,data);
    129a:	eb e3       	ldi	r30, 0x3B	; 59
    129c:	f0 e0       	ldi	r31, 0x00	; 0
    129e:	8a 81       	ldd	r24, Y+2	; 0x02
    12a0:	80 83       	st	Z, r24
    12a2:	0e c0       	rjmp	.+28     	; 0x12c0 <Dio_WritePort+0x76>

		  break;
	  case PH_PORTB:


		    write_byte(reg_PORTB,data);
    12a4:	e8 e3       	ldi	r30, 0x38	; 56
    12a6:	f0 e0       	ldi	r31, 0x00	; 0
    12a8:	8a 81       	ldd	r24, Y+2	; 0x02
    12aa:	80 83       	st	Z, r24
    12ac:	09 c0       	rjmp	.+18     	; 0x12c0 <Dio_WritePort+0x76>

		  break;
	  case PH_PORTC:


		    write_byte(reg_PORTC,data);
    12ae:	e5 e3       	ldi	r30, 0x35	; 53
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	8a 81       	ldd	r24, Y+2	; 0x02
    12b4:	80 83       	st	Z, r24
    12b6:	04 c0       	rjmp	.+8      	; 0x12c0 <Dio_WritePort+0x76>

		  break;
	  case PH_PORTD:


		    write_byte(reg_PORTD,data);
    12b8:	e2 e3       	ldi	r30, 0x32	; 50
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	8a 81       	ldd	r24, Y+2	; 0x02
    12be:	80 83       	st	Z, r24


		  break;
	  }
 }
    12c0:	0f 90       	pop	r0
    12c2:	0f 90       	pop	r0
    12c4:	0f 90       	pop	r0
    12c6:	0f 90       	pop	r0
    12c8:	cf 91       	pop	r28
    12ca:	df 91       	pop	r29
    12cc:	08 95       	ret

000012ce <Dio_ReadPort>:

u8 Dio_ReadPort(u8 PH_PortID)
 {
    12ce:	df 93       	push	r29
    12d0:	cf 93       	push	r28
    12d2:	00 d0       	rcall	.+0      	; 0x12d4 <Dio_ReadPort+0x6>
    12d4:	00 d0       	rcall	.+0      	; 0x12d6 <Dio_ReadPort+0x8>
    12d6:	cd b7       	in	r28, 0x3d	; 61
    12d8:	de b7       	in	r29, 0x3e	; 62
    12da:	8a 83       	std	Y+2, r24	; 0x02
	 u8 PortLevel;
	   switch(PH_PortID)
    12dc:	8a 81       	ldd	r24, Y+2	; 0x02
    12de:	28 2f       	mov	r18, r24
    12e0:	30 e0       	ldi	r19, 0x00	; 0
    12e2:	3c 83       	std	Y+4, r19	; 0x04
    12e4:	2b 83       	std	Y+3, r18	; 0x03
    12e6:	8b 81       	ldd	r24, Y+3	; 0x03
    12e8:	9c 81       	ldd	r25, Y+4	; 0x04
    12ea:	82 30       	cpi	r24, 0x02	; 2
    12ec:	91 05       	cpc	r25, r1
    12ee:	d9 f0       	breq	.+54     	; 0x1326 <Dio_ReadPort+0x58>
    12f0:	2b 81       	ldd	r18, Y+3	; 0x03
    12f2:	3c 81       	ldd	r19, Y+4	; 0x04
    12f4:	23 30       	cpi	r18, 0x03	; 3
    12f6:	31 05       	cpc	r19, r1
    12f8:	34 f4       	brge	.+12     	; 0x1306 <Dio_ReadPort+0x38>
    12fa:	8b 81       	ldd	r24, Y+3	; 0x03
    12fc:	9c 81       	ldd	r25, Y+4	; 0x04
    12fe:	81 30       	cpi	r24, 0x01	; 1
    1300:	91 05       	cpc	r25, r1
    1302:	61 f0       	breq	.+24     	; 0x131c <Dio_ReadPort+0x4e>
    1304:	1e c0       	rjmp	.+60     	; 0x1342 <Dio_ReadPort+0x74>
    1306:	2b 81       	ldd	r18, Y+3	; 0x03
    1308:	3c 81       	ldd	r19, Y+4	; 0x04
    130a:	23 30       	cpi	r18, 0x03	; 3
    130c:	31 05       	cpc	r19, r1
    130e:	81 f0       	breq	.+32     	; 0x1330 <Dio_ReadPort+0x62>
    1310:	8b 81       	ldd	r24, Y+3	; 0x03
    1312:	9c 81       	ldd	r25, Y+4	; 0x04
    1314:	84 30       	cpi	r24, 0x04	; 4
    1316:	91 05       	cpc	r25, r1
    1318:	81 f0       	breq	.+32     	; 0x133a <Dio_ReadPort+0x6c>
    131a:	13 c0       	rjmp	.+38     	; 0x1342 <Dio_ReadPort+0x74>
	    {
	   case PH_PORTA:
	 	  PortLevel=read_byte(reg_PINA);
    131c:	e9 e3       	ldi	r30, 0x39	; 57
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	89 83       	std	Y+1, r24	; 0x01
    1324:	0e c0       	rjmp	.+28     	; 0x1342 <Dio_ReadPort+0x74>
	 	  break;
	   case PH_PORTB:
		   PortLevel=read_byte(reg_PINB);
    1326:	e6 e3       	ldi	r30, 0x36	; 54
    1328:	f0 e0       	ldi	r31, 0x00	; 0
    132a:	80 81       	ld	r24, Z
    132c:	89 83       	std	Y+1, r24	; 0x01
    132e:	09 c0       	rjmp	.+18     	; 0x1342 <Dio_ReadPort+0x74>
	 	  break;
	   case PH_PORTC:
		   PortLevel=read_byte(reg_PINC);
    1330:	e3 e3       	ldi	r30, 0x33	; 51
    1332:	f0 e0       	ldi	r31, 0x00	; 0
    1334:	80 81       	ld	r24, Z
    1336:	89 83       	std	Y+1, r24	; 0x01
    1338:	04 c0       	rjmp	.+8      	; 0x1342 <Dio_ReadPort+0x74>
	 	  break;
	   case PH_PORTD:
		   PortLevel=read_byte(reg_PIND);
    133a:	e0 e3       	ldi	r30, 0x30	; 48
    133c:	f0 e0       	ldi	r31, 0x00	; 0
    133e:	80 81       	ld	r24, Z
    1340:	89 83       	std	Y+1, r24	; 0x01
	 	  break;
	    }
	   return PortLevel;
    1342:	89 81       	ldd	r24, Y+1	; 0x01

 }
    1344:	0f 90       	pop	r0
    1346:	0f 90       	pop	r0
    1348:	0f 90       	pop	r0
    134a:	0f 90       	pop	r0
    134c:	cf 91       	pop	r28
    134e:	df 91       	pop	r29
    1350:	08 95       	ret

00001352 <Dio_ActivatePinPullupResistor>:

void Dio_ActivatePinPullupResistor(u8 PH_PortID,u8 PH_PinID)
{
    1352:	df 93       	push	r29
    1354:	cf 93       	push	r28
    1356:	00 d0       	rcall	.+0      	; 0x1358 <Dio_ActivatePinPullupResistor+0x6>
    1358:	00 d0       	rcall	.+0      	; 0x135a <Dio_ActivatePinPullupResistor+0x8>
    135a:	cd b7       	in	r28, 0x3d	; 61
    135c:	de b7       	in	r29, 0x3e	; 62
    135e:	89 83       	std	Y+1, r24	; 0x01
    1360:	6a 83       	std	Y+2, r22	; 0x02
	  switch(PH_PortID)
    1362:	89 81       	ldd	r24, Y+1	; 0x01
    1364:	28 2f       	mov	r18, r24
    1366:	30 e0       	ldi	r19, 0x00	; 0
    1368:	3c 83       	std	Y+4, r19	; 0x04
    136a:	2b 83       	std	Y+3, r18	; 0x03
    136c:	8b 81       	ldd	r24, Y+3	; 0x03
    136e:	9c 81       	ldd	r25, Y+4	; 0x04
    1370:	82 30       	cpi	r24, 0x02	; 2
    1372:	91 05       	cpc	r25, r1
    1374:	09 f4       	brne	.+2      	; 0x1378 <Dio_ActivatePinPullupResistor+0x26>
    1376:	46 c0       	rjmp	.+140    	; 0x1404 <Dio_ActivatePinPullupResistor+0xb2>
    1378:	2b 81       	ldd	r18, Y+3	; 0x03
    137a:	3c 81       	ldd	r19, Y+4	; 0x04
    137c:	23 30       	cpi	r18, 0x03	; 3
    137e:	31 05       	cpc	r19, r1
    1380:	34 f4       	brge	.+12     	; 0x138e <Dio_ActivatePinPullupResistor+0x3c>
    1382:	8b 81       	ldd	r24, Y+3	; 0x03
    1384:	9c 81       	ldd	r25, Y+4	; 0x04
    1386:	81 30       	cpi	r24, 0x01	; 1
    1388:	91 05       	cpc	r25, r1
    138a:	71 f0       	breq	.+28     	; 0x13a8 <Dio_ActivatePinPullupResistor+0x56>
    138c:	c4 c0       	rjmp	.+392    	; 0x1516 <Dio_ActivatePinPullupResistor+0x1c4>
    138e:	2b 81       	ldd	r18, Y+3	; 0x03
    1390:	3c 81       	ldd	r19, Y+4	; 0x04
    1392:	23 30       	cpi	r18, 0x03	; 3
    1394:	31 05       	cpc	r19, r1
    1396:	09 f4       	brne	.+2      	; 0x139a <Dio_ActivatePinPullupResistor+0x48>
    1398:	63 c0       	rjmp	.+198    	; 0x1460 <Dio_ActivatePinPullupResistor+0x10e>
    139a:	8b 81       	ldd	r24, Y+3	; 0x03
    139c:	9c 81       	ldd	r25, Y+4	; 0x04
    139e:	84 30       	cpi	r24, 0x04	; 4
    13a0:	91 05       	cpc	r25, r1
    13a2:	09 f4       	brne	.+2      	; 0x13a6 <Dio_ActivatePinPullupResistor+0x54>
    13a4:	8b c0       	rjmp	.+278    	; 0x14bc <Dio_ActivatePinPullupResistor+0x16a>
    13a6:	b7 c0       	rjmp	.+366    	; 0x1516 <Dio_ActivatePinPullupResistor+0x1c4>
		    {
		   case PH_PORTA:
                 clear_bit(reg_DDRA,PH_PinID);
    13a8:	aa e3       	ldi	r26, 0x3A	; 58
    13aa:	b0 e0       	ldi	r27, 0x00	; 0
    13ac:	ea e3       	ldi	r30, 0x3A	; 58
    13ae:	f0 e0       	ldi	r31, 0x00	; 0
    13b0:	80 81       	ld	r24, Z
    13b2:	48 2f       	mov	r20, r24
    13b4:	8a 81       	ldd	r24, Y+2	; 0x02
    13b6:	28 2f       	mov	r18, r24
    13b8:	30 e0       	ldi	r19, 0x00	; 0
    13ba:	81 e0       	ldi	r24, 0x01	; 1
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	02 c0       	rjmp	.+4      	; 0x13c4 <Dio_ActivatePinPullupResistor+0x72>
    13c0:	88 0f       	add	r24, r24
    13c2:	99 1f       	adc	r25, r25
    13c4:	2a 95       	dec	r18
    13c6:	e2 f7       	brpl	.-8      	; 0x13c0 <Dio_ActivatePinPullupResistor+0x6e>
    13c8:	80 95       	com	r24
    13ca:	84 23       	and	r24, r20
    13cc:	8c 93       	st	X, r24
                 clear_bit(reg_SFIOR,2);
    13ce:	a0 e5       	ldi	r26, 0x50	; 80
    13d0:	b0 e0       	ldi	r27, 0x00	; 0
    13d2:	e0 e5       	ldi	r30, 0x50	; 80
    13d4:	f0 e0       	ldi	r31, 0x00	; 0
    13d6:	80 81       	ld	r24, Z
    13d8:	8b 7f       	andi	r24, 0xFB	; 251
    13da:	8c 93       	st	X, r24
                 set_bit(reg_PORTA,PH_PinID);
    13dc:	ab e3       	ldi	r26, 0x3B	; 59
    13de:	b0 e0       	ldi	r27, 0x00	; 0
    13e0:	eb e3       	ldi	r30, 0x3B	; 59
    13e2:	f0 e0       	ldi	r31, 0x00	; 0
    13e4:	80 81       	ld	r24, Z
    13e6:	48 2f       	mov	r20, r24
    13e8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ea:	28 2f       	mov	r18, r24
    13ec:	30 e0       	ldi	r19, 0x00	; 0
    13ee:	81 e0       	ldi	r24, 0x01	; 1
    13f0:	90 e0       	ldi	r25, 0x00	; 0
    13f2:	02 2e       	mov	r0, r18
    13f4:	02 c0       	rjmp	.+4      	; 0x13fa <Dio_ActivatePinPullupResistor+0xa8>
    13f6:	88 0f       	add	r24, r24
    13f8:	99 1f       	adc	r25, r25
    13fa:	0a 94       	dec	r0
    13fc:	e2 f7       	brpl	.-8      	; 0x13f6 <Dio_ActivatePinPullupResistor+0xa4>
    13fe:	84 2b       	or	r24, r20
    1400:	8c 93       	st	X, r24
    1402:	89 c0       	rjmp	.+274    	; 0x1516 <Dio_ActivatePinPullupResistor+0x1c4>

		 	  break;
		   case PH_PORTB:
               clear_bit(reg_DDRB,PH_PinID);
    1404:	a7 e3       	ldi	r26, 0x37	; 55
    1406:	b0 e0       	ldi	r27, 0x00	; 0
    1408:	e7 e3       	ldi	r30, 0x37	; 55
    140a:	f0 e0       	ldi	r31, 0x00	; 0
    140c:	80 81       	ld	r24, Z
    140e:	48 2f       	mov	r20, r24
    1410:	8a 81       	ldd	r24, Y+2	; 0x02
    1412:	28 2f       	mov	r18, r24
    1414:	30 e0       	ldi	r19, 0x00	; 0
    1416:	81 e0       	ldi	r24, 0x01	; 1
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	02 c0       	rjmp	.+4      	; 0x1420 <Dio_ActivatePinPullupResistor+0xce>
    141c:	88 0f       	add	r24, r24
    141e:	99 1f       	adc	r25, r25
    1420:	2a 95       	dec	r18
    1422:	e2 f7       	brpl	.-8      	; 0x141c <Dio_ActivatePinPullupResistor+0xca>
    1424:	80 95       	com	r24
    1426:	84 23       	and	r24, r20
    1428:	8c 93       	st	X, r24
               clear_bit(reg_SFIOR,2);
    142a:	a0 e5       	ldi	r26, 0x50	; 80
    142c:	b0 e0       	ldi	r27, 0x00	; 0
    142e:	e0 e5       	ldi	r30, 0x50	; 80
    1430:	f0 e0       	ldi	r31, 0x00	; 0
    1432:	80 81       	ld	r24, Z
    1434:	8b 7f       	andi	r24, 0xFB	; 251
    1436:	8c 93       	st	X, r24
               set_bit(reg_PORTB,PH_PinID);
    1438:	a8 e3       	ldi	r26, 0x38	; 56
    143a:	b0 e0       	ldi	r27, 0x00	; 0
    143c:	e8 e3       	ldi	r30, 0x38	; 56
    143e:	f0 e0       	ldi	r31, 0x00	; 0
    1440:	80 81       	ld	r24, Z
    1442:	48 2f       	mov	r20, r24
    1444:	8a 81       	ldd	r24, Y+2	; 0x02
    1446:	28 2f       	mov	r18, r24
    1448:	30 e0       	ldi	r19, 0x00	; 0
    144a:	81 e0       	ldi	r24, 0x01	; 1
    144c:	90 e0       	ldi	r25, 0x00	; 0
    144e:	02 2e       	mov	r0, r18
    1450:	02 c0       	rjmp	.+4      	; 0x1456 <Dio_ActivatePinPullupResistor+0x104>
    1452:	88 0f       	add	r24, r24
    1454:	99 1f       	adc	r25, r25
    1456:	0a 94       	dec	r0
    1458:	e2 f7       	brpl	.-8      	; 0x1452 <Dio_ActivatePinPullupResistor+0x100>
    145a:	84 2b       	or	r24, r20
    145c:	8c 93       	st	X, r24
    145e:	5b c0       	rjmp	.+182    	; 0x1516 <Dio_ActivatePinPullupResistor+0x1c4>

			   break;
		   case PH_PORTC:
               clear_bit(reg_DDRC,PH_PinID);
    1460:	a4 e3       	ldi	r26, 0x34	; 52
    1462:	b0 e0       	ldi	r27, 0x00	; 0
    1464:	e4 e3       	ldi	r30, 0x34	; 52
    1466:	f0 e0       	ldi	r31, 0x00	; 0
    1468:	80 81       	ld	r24, Z
    146a:	48 2f       	mov	r20, r24
    146c:	8a 81       	ldd	r24, Y+2	; 0x02
    146e:	28 2f       	mov	r18, r24
    1470:	30 e0       	ldi	r19, 0x00	; 0
    1472:	81 e0       	ldi	r24, 0x01	; 1
    1474:	90 e0       	ldi	r25, 0x00	; 0
    1476:	02 c0       	rjmp	.+4      	; 0x147c <Dio_ActivatePinPullupResistor+0x12a>
    1478:	88 0f       	add	r24, r24
    147a:	99 1f       	adc	r25, r25
    147c:	2a 95       	dec	r18
    147e:	e2 f7       	brpl	.-8      	; 0x1478 <Dio_ActivatePinPullupResistor+0x126>
    1480:	80 95       	com	r24
    1482:	84 23       	and	r24, r20
    1484:	8c 93       	st	X, r24
               clear_bit(reg_SFIOR,2);
    1486:	a0 e5       	ldi	r26, 0x50	; 80
    1488:	b0 e0       	ldi	r27, 0x00	; 0
    148a:	e0 e5       	ldi	r30, 0x50	; 80
    148c:	f0 e0       	ldi	r31, 0x00	; 0
    148e:	80 81       	ld	r24, Z
    1490:	8b 7f       	andi	r24, 0xFB	; 251
    1492:	8c 93       	st	X, r24
               set_bit(reg_PORTC,PH_PinID);
    1494:	a5 e3       	ldi	r26, 0x35	; 53
    1496:	b0 e0       	ldi	r27, 0x00	; 0
    1498:	e5 e3       	ldi	r30, 0x35	; 53
    149a:	f0 e0       	ldi	r31, 0x00	; 0
    149c:	80 81       	ld	r24, Z
    149e:	48 2f       	mov	r20, r24
    14a0:	8a 81       	ldd	r24, Y+2	; 0x02
    14a2:	28 2f       	mov	r18, r24
    14a4:	30 e0       	ldi	r19, 0x00	; 0
    14a6:	81 e0       	ldi	r24, 0x01	; 1
    14a8:	90 e0       	ldi	r25, 0x00	; 0
    14aa:	02 2e       	mov	r0, r18
    14ac:	02 c0       	rjmp	.+4      	; 0x14b2 <Dio_ActivatePinPullupResistor+0x160>
    14ae:	88 0f       	add	r24, r24
    14b0:	99 1f       	adc	r25, r25
    14b2:	0a 94       	dec	r0
    14b4:	e2 f7       	brpl	.-8      	; 0x14ae <Dio_ActivatePinPullupResistor+0x15c>
    14b6:	84 2b       	or	r24, r20
    14b8:	8c 93       	st	X, r24
    14ba:	2d c0       	rjmp	.+90     	; 0x1516 <Dio_ActivatePinPullupResistor+0x1c4>
			   break;
		   case PH_PORTD:
               clear_bit(reg_DDRD,PH_PinID);
    14bc:	a1 e3       	ldi	r26, 0x31	; 49
    14be:	b0 e0       	ldi	r27, 0x00	; 0
    14c0:	e1 e3       	ldi	r30, 0x31	; 49
    14c2:	f0 e0       	ldi	r31, 0x00	; 0
    14c4:	80 81       	ld	r24, Z
    14c6:	48 2f       	mov	r20, r24
    14c8:	8a 81       	ldd	r24, Y+2	; 0x02
    14ca:	28 2f       	mov	r18, r24
    14cc:	30 e0       	ldi	r19, 0x00	; 0
    14ce:	81 e0       	ldi	r24, 0x01	; 1
    14d0:	90 e0       	ldi	r25, 0x00	; 0
    14d2:	02 c0       	rjmp	.+4      	; 0x14d8 <Dio_ActivatePinPullupResistor+0x186>
    14d4:	88 0f       	add	r24, r24
    14d6:	99 1f       	adc	r25, r25
    14d8:	2a 95       	dec	r18
    14da:	e2 f7       	brpl	.-8      	; 0x14d4 <Dio_ActivatePinPullupResistor+0x182>
    14dc:	80 95       	com	r24
    14de:	84 23       	and	r24, r20
    14e0:	8c 93       	st	X, r24
               clear_bit(reg_SFIOR,2);
    14e2:	a0 e5       	ldi	r26, 0x50	; 80
    14e4:	b0 e0       	ldi	r27, 0x00	; 0
    14e6:	e0 e5       	ldi	r30, 0x50	; 80
    14e8:	f0 e0       	ldi	r31, 0x00	; 0
    14ea:	80 81       	ld	r24, Z
    14ec:	8b 7f       	andi	r24, 0xFB	; 251
    14ee:	8c 93       	st	X, r24
               set_bit(reg_PORTD,PH_PinID);
    14f0:	a2 e3       	ldi	r26, 0x32	; 50
    14f2:	b0 e0       	ldi	r27, 0x00	; 0
    14f4:	e2 e3       	ldi	r30, 0x32	; 50
    14f6:	f0 e0       	ldi	r31, 0x00	; 0
    14f8:	80 81       	ld	r24, Z
    14fa:	48 2f       	mov	r20, r24
    14fc:	8a 81       	ldd	r24, Y+2	; 0x02
    14fe:	28 2f       	mov	r18, r24
    1500:	30 e0       	ldi	r19, 0x00	; 0
    1502:	81 e0       	ldi	r24, 0x01	; 1
    1504:	90 e0       	ldi	r25, 0x00	; 0
    1506:	02 2e       	mov	r0, r18
    1508:	02 c0       	rjmp	.+4      	; 0x150e <Dio_ActivatePinPullupResistor+0x1bc>
    150a:	88 0f       	add	r24, r24
    150c:	99 1f       	adc	r25, r25
    150e:	0a 94       	dec	r0
    1510:	e2 f7       	brpl	.-8      	; 0x150a <Dio_ActivatePinPullupResistor+0x1b8>
    1512:	84 2b       	or	r24, r20
    1514:	8c 93       	st	X, r24

			   break;
		    }
}
    1516:	0f 90       	pop	r0
    1518:	0f 90       	pop	r0
    151a:	0f 90       	pop	r0
    151c:	0f 90       	pop	r0
    151e:	cf 91       	pop	r28
    1520:	df 91       	pop	r29
    1522:	08 95       	ret

00001524 <Dio_ActivatePortPullupResistor>:

void Dio_ActivatePortPullupResistor(u8 PH_PortID)
{
    1524:	df 93       	push	r29
    1526:	cf 93       	push	r28
    1528:	00 d0       	rcall	.+0      	; 0x152a <Dio_ActivatePortPullupResistor+0x6>
    152a:	0f 92       	push	r0
    152c:	cd b7       	in	r28, 0x3d	; 61
    152e:	de b7       	in	r29, 0x3e	; 62
    1530:	89 83       	std	Y+1, r24	; 0x01
	switch(PH_PortID)
    1532:	89 81       	ldd	r24, Y+1	; 0x01
    1534:	28 2f       	mov	r18, r24
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	3b 83       	std	Y+3, r19	; 0x03
    153a:	2a 83       	std	Y+2, r18	; 0x02
    153c:	8a 81       	ldd	r24, Y+2	; 0x02
    153e:	9b 81       	ldd	r25, Y+3	; 0x03
    1540:	82 30       	cpi	r24, 0x02	; 2
    1542:	91 05       	cpc	r25, r1
    1544:	21 f1       	breq	.+72     	; 0x158e <Dio_ActivatePortPullupResistor+0x6a>
    1546:	2a 81       	ldd	r18, Y+2	; 0x02
    1548:	3b 81       	ldd	r19, Y+3	; 0x03
    154a:	23 30       	cpi	r18, 0x03	; 3
    154c:	31 05       	cpc	r19, r1
    154e:	34 f4       	brge	.+12     	; 0x155c <Dio_ActivatePortPullupResistor+0x38>
    1550:	8a 81       	ldd	r24, Y+2	; 0x02
    1552:	9b 81       	ldd	r25, Y+3	; 0x03
    1554:	81 30       	cpi	r24, 0x01	; 1
    1556:	91 05       	cpc	r25, r1
    1558:	61 f0       	breq	.+24     	; 0x1572 <Dio_ActivatePortPullupResistor+0x4e>
    155a:	42 c0       	rjmp	.+132    	; 0x15e0 <Dio_ActivatePortPullupResistor+0xbc>
    155c:	2a 81       	ldd	r18, Y+2	; 0x02
    155e:	3b 81       	ldd	r19, Y+3	; 0x03
    1560:	23 30       	cpi	r18, 0x03	; 3
    1562:	31 05       	cpc	r19, r1
    1564:	11 f1       	breq	.+68     	; 0x15aa <Dio_ActivatePortPullupResistor+0x86>
    1566:	8a 81       	ldd	r24, Y+2	; 0x02
    1568:	9b 81       	ldd	r25, Y+3	; 0x03
    156a:	84 30       	cpi	r24, 0x04	; 4
    156c:	91 05       	cpc	r25, r1
    156e:	59 f1       	breq	.+86     	; 0x15c6 <Dio_ActivatePortPullupResistor+0xa2>
    1570:	37 c0       	rjmp	.+110    	; 0x15e0 <Dio_ActivatePortPullupResistor+0xbc>
			    {
			   case PH_PORTA:
				   write_byte(reg_DDRA,0);
    1572:	ea e3       	ldi	r30, 0x3A	; 58
    1574:	f0 e0       	ldi	r31, 0x00	; 0
    1576:	10 82       	st	Z, r1
	                clear_bit(reg_SFIOR,2);
    1578:	a0 e5       	ldi	r26, 0x50	; 80
    157a:	b0 e0       	ldi	r27, 0x00	; 0
    157c:	e0 e5       	ldi	r30, 0x50	; 80
    157e:	f0 e0       	ldi	r31, 0x00	; 0
    1580:	80 81       	ld	r24, Z
    1582:	8b 7f       	andi	r24, 0xFB	; 251
    1584:	8c 93       	st	X, r24
	                write_byte(reg_PORTA,0);
    1586:	eb e3       	ldi	r30, 0x3B	; 59
    1588:	f0 e0       	ldi	r31, 0x00	; 0
    158a:	10 82       	st	Z, r1
    158c:	29 c0       	rjmp	.+82     	; 0x15e0 <Dio_ActivatePortPullupResistor+0xbc>

			 	  break;
			   case PH_PORTB:
				   write_byte(reg_DDRB,0);
    158e:	e7 e3       	ldi	r30, 0x37	; 55
    1590:	f0 e0       	ldi	r31, 0x00	; 0
    1592:	10 82       	st	Z, r1
	                clear_bit(reg_SFIOR,2);
    1594:	a0 e5       	ldi	r26, 0x50	; 80
    1596:	b0 e0       	ldi	r27, 0x00	; 0
    1598:	e0 e5       	ldi	r30, 0x50	; 80
    159a:	f0 e0       	ldi	r31, 0x00	; 0
    159c:	80 81       	ld	r24, Z
    159e:	8b 7f       	andi	r24, 0xFB	; 251
    15a0:	8c 93       	st	X, r24
	                write_byte(reg_PORTB,0);
    15a2:	e8 e3       	ldi	r30, 0x38	; 56
    15a4:	f0 e0       	ldi	r31, 0x00	; 0
    15a6:	10 82       	st	Z, r1
    15a8:	1b c0       	rjmp	.+54     	; 0x15e0 <Dio_ActivatePortPullupResistor+0xbc>

				   break;
			   case PH_PORTC:
				   write_byte(reg_DDRC,0);
    15aa:	e4 e3       	ldi	r30, 0x34	; 52
    15ac:	f0 e0       	ldi	r31, 0x00	; 0
    15ae:	10 82       	st	Z, r1
	                clear_bit(reg_SFIOR,2);
    15b0:	a0 e5       	ldi	r26, 0x50	; 80
    15b2:	b0 e0       	ldi	r27, 0x00	; 0
    15b4:	e0 e5       	ldi	r30, 0x50	; 80
    15b6:	f0 e0       	ldi	r31, 0x00	; 0
    15b8:	80 81       	ld	r24, Z
    15ba:	8b 7f       	andi	r24, 0xFB	; 251
    15bc:	8c 93       	st	X, r24
	                write_byte(reg_PORTC,0);
    15be:	e5 e3       	ldi	r30, 0x35	; 53
    15c0:	f0 e0       	ldi	r31, 0x00	; 0
    15c2:	10 82       	st	Z, r1
    15c4:	0d c0       	rjmp	.+26     	; 0x15e0 <Dio_ActivatePortPullupResistor+0xbc>
				   break;
			   case PH_PORTD:
				   write_byte(reg_DDRD,0);
    15c6:	e1 e3       	ldi	r30, 0x31	; 49
    15c8:	f0 e0       	ldi	r31, 0x00	; 0
    15ca:	10 82       	st	Z, r1
	                clear_bit(reg_SFIOR,2);
    15cc:	a0 e5       	ldi	r26, 0x50	; 80
    15ce:	b0 e0       	ldi	r27, 0x00	; 0
    15d0:	e0 e5       	ldi	r30, 0x50	; 80
    15d2:	f0 e0       	ldi	r31, 0x00	; 0
    15d4:	80 81       	ld	r24, Z
    15d6:	8b 7f       	andi	r24, 0xFB	; 251
    15d8:	8c 93       	st	X, r24
	                write_byte(reg_PORTD,0);
    15da:	e2 e3       	ldi	r30, 0x32	; 50
    15dc:	f0 e0       	ldi	r31, 0x00	; 0
    15de:	10 82       	st	Z, r1

				   break;
			    }

	}
    15e0:	0f 90       	pop	r0
    15e2:	0f 90       	pop	r0
    15e4:	0f 90       	pop	r0
    15e6:	cf 91       	pop	r28
    15e8:	df 91       	pop	r29
    15ea:	08 95       	ret

000015ec <Dio_TogglePin>:

void Dio_TogglePin(u8 PH_PortID,u8 PH_PinID)
{
    15ec:	df 93       	push	r29
    15ee:	cf 93       	push	r28
    15f0:	00 d0       	rcall	.+0      	; 0x15f2 <Dio_TogglePin+0x6>
    15f2:	00 d0       	rcall	.+0      	; 0x15f4 <Dio_TogglePin+0x8>
    15f4:	cd b7       	in	r28, 0x3d	; 61
    15f6:	de b7       	in	r29, 0x3e	; 62
    15f8:	89 83       	std	Y+1, r24	; 0x01
    15fa:	6a 83       	std	Y+2, r22	; 0x02
	switch(PH_PortID)
    15fc:	89 81       	ldd	r24, Y+1	; 0x01
    15fe:	28 2f       	mov	r18, r24
    1600:	30 e0       	ldi	r19, 0x00	; 0
    1602:	3c 83       	std	Y+4, r19	; 0x04
    1604:	2b 83       	std	Y+3, r18	; 0x03
    1606:	8b 81       	ldd	r24, Y+3	; 0x03
    1608:	9c 81       	ldd	r25, Y+4	; 0x04
    160a:	82 30       	cpi	r24, 0x02	; 2
    160c:	91 05       	cpc	r25, r1
    160e:	09 f4       	brne	.+2      	; 0x1612 <Dio_TogglePin+0x26>
    1610:	3e c0       	rjmp	.+124    	; 0x168e <Dio_TogglePin+0xa2>
    1612:	2b 81       	ldd	r18, Y+3	; 0x03
    1614:	3c 81       	ldd	r19, Y+4	; 0x04
    1616:	23 30       	cpi	r18, 0x03	; 3
    1618:	31 05       	cpc	r19, r1
    161a:	34 f4       	brge	.+12     	; 0x1628 <Dio_TogglePin+0x3c>
    161c:	8b 81       	ldd	r24, Y+3	; 0x03
    161e:	9c 81       	ldd	r25, Y+4	; 0x04
    1620:	81 30       	cpi	r24, 0x01	; 1
    1622:	91 05       	cpc	r25, r1
    1624:	71 f0       	breq	.+28     	; 0x1642 <Dio_TogglePin+0x56>
    1626:	a4 c0       	rjmp	.+328    	; 0x1770 <Dio_TogglePin+0x184>
    1628:	2b 81       	ldd	r18, Y+3	; 0x03
    162a:	3c 81       	ldd	r19, Y+4	; 0x04
    162c:	23 30       	cpi	r18, 0x03	; 3
    162e:	31 05       	cpc	r19, r1
    1630:	09 f4       	brne	.+2      	; 0x1634 <Dio_TogglePin+0x48>
    1632:	53 c0       	rjmp	.+166    	; 0x16da <Dio_TogglePin+0xee>
    1634:	8b 81       	ldd	r24, Y+3	; 0x03
    1636:	9c 81       	ldd	r25, Y+4	; 0x04
    1638:	84 30       	cpi	r24, 0x04	; 4
    163a:	91 05       	cpc	r25, r1
    163c:	09 f4       	brne	.+2      	; 0x1640 <Dio_TogglePin+0x54>
    163e:	73 c0       	rjmp	.+230    	; 0x1726 <Dio_TogglePin+0x13a>
    1640:	97 c0       	rjmp	.+302    	; 0x1770 <Dio_TogglePin+0x184>
			    {
			   case PH_PORTA:
				    set_bit(reg_DDRA,PH_PinID);
    1642:	aa e3       	ldi	r26, 0x3A	; 58
    1644:	b0 e0       	ldi	r27, 0x00	; 0
    1646:	ea e3       	ldi	r30, 0x3A	; 58
    1648:	f0 e0       	ldi	r31, 0x00	; 0
    164a:	80 81       	ld	r24, Z
    164c:	48 2f       	mov	r20, r24
    164e:	8a 81       	ldd	r24, Y+2	; 0x02
    1650:	28 2f       	mov	r18, r24
    1652:	30 e0       	ldi	r19, 0x00	; 0
    1654:	81 e0       	ldi	r24, 0x01	; 1
    1656:	90 e0       	ldi	r25, 0x00	; 0
    1658:	02 c0       	rjmp	.+4      	; 0x165e <Dio_TogglePin+0x72>
    165a:	88 0f       	add	r24, r24
    165c:	99 1f       	adc	r25, r25
    165e:	2a 95       	dec	r18
    1660:	e2 f7       	brpl	.-8      	; 0x165a <Dio_TogglePin+0x6e>
    1662:	84 2b       	or	r24, r20
    1664:	8c 93       	st	X, r24
					toggle_bit(reg_PORTA,PH_PinID);
    1666:	ab e3       	ldi	r26, 0x3B	; 59
    1668:	b0 e0       	ldi	r27, 0x00	; 0
    166a:	eb e3       	ldi	r30, 0x3B	; 59
    166c:	f0 e0       	ldi	r31, 0x00	; 0
    166e:	80 81       	ld	r24, Z
    1670:	48 2f       	mov	r20, r24
    1672:	8a 81       	ldd	r24, Y+2	; 0x02
    1674:	28 2f       	mov	r18, r24
    1676:	30 e0       	ldi	r19, 0x00	; 0
    1678:	81 e0       	ldi	r24, 0x01	; 1
    167a:	90 e0       	ldi	r25, 0x00	; 0
    167c:	02 2e       	mov	r0, r18
    167e:	02 c0       	rjmp	.+4      	; 0x1684 <Dio_TogglePin+0x98>
    1680:	88 0f       	add	r24, r24
    1682:	99 1f       	adc	r25, r25
    1684:	0a 94       	dec	r0
    1686:	e2 f7       	brpl	.-8      	; 0x1680 <Dio_TogglePin+0x94>
    1688:	84 27       	eor	r24, r20
    168a:	8c 93       	st	X, r24
    168c:	71 c0       	rjmp	.+226    	; 0x1770 <Dio_TogglePin+0x184>

			 	  break;
			   case PH_PORTB:
				    set_bit(reg_DDRB,PH_PinID);
    168e:	a7 e3       	ldi	r26, 0x37	; 55
    1690:	b0 e0       	ldi	r27, 0x00	; 0
    1692:	e7 e3       	ldi	r30, 0x37	; 55
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	80 81       	ld	r24, Z
    1698:	48 2f       	mov	r20, r24
    169a:	8a 81       	ldd	r24, Y+2	; 0x02
    169c:	28 2f       	mov	r18, r24
    169e:	30 e0       	ldi	r19, 0x00	; 0
    16a0:	81 e0       	ldi	r24, 0x01	; 1
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	02 c0       	rjmp	.+4      	; 0x16aa <Dio_TogglePin+0xbe>
    16a6:	88 0f       	add	r24, r24
    16a8:	99 1f       	adc	r25, r25
    16aa:	2a 95       	dec	r18
    16ac:	e2 f7       	brpl	.-8      	; 0x16a6 <Dio_TogglePin+0xba>
    16ae:	84 2b       	or	r24, r20
    16b0:	8c 93       	st	X, r24
					toggle_bit(reg_PORTB,PH_PinID);
    16b2:	a8 e3       	ldi	r26, 0x38	; 56
    16b4:	b0 e0       	ldi	r27, 0x00	; 0
    16b6:	e8 e3       	ldi	r30, 0x38	; 56
    16b8:	f0 e0       	ldi	r31, 0x00	; 0
    16ba:	80 81       	ld	r24, Z
    16bc:	48 2f       	mov	r20, r24
    16be:	8a 81       	ldd	r24, Y+2	; 0x02
    16c0:	28 2f       	mov	r18, r24
    16c2:	30 e0       	ldi	r19, 0x00	; 0
    16c4:	81 e0       	ldi	r24, 0x01	; 1
    16c6:	90 e0       	ldi	r25, 0x00	; 0
    16c8:	02 2e       	mov	r0, r18
    16ca:	02 c0       	rjmp	.+4      	; 0x16d0 <Dio_TogglePin+0xe4>
    16cc:	88 0f       	add	r24, r24
    16ce:	99 1f       	adc	r25, r25
    16d0:	0a 94       	dec	r0
    16d2:	e2 f7       	brpl	.-8      	; 0x16cc <Dio_TogglePin+0xe0>
    16d4:	84 27       	eor	r24, r20
    16d6:	8c 93       	st	X, r24
    16d8:	4b c0       	rjmp	.+150    	; 0x1770 <Dio_TogglePin+0x184>
				   break;
			   case PH_PORTC:
				    set_bit(reg_DDRC,PH_PinID);
    16da:	a4 e3       	ldi	r26, 0x34	; 52
    16dc:	b0 e0       	ldi	r27, 0x00	; 0
    16de:	e4 e3       	ldi	r30, 0x34	; 52
    16e0:	f0 e0       	ldi	r31, 0x00	; 0
    16e2:	80 81       	ld	r24, Z
    16e4:	48 2f       	mov	r20, r24
    16e6:	8a 81       	ldd	r24, Y+2	; 0x02
    16e8:	28 2f       	mov	r18, r24
    16ea:	30 e0       	ldi	r19, 0x00	; 0
    16ec:	81 e0       	ldi	r24, 0x01	; 1
    16ee:	90 e0       	ldi	r25, 0x00	; 0
    16f0:	02 c0       	rjmp	.+4      	; 0x16f6 <Dio_TogglePin+0x10a>
    16f2:	88 0f       	add	r24, r24
    16f4:	99 1f       	adc	r25, r25
    16f6:	2a 95       	dec	r18
    16f8:	e2 f7       	brpl	.-8      	; 0x16f2 <Dio_TogglePin+0x106>
    16fa:	84 2b       	or	r24, r20
    16fc:	8c 93       	st	X, r24
					toggle_bit(reg_PORTC,PH_PinID);
    16fe:	a5 e3       	ldi	r26, 0x35	; 53
    1700:	b0 e0       	ldi	r27, 0x00	; 0
    1702:	e5 e3       	ldi	r30, 0x35	; 53
    1704:	f0 e0       	ldi	r31, 0x00	; 0
    1706:	80 81       	ld	r24, Z
    1708:	48 2f       	mov	r20, r24
    170a:	8a 81       	ldd	r24, Y+2	; 0x02
    170c:	28 2f       	mov	r18, r24
    170e:	30 e0       	ldi	r19, 0x00	; 0
    1710:	81 e0       	ldi	r24, 0x01	; 1
    1712:	90 e0       	ldi	r25, 0x00	; 0
    1714:	02 2e       	mov	r0, r18
    1716:	02 c0       	rjmp	.+4      	; 0x171c <Dio_TogglePin+0x130>
    1718:	88 0f       	add	r24, r24
    171a:	99 1f       	adc	r25, r25
    171c:	0a 94       	dec	r0
    171e:	e2 f7       	brpl	.-8      	; 0x1718 <Dio_TogglePin+0x12c>
    1720:	84 27       	eor	r24, r20
    1722:	8c 93       	st	X, r24
    1724:	25 c0       	rjmp	.+74     	; 0x1770 <Dio_TogglePin+0x184>
				   break;
			   case PH_PORTD:
				    set_bit(reg_DDRD,PH_PinID);
    1726:	a1 e3       	ldi	r26, 0x31	; 49
    1728:	b0 e0       	ldi	r27, 0x00	; 0
    172a:	e1 e3       	ldi	r30, 0x31	; 49
    172c:	f0 e0       	ldi	r31, 0x00	; 0
    172e:	80 81       	ld	r24, Z
    1730:	48 2f       	mov	r20, r24
    1732:	8a 81       	ldd	r24, Y+2	; 0x02
    1734:	28 2f       	mov	r18, r24
    1736:	30 e0       	ldi	r19, 0x00	; 0
    1738:	81 e0       	ldi	r24, 0x01	; 1
    173a:	90 e0       	ldi	r25, 0x00	; 0
    173c:	02 c0       	rjmp	.+4      	; 0x1742 <Dio_TogglePin+0x156>
    173e:	88 0f       	add	r24, r24
    1740:	99 1f       	adc	r25, r25
    1742:	2a 95       	dec	r18
    1744:	e2 f7       	brpl	.-8      	; 0x173e <Dio_TogglePin+0x152>
    1746:	84 2b       	or	r24, r20
    1748:	8c 93       	st	X, r24
					toggle_bit(reg_PORTD,PH_PinID);
    174a:	a2 e3       	ldi	r26, 0x32	; 50
    174c:	b0 e0       	ldi	r27, 0x00	; 0
    174e:	e2 e3       	ldi	r30, 0x32	; 50
    1750:	f0 e0       	ldi	r31, 0x00	; 0
    1752:	80 81       	ld	r24, Z
    1754:	48 2f       	mov	r20, r24
    1756:	8a 81       	ldd	r24, Y+2	; 0x02
    1758:	28 2f       	mov	r18, r24
    175a:	30 e0       	ldi	r19, 0x00	; 0
    175c:	81 e0       	ldi	r24, 0x01	; 1
    175e:	90 e0       	ldi	r25, 0x00	; 0
    1760:	02 2e       	mov	r0, r18
    1762:	02 c0       	rjmp	.+4      	; 0x1768 <Dio_TogglePin+0x17c>
    1764:	88 0f       	add	r24, r24
    1766:	99 1f       	adc	r25, r25
    1768:	0a 94       	dec	r0
    176a:	e2 f7       	brpl	.-8      	; 0x1764 <Dio_TogglePin+0x178>
    176c:	84 27       	eor	r24, r20
    176e:	8c 93       	st	X, r24

				   break;
			    }

}
    1770:	0f 90       	pop	r0
    1772:	0f 90       	pop	r0
    1774:	0f 90       	pop	r0
    1776:	0f 90       	pop	r0
    1778:	cf 91       	pop	r28
    177a:	df 91       	pop	r29
    177c:	08 95       	ret

0000177e <Dio_TogglePort>:

void Dio_TogglePort(u8 PH_PortID)
{
    177e:	df 93       	push	r29
    1780:	cf 93       	push	r28
    1782:	00 d0       	rcall	.+0      	; 0x1784 <Dio_TogglePort+0x6>
    1784:	0f 92       	push	r0
    1786:	cd b7       	in	r28, 0x3d	; 61
    1788:	de b7       	in	r29, 0x3e	; 62
    178a:	89 83       	std	Y+1, r24	; 0x01
	switch(PH_PortID)
    178c:	89 81       	ldd	r24, Y+1	; 0x01
    178e:	28 2f       	mov	r18, r24
    1790:	30 e0       	ldi	r19, 0x00	; 0
    1792:	3b 83       	std	Y+3, r19	; 0x03
    1794:	2a 83       	std	Y+2, r18	; 0x02
    1796:	8a 81       	ldd	r24, Y+2	; 0x02
    1798:	9b 81       	ldd	r25, Y+3	; 0x03
    179a:	82 30       	cpi	r24, 0x02	; 2
    179c:	91 05       	cpc	r25, r1
    179e:	11 f1       	breq	.+68     	; 0x17e4 <Dio_TogglePort+0x66>
    17a0:	2a 81       	ldd	r18, Y+2	; 0x02
    17a2:	3b 81       	ldd	r19, Y+3	; 0x03
    17a4:	23 30       	cpi	r18, 0x03	; 3
    17a6:	31 05       	cpc	r19, r1
    17a8:	34 f4       	brge	.+12     	; 0x17b6 <Dio_TogglePort+0x38>
    17aa:	8a 81       	ldd	r24, Y+2	; 0x02
    17ac:	9b 81       	ldd	r25, Y+3	; 0x03
    17ae:	81 30       	cpi	r24, 0x01	; 1
    17b0:	91 05       	cpc	r25, r1
    17b2:	61 f0       	breq	.+24     	; 0x17cc <Dio_TogglePort+0x4e>
    17b4:	3a c0       	rjmp	.+116    	; 0x182a <Dio_TogglePort+0xac>
    17b6:	2a 81       	ldd	r18, Y+2	; 0x02
    17b8:	3b 81       	ldd	r19, Y+3	; 0x03
    17ba:	23 30       	cpi	r18, 0x03	; 3
    17bc:	31 05       	cpc	r19, r1
    17be:	f1 f0       	breq	.+60     	; 0x17fc <Dio_TogglePort+0x7e>
    17c0:	8a 81       	ldd	r24, Y+2	; 0x02
    17c2:	9b 81       	ldd	r25, Y+3	; 0x03
    17c4:	84 30       	cpi	r24, 0x04	; 4
    17c6:	91 05       	cpc	r25, r1
    17c8:	29 f1       	breq	.+74     	; 0x1814 <Dio_TogglePort+0x96>
    17ca:	2f c0       	rjmp	.+94     	; 0x182a <Dio_TogglePort+0xac>
				    {
				   case PH_PORTA:
					   write_byte(reg_DDRA,255);
    17cc:	ea e3       	ldi	r30, 0x3A	; 58
    17ce:	f0 e0       	ldi	r31, 0x00	; 0
    17d0:	8f ef       	ldi	r24, 0xFF	; 255
    17d2:	80 83       	st	Z, r24
						toggle_byte(reg_PORTA);
    17d4:	ab e3       	ldi	r26, 0x3B	; 59
    17d6:	b0 e0       	ldi	r27, 0x00	; 0
    17d8:	eb e3       	ldi	r30, 0x3B	; 59
    17da:	f0 e0       	ldi	r31, 0x00	; 0
    17dc:	80 81       	ld	r24, Z
    17de:	80 95       	com	r24
    17e0:	8c 93       	st	X, r24
    17e2:	23 c0       	rjmp	.+70     	; 0x182a <Dio_TogglePort+0xac>

				 	  break;
				   case PH_PORTB:
					   write_byte(reg_DDRB,255);
    17e4:	e7 e3       	ldi	r30, 0x37	; 55
    17e6:	f0 e0       	ldi	r31, 0x00	; 0
    17e8:	8f ef       	ldi	r24, 0xFF	; 255
    17ea:	80 83       	st	Z, r24
						toggle_byte(reg_PORTB);
    17ec:	a8 e3       	ldi	r26, 0x38	; 56
    17ee:	b0 e0       	ldi	r27, 0x00	; 0
    17f0:	e8 e3       	ldi	r30, 0x38	; 56
    17f2:	f0 e0       	ldi	r31, 0x00	; 0
    17f4:	80 81       	ld	r24, Z
    17f6:	80 95       	com	r24
    17f8:	8c 93       	st	X, r24
    17fa:	17 c0       	rjmp	.+46     	; 0x182a <Dio_TogglePort+0xac>
					   break;
				   case PH_PORTC:
					   write_byte(reg_DDRC,255);
    17fc:	e4 e3       	ldi	r30, 0x34	; 52
    17fe:	f0 e0       	ldi	r31, 0x00	; 0
    1800:	8f ef       	ldi	r24, 0xFF	; 255
    1802:	80 83       	st	Z, r24
						toggle_byte(reg_PORTC);
    1804:	a5 e3       	ldi	r26, 0x35	; 53
    1806:	b0 e0       	ldi	r27, 0x00	; 0
    1808:	e5 e3       	ldi	r30, 0x35	; 53
    180a:	f0 e0       	ldi	r31, 0x00	; 0
    180c:	80 81       	ld	r24, Z
    180e:	80 95       	com	r24
    1810:	8c 93       	st	X, r24
    1812:	0b c0       	rjmp	.+22     	; 0x182a <Dio_TogglePort+0xac>
					   break;
				   case PH_PORTD:
					   write_byte(reg_DDRD,255);
    1814:	e1 e3       	ldi	r30, 0x31	; 49
    1816:	f0 e0       	ldi	r31, 0x00	; 0
    1818:	8f ef       	ldi	r24, 0xFF	; 255
    181a:	80 83       	st	Z, r24
						toggle_byte(reg_PORTD);
    181c:	a2 e3       	ldi	r26, 0x32	; 50
    181e:	b0 e0       	ldi	r27, 0x00	; 0
    1820:	e2 e3       	ldi	r30, 0x32	; 50
    1822:	f0 e0       	ldi	r31, 0x00	; 0
    1824:	80 81       	ld	r24, Z
    1826:	80 95       	com	r24
    1828:	8c 93       	st	X, r24

					   break;
				    }


}
    182a:	0f 90       	pop	r0
    182c:	0f 90       	pop	r0
    182e:	0f 90       	pop	r0
    1830:	cf 91       	pop	r28
    1832:	df 91       	pop	r29
    1834:	08 95       	ret

00001836 <Lcd_Init>:
#include "Lcd.h"
#include <avr/delay.h>
#include "Dio.h"

void Lcd_Init(void)
{
    1836:	0f 93       	push	r16
    1838:	1f 93       	push	r17
    183a:	df 93       	push	r29
    183c:	cf 93       	push	r28
    183e:	cd b7       	in	r28, 0x3d	; 61
    1840:	de b7       	in	r29, 0x3e	; 62
    1842:	c6 54       	subi	r28, 0x46	; 70
    1844:	d0 40       	sbci	r29, 0x00	; 0
    1846:	0f b6       	in	r0, 0x3f	; 63
    1848:	f8 94       	cli
    184a:	de bf       	out	0x3e, r29	; 62
    184c:	0f be       	out	0x3f, r0	; 63
    184e:	cd bf       	out	0x3d, r28	; 61
    1850:	fe 01       	movw	r30, r28
    1852:	ed 5b       	subi	r30, 0xBD	; 189
    1854:	ff 4f       	sbci	r31, 0xFF	; 255
    1856:	80 e0       	ldi	r24, 0x00	; 0
    1858:	90 e0       	ldi	r25, 0x00	; 0
    185a:	a8 e4       	ldi	r26, 0x48	; 72
    185c:	b2 e4       	ldi	r27, 0x42	; 66
    185e:	80 83       	st	Z, r24
    1860:	91 83       	std	Z+1, r25	; 0x01
    1862:	a2 83       	std	Z+2, r26	; 0x02
    1864:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1866:	8e 01       	movw	r16, r28
    1868:	01 5c       	subi	r16, 0xC1	; 193
    186a:	1f 4f       	sbci	r17, 0xFF	; 255
    186c:	fe 01       	movw	r30, r28
    186e:	ed 5b       	subi	r30, 0xBD	; 189
    1870:	ff 4f       	sbci	r31, 0xFF	; 255
    1872:	60 81       	ld	r22, Z
    1874:	71 81       	ldd	r23, Z+1	; 0x01
    1876:	82 81       	ldd	r24, Z+2	; 0x02
    1878:	93 81       	ldd	r25, Z+3	; 0x03
    187a:	20 e0       	ldi	r18, 0x00	; 0
    187c:	30 e0       	ldi	r19, 0x00	; 0
    187e:	4a ef       	ldi	r20, 0xFA	; 250
    1880:	54 e4       	ldi	r21, 0x44	; 68
    1882:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1886:	dc 01       	movw	r26, r24
    1888:	cb 01       	movw	r24, r22
    188a:	f8 01       	movw	r30, r16
    188c:	80 83       	st	Z, r24
    188e:	91 83       	std	Z+1, r25	; 0x01
    1890:	a2 83       	std	Z+2, r26	; 0x02
    1892:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1894:	fe 01       	movw	r30, r28
    1896:	ff 96       	adiw	r30, 0x3f	; 63
    1898:	60 81       	ld	r22, Z
    189a:	71 81       	ldd	r23, Z+1	; 0x01
    189c:	82 81       	ldd	r24, Z+2	; 0x02
    189e:	93 81       	ldd	r25, Z+3	; 0x03
    18a0:	20 e0       	ldi	r18, 0x00	; 0
    18a2:	30 e0       	ldi	r19, 0x00	; 0
    18a4:	40 e8       	ldi	r20, 0x80	; 128
    18a6:	5f e3       	ldi	r21, 0x3F	; 63
    18a8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    18ac:	88 23       	and	r24, r24
    18ae:	2c f4       	brge	.+10     	; 0x18ba <Lcd_Init+0x84>
		__ticks = 1;
    18b0:	81 e0       	ldi	r24, 0x01	; 1
    18b2:	90 e0       	ldi	r25, 0x00	; 0
    18b4:	9e af       	std	Y+62, r25	; 0x3e
    18b6:	8d af       	std	Y+61, r24	; 0x3d
    18b8:	46 c0       	rjmp	.+140    	; 0x1946 <Lcd_Init+0x110>
	else if (__tmp > 65535)
    18ba:	fe 01       	movw	r30, r28
    18bc:	ff 96       	adiw	r30, 0x3f	; 63
    18be:	60 81       	ld	r22, Z
    18c0:	71 81       	ldd	r23, Z+1	; 0x01
    18c2:	82 81       	ldd	r24, Z+2	; 0x02
    18c4:	93 81       	ldd	r25, Z+3	; 0x03
    18c6:	20 e0       	ldi	r18, 0x00	; 0
    18c8:	3f ef       	ldi	r19, 0xFF	; 255
    18ca:	4f e7       	ldi	r20, 0x7F	; 127
    18cc:	57 e4       	ldi	r21, 0x47	; 71
    18ce:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    18d2:	18 16       	cp	r1, r24
    18d4:	64 f5       	brge	.+88     	; 0x192e <Lcd_Init+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    18d6:	fe 01       	movw	r30, r28
    18d8:	ed 5b       	subi	r30, 0xBD	; 189
    18da:	ff 4f       	sbci	r31, 0xFF	; 255
    18dc:	60 81       	ld	r22, Z
    18de:	71 81       	ldd	r23, Z+1	; 0x01
    18e0:	82 81       	ldd	r24, Z+2	; 0x02
    18e2:	93 81       	ldd	r25, Z+3	; 0x03
    18e4:	20 e0       	ldi	r18, 0x00	; 0
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	40 e2       	ldi	r20, 0x20	; 32
    18ea:	51 e4       	ldi	r21, 0x41	; 65
    18ec:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18f0:	dc 01       	movw	r26, r24
    18f2:	cb 01       	movw	r24, r22
    18f4:	bc 01       	movw	r22, r24
    18f6:	cd 01       	movw	r24, r26
    18f8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    18fc:	dc 01       	movw	r26, r24
    18fe:	cb 01       	movw	r24, r22
    1900:	9e af       	std	Y+62, r25	; 0x3e
    1902:	8d af       	std	Y+61, r24	; 0x3d
    1904:	0f c0       	rjmp	.+30     	; 0x1924 <Lcd_Init+0xee>
    1906:	88 ec       	ldi	r24, 0xC8	; 200
    1908:	90 e0       	ldi	r25, 0x00	; 0
    190a:	9c af       	std	Y+60, r25	; 0x3c
    190c:	8b af       	std	Y+59, r24	; 0x3b
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    190e:	8b ad       	ldd	r24, Y+59	; 0x3b
    1910:	9c ad       	ldd	r25, Y+60	; 0x3c
    1912:	01 97       	sbiw	r24, 0x01	; 1
    1914:	f1 f7       	brne	.-4      	; 0x1912 <Lcd_Init+0xdc>
    1916:	9c af       	std	Y+60, r25	; 0x3c
    1918:	8b af       	std	Y+59, r24	; 0x3b
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    191a:	8d ad       	ldd	r24, Y+61	; 0x3d
    191c:	9e ad       	ldd	r25, Y+62	; 0x3e
    191e:	01 97       	sbiw	r24, 0x01	; 1
    1920:	9e af       	std	Y+62, r25	; 0x3e
    1922:	8d af       	std	Y+61, r24	; 0x3d
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1924:	8d ad       	ldd	r24, Y+61	; 0x3d
    1926:	9e ad       	ldd	r25, Y+62	; 0x3e
    1928:	00 97       	sbiw	r24, 0x00	; 0
    192a:	69 f7       	brne	.-38     	; 0x1906 <Lcd_Init+0xd0>
    192c:	16 c0       	rjmp	.+44     	; 0x195a <Lcd_Init+0x124>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    192e:	fe 01       	movw	r30, r28
    1930:	ff 96       	adiw	r30, 0x3f	; 63
    1932:	60 81       	ld	r22, Z
    1934:	71 81       	ldd	r23, Z+1	; 0x01
    1936:	82 81       	ldd	r24, Z+2	; 0x02
    1938:	93 81       	ldd	r25, Z+3	; 0x03
    193a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    193e:	dc 01       	movw	r26, r24
    1940:	cb 01       	movw	r24, r22
    1942:	9e af       	std	Y+62, r25	; 0x3e
    1944:	8d af       	std	Y+61, r24	; 0x3d
    1946:	8d ad       	ldd	r24, Y+61	; 0x3d
    1948:	9e ad       	ldd	r25, Y+62	; 0x3e
    194a:	9a af       	std	Y+58, r25	; 0x3a
    194c:	89 af       	std	Y+57, r24	; 0x39
    194e:	89 ad       	ldd	r24, Y+57	; 0x39
    1950:	9a ad       	ldd	r25, Y+58	; 0x3a
    1952:	01 97       	sbiw	r24, 0x01	; 1
    1954:	f1 f7       	brne	.-4      	; 0x1952 <Lcd_Init+0x11c>
    1956:	9a af       	std	Y+58, r25	; 0x3a
    1958:	89 af       	std	Y+57, r24	; 0x39
	// Wait 50 ms till LCD VDD reaches 4.5v.
	_delay_ms(50);

	// Set PORTD to output direction contains (DB0 ~ DB7).
	Dio_SetPortDirection(PH_PORTD, OUTPUT_DIRECTION);
    195a:	84 e0       	ldi	r24, 0x04	; 4
    195c:	61 e0       	ldi	r22, 0x01	; 1
    195e:	0e 94 bb 08 	call	0x1176	; 0x1176 <Dio_SetPortDirection>

	Dio_SetPinDirection(PH_PORTC, PIN_0, OUTPUT_DIRECTION);  // RS pin.
    1962:	83 e0       	ldi	r24, 0x03	; 3
    1964:	60 e0       	ldi	r22, 0x00	; 0
    1966:	41 e0       	ldi	r20, 0x01	; 1
    1968:	0e 94 5c 06 	call	0xcb8	; 0xcb8 <Dio_SetPinDirection>

	Dio_SetPinDirection(PH_PORTC, PIN_1, OUTPUT_DIRECTION);  // RW pin.
    196c:	83 e0       	ldi	r24, 0x03	; 3
    196e:	61 e0       	ldi	r22, 0x01	; 1
    1970:	41 e0       	ldi	r20, 0x01	; 1
    1972:	0e 94 5c 06 	call	0xcb8	; 0xcb8 <Dio_SetPinDirection>


	Dio_SetPinDirection(PH_PORTC, PIN_2, OUTPUT_DIRECTION);  // E pin.
    1976:	83 e0       	ldi	r24, 0x03	; 3
    1978:	62 e0       	ldi	r22, 0x02	; 2
    197a:	41 e0       	ldi	r20, 0x01	; 1
    197c:	0e 94 5c 06 	call	0xcb8	; 0xcb8 <Dio_SetPinDirection>

	Lcd_SendCommand(0x38);  // Function set (8 bit mode , 2 lines , 5x7 format).
    1980:	88 e3       	ldi	r24, 0x38	; 56
    1982:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>
    1986:	80 e0       	ldi	r24, 0x00	; 0
    1988:	90 e0       	ldi	r25, 0x00	; 0
    198a:	a0 e8       	ldi	r26, 0x80	; 128
    198c:	bf e3       	ldi	r27, 0x3F	; 63
    198e:	8d ab       	std	Y+53, r24	; 0x35
    1990:	9e ab       	std	Y+54, r25	; 0x36
    1992:	af ab       	std	Y+55, r26	; 0x37
    1994:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1996:	6d a9       	ldd	r22, Y+53	; 0x35
    1998:	7e a9       	ldd	r23, Y+54	; 0x36
    199a:	8f a9       	ldd	r24, Y+55	; 0x37
    199c:	98 ad       	ldd	r25, Y+56	; 0x38
    199e:	20 e0       	ldi	r18, 0x00	; 0
    19a0:	30 e0       	ldi	r19, 0x00	; 0
    19a2:	4a ef       	ldi	r20, 0xFA	; 250
    19a4:	54 e4       	ldi	r21, 0x44	; 68
    19a6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    19aa:	dc 01       	movw	r26, r24
    19ac:	cb 01       	movw	r24, r22
    19ae:	89 ab       	std	Y+49, r24	; 0x31
    19b0:	9a ab       	std	Y+50, r25	; 0x32
    19b2:	ab ab       	std	Y+51, r26	; 0x33
    19b4:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    19b6:	69 a9       	ldd	r22, Y+49	; 0x31
    19b8:	7a a9       	ldd	r23, Y+50	; 0x32
    19ba:	8b a9       	ldd	r24, Y+51	; 0x33
    19bc:	9c a9       	ldd	r25, Y+52	; 0x34
    19be:	20 e0       	ldi	r18, 0x00	; 0
    19c0:	30 e0       	ldi	r19, 0x00	; 0
    19c2:	40 e8       	ldi	r20, 0x80	; 128
    19c4:	5f e3       	ldi	r21, 0x3F	; 63
    19c6:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    19ca:	88 23       	and	r24, r24
    19cc:	2c f4       	brge	.+10     	; 0x19d8 <Lcd_Init+0x1a2>
		__ticks = 1;
    19ce:	81 e0       	ldi	r24, 0x01	; 1
    19d0:	90 e0       	ldi	r25, 0x00	; 0
    19d2:	98 ab       	std	Y+48, r25	; 0x30
    19d4:	8f a7       	std	Y+47, r24	; 0x2f
    19d6:	3f c0       	rjmp	.+126    	; 0x1a56 <Lcd_Init+0x220>
	else if (__tmp > 65535)
    19d8:	69 a9       	ldd	r22, Y+49	; 0x31
    19da:	7a a9       	ldd	r23, Y+50	; 0x32
    19dc:	8b a9       	ldd	r24, Y+51	; 0x33
    19de:	9c a9       	ldd	r25, Y+52	; 0x34
    19e0:	20 e0       	ldi	r18, 0x00	; 0
    19e2:	3f ef       	ldi	r19, 0xFF	; 255
    19e4:	4f e7       	ldi	r20, 0x7F	; 127
    19e6:	57 e4       	ldi	r21, 0x47	; 71
    19e8:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    19ec:	18 16       	cp	r1, r24
    19ee:	4c f5       	brge	.+82     	; 0x1a42 <Lcd_Init+0x20c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    19f0:	6d a9       	ldd	r22, Y+53	; 0x35
    19f2:	7e a9       	ldd	r23, Y+54	; 0x36
    19f4:	8f a9       	ldd	r24, Y+55	; 0x37
    19f6:	98 ad       	ldd	r25, Y+56	; 0x38
    19f8:	20 e0       	ldi	r18, 0x00	; 0
    19fa:	30 e0       	ldi	r19, 0x00	; 0
    19fc:	40 e2       	ldi	r20, 0x20	; 32
    19fe:	51 e4       	ldi	r21, 0x41	; 65
    1a00:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a04:	dc 01       	movw	r26, r24
    1a06:	cb 01       	movw	r24, r22
    1a08:	bc 01       	movw	r22, r24
    1a0a:	cd 01       	movw	r24, r26
    1a0c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a10:	dc 01       	movw	r26, r24
    1a12:	cb 01       	movw	r24, r22
    1a14:	98 ab       	std	Y+48, r25	; 0x30
    1a16:	8f a7       	std	Y+47, r24	; 0x2f
    1a18:	0f c0       	rjmp	.+30     	; 0x1a38 <Lcd_Init+0x202>
    1a1a:	88 ec       	ldi	r24, 0xC8	; 200
    1a1c:	90 e0       	ldi	r25, 0x00	; 0
    1a1e:	9e a7       	std	Y+46, r25	; 0x2e
    1a20:	8d a7       	std	Y+45, r24	; 0x2d
    1a22:	8d a5       	ldd	r24, Y+45	; 0x2d
    1a24:	9e a5       	ldd	r25, Y+46	; 0x2e
    1a26:	01 97       	sbiw	r24, 0x01	; 1
    1a28:	f1 f7       	brne	.-4      	; 0x1a26 <Lcd_Init+0x1f0>
    1a2a:	9e a7       	std	Y+46, r25	; 0x2e
    1a2c:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1a2e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a30:	98 a9       	ldd	r25, Y+48	; 0x30
    1a32:	01 97       	sbiw	r24, 0x01	; 1
    1a34:	98 ab       	std	Y+48, r25	; 0x30
    1a36:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1a38:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a3a:	98 a9       	ldd	r25, Y+48	; 0x30
    1a3c:	00 97       	sbiw	r24, 0x00	; 0
    1a3e:	69 f7       	brne	.-38     	; 0x1a1a <Lcd_Init+0x1e4>
    1a40:	14 c0       	rjmp	.+40     	; 0x1a6a <Lcd_Init+0x234>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1a42:	69 a9       	ldd	r22, Y+49	; 0x31
    1a44:	7a a9       	ldd	r23, Y+50	; 0x32
    1a46:	8b a9       	ldd	r24, Y+51	; 0x33
    1a48:	9c a9       	ldd	r25, Y+52	; 0x34
    1a4a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1a4e:	dc 01       	movw	r26, r24
    1a50:	cb 01       	movw	r24, r22
    1a52:	98 ab       	std	Y+48, r25	; 0x30
    1a54:	8f a7       	std	Y+47, r24	; 0x2f
    1a56:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a58:	98 a9       	ldd	r25, Y+48	; 0x30
    1a5a:	9c a7       	std	Y+44, r25	; 0x2c
    1a5c:	8b a7       	std	Y+43, r24	; 0x2b
    1a5e:	8b a5       	ldd	r24, Y+43	; 0x2b
    1a60:	9c a5       	ldd	r25, Y+44	; 0x2c
    1a62:	01 97       	sbiw	r24, 0x01	; 1
    1a64:	f1 f7       	brne	.-4      	; 0x1a62 <Lcd_Init+0x22c>
    1a66:	9c a7       	std	Y+44, r25	; 0x2c
    1a68:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(1);

	Lcd_SendCommand(0x0E); // Display ON/OFF control. (Display ON , cursor ON , blinking off)
    1a6a:	8e e0       	ldi	r24, 0x0E	; 14
    1a6c:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>
    1a70:	80 e0       	ldi	r24, 0x00	; 0
    1a72:	90 e0       	ldi	r25, 0x00	; 0
    1a74:	a0 e8       	ldi	r26, 0x80	; 128
    1a76:	bf e3       	ldi	r27, 0x3F	; 63
    1a78:	8f a3       	std	Y+39, r24	; 0x27
    1a7a:	98 a7       	std	Y+40, r25	; 0x28
    1a7c:	a9 a7       	std	Y+41, r26	; 0x29
    1a7e:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a80:	6f a1       	ldd	r22, Y+39	; 0x27
    1a82:	78 a5       	ldd	r23, Y+40	; 0x28
    1a84:	89 a5       	ldd	r24, Y+41	; 0x29
    1a86:	9a a5       	ldd	r25, Y+42	; 0x2a
    1a88:	20 e0       	ldi	r18, 0x00	; 0
    1a8a:	30 e0       	ldi	r19, 0x00	; 0
    1a8c:	4a ef       	ldi	r20, 0xFA	; 250
    1a8e:	54 e4       	ldi	r21, 0x44	; 68
    1a90:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a94:	dc 01       	movw	r26, r24
    1a96:	cb 01       	movw	r24, r22
    1a98:	8b a3       	std	Y+35, r24	; 0x23
    1a9a:	9c a3       	std	Y+36, r25	; 0x24
    1a9c:	ad a3       	std	Y+37, r26	; 0x25
    1a9e:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1aa0:	6b a1       	ldd	r22, Y+35	; 0x23
    1aa2:	7c a1       	ldd	r23, Y+36	; 0x24
    1aa4:	8d a1       	ldd	r24, Y+37	; 0x25
    1aa6:	9e a1       	ldd	r25, Y+38	; 0x26
    1aa8:	20 e0       	ldi	r18, 0x00	; 0
    1aaa:	30 e0       	ldi	r19, 0x00	; 0
    1aac:	40 e8       	ldi	r20, 0x80	; 128
    1aae:	5f e3       	ldi	r21, 0x3F	; 63
    1ab0:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1ab4:	88 23       	and	r24, r24
    1ab6:	2c f4       	brge	.+10     	; 0x1ac2 <Lcd_Init+0x28c>
		__ticks = 1;
    1ab8:	81 e0       	ldi	r24, 0x01	; 1
    1aba:	90 e0       	ldi	r25, 0x00	; 0
    1abc:	9a a3       	std	Y+34, r25	; 0x22
    1abe:	89 a3       	std	Y+33, r24	; 0x21
    1ac0:	3f c0       	rjmp	.+126    	; 0x1b40 <Lcd_Init+0x30a>
	else if (__tmp > 65535)
    1ac2:	6b a1       	ldd	r22, Y+35	; 0x23
    1ac4:	7c a1       	ldd	r23, Y+36	; 0x24
    1ac6:	8d a1       	ldd	r24, Y+37	; 0x25
    1ac8:	9e a1       	ldd	r25, Y+38	; 0x26
    1aca:	20 e0       	ldi	r18, 0x00	; 0
    1acc:	3f ef       	ldi	r19, 0xFF	; 255
    1ace:	4f e7       	ldi	r20, 0x7F	; 127
    1ad0:	57 e4       	ldi	r21, 0x47	; 71
    1ad2:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1ad6:	18 16       	cp	r1, r24
    1ad8:	4c f5       	brge	.+82     	; 0x1b2c <Lcd_Init+0x2f6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ada:	6f a1       	ldd	r22, Y+39	; 0x27
    1adc:	78 a5       	ldd	r23, Y+40	; 0x28
    1ade:	89 a5       	ldd	r24, Y+41	; 0x29
    1ae0:	9a a5       	ldd	r25, Y+42	; 0x2a
    1ae2:	20 e0       	ldi	r18, 0x00	; 0
    1ae4:	30 e0       	ldi	r19, 0x00	; 0
    1ae6:	40 e2       	ldi	r20, 0x20	; 32
    1ae8:	51 e4       	ldi	r21, 0x41	; 65
    1aea:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1aee:	dc 01       	movw	r26, r24
    1af0:	cb 01       	movw	r24, r22
    1af2:	bc 01       	movw	r22, r24
    1af4:	cd 01       	movw	r24, r26
    1af6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1afa:	dc 01       	movw	r26, r24
    1afc:	cb 01       	movw	r24, r22
    1afe:	9a a3       	std	Y+34, r25	; 0x22
    1b00:	89 a3       	std	Y+33, r24	; 0x21
    1b02:	0f c0       	rjmp	.+30     	; 0x1b22 <Lcd_Init+0x2ec>
    1b04:	88 ec       	ldi	r24, 0xC8	; 200
    1b06:	90 e0       	ldi	r25, 0x00	; 0
    1b08:	98 a3       	std	Y+32, r25	; 0x20
    1b0a:	8f 8f       	std	Y+31, r24	; 0x1f
    1b0c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1b0e:	98 a1       	ldd	r25, Y+32	; 0x20
    1b10:	01 97       	sbiw	r24, 0x01	; 1
    1b12:	f1 f7       	brne	.-4      	; 0x1b10 <Lcd_Init+0x2da>
    1b14:	98 a3       	std	Y+32, r25	; 0x20
    1b16:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b18:	89 a1       	ldd	r24, Y+33	; 0x21
    1b1a:	9a a1       	ldd	r25, Y+34	; 0x22
    1b1c:	01 97       	sbiw	r24, 0x01	; 1
    1b1e:	9a a3       	std	Y+34, r25	; 0x22
    1b20:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b22:	89 a1       	ldd	r24, Y+33	; 0x21
    1b24:	9a a1       	ldd	r25, Y+34	; 0x22
    1b26:	00 97       	sbiw	r24, 0x00	; 0
    1b28:	69 f7       	brne	.-38     	; 0x1b04 <Lcd_Init+0x2ce>
    1b2a:	14 c0       	rjmp	.+40     	; 0x1b54 <Lcd_Init+0x31e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b2c:	6b a1       	ldd	r22, Y+35	; 0x23
    1b2e:	7c a1       	ldd	r23, Y+36	; 0x24
    1b30:	8d a1       	ldd	r24, Y+37	; 0x25
    1b32:	9e a1       	ldd	r25, Y+38	; 0x26
    1b34:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b38:	dc 01       	movw	r26, r24
    1b3a:	cb 01       	movw	r24, r22
    1b3c:	9a a3       	std	Y+34, r25	; 0x22
    1b3e:	89 a3       	std	Y+33, r24	; 0x21
    1b40:	89 a1       	ldd	r24, Y+33	; 0x21
    1b42:	9a a1       	ldd	r25, Y+34	; 0x22
    1b44:	9e 8f       	std	Y+30, r25	; 0x1e
    1b46:	8d 8f       	std	Y+29, r24	; 0x1d
    1b48:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1b4a:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1b4c:	01 97       	sbiw	r24, 0x01	; 1
    1b4e:	f1 f7       	brne	.-4      	; 0x1b4c <Lcd_Init+0x316>
    1b50:	9e 8f       	std	Y+30, r25	; 0x1e
    1b52:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(1);


	Lcd_SendCommand(0x01);   // Clear display.
    1b54:	81 e0       	ldi	r24, 0x01	; 1
    1b56:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>
    1b5a:	80 e0       	ldi	r24, 0x00	; 0
    1b5c:	90 e0       	ldi	r25, 0x00	; 0
    1b5e:	a0 e0       	ldi	r26, 0x00	; 0
    1b60:	b0 e4       	ldi	r27, 0x40	; 64
    1b62:	89 8f       	std	Y+25, r24	; 0x19
    1b64:	9a 8f       	std	Y+26, r25	; 0x1a
    1b66:	ab 8f       	std	Y+27, r26	; 0x1b
    1b68:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b6a:	69 8d       	ldd	r22, Y+25	; 0x19
    1b6c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1b6e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1b70:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1b72:	20 e0       	ldi	r18, 0x00	; 0
    1b74:	30 e0       	ldi	r19, 0x00	; 0
    1b76:	4a ef       	ldi	r20, 0xFA	; 250
    1b78:	54 e4       	ldi	r21, 0x44	; 68
    1b7a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b7e:	dc 01       	movw	r26, r24
    1b80:	cb 01       	movw	r24, r22
    1b82:	8d 8b       	std	Y+21, r24	; 0x15
    1b84:	9e 8b       	std	Y+22, r25	; 0x16
    1b86:	af 8b       	std	Y+23, r26	; 0x17
    1b88:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1b8a:	6d 89       	ldd	r22, Y+21	; 0x15
    1b8c:	7e 89       	ldd	r23, Y+22	; 0x16
    1b8e:	8f 89       	ldd	r24, Y+23	; 0x17
    1b90:	98 8d       	ldd	r25, Y+24	; 0x18
    1b92:	20 e0       	ldi	r18, 0x00	; 0
    1b94:	30 e0       	ldi	r19, 0x00	; 0
    1b96:	40 e8       	ldi	r20, 0x80	; 128
    1b98:	5f e3       	ldi	r21, 0x3F	; 63
    1b9a:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1b9e:	88 23       	and	r24, r24
    1ba0:	2c f4       	brge	.+10     	; 0x1bac <Lcd_Init+0x376>
		__ticks = 1;
    1ba2:	81 e0       	ldi	r24, 0x01	; 1
    1ba4:	90 e0       	ldi	r25, 0x00	; 0
    1ba6:	9c 8b       	std	Y+20, r25	; 0x14
    1ba8:	8b 8b       	std	Y+19, r24	; 0x13
    1baa:	3f c0       	rjmp	.+126    	; 0x1c2a <Lcd_Init+0x3f4>
	else if (__tmp > 65535)
    1bac:	6d 89       	ldd	r22, Y+21	; 0x15
    1bae:	7e 89       	ldd	r23, Y+22	; 0x16
    1bb0:	8f 89       	ldd	r24, Y+23	; 0x17
    1bb2:	98 8d       	ldd	r25, Y+24	; 0x18
    1bb4:	20 e0       	ldi	r18, 0x00	; 0
    1bb6:	3f ef       	ldi	r19, 0xFF	; 255
    1bb8:	4f e7       	ldi	r20, 0x7F	; 127
    1bba:	57 e4       	ldi	r21, 0x47	; 71
    1bbc:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1bc0:	18 16       	cp	r1, r24
    1bc2:	4c f5       	brge	.+82     	; 0x1c16 <Lcd_Init+0x3e0>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1bc4:	69 8d       	ldd	r22, Y+25	; 0x19
    1bc6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1bc8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1bca:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1bcc:	20 e0       	ldi	r18, 0x00	; 0
    1bce:	30 e0       	ldi	r19, 0x00	; 0
    1bd0:	40 e2       	ldi	r20, 0x20	; 32
    1bd2:	51 e4       	ldi	r21, 0x41	; 65
    1bd4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1bd8:	dc 01       	movw	r26, r24
    1bda:	cb 01       	movw	r24, r22
    1bdc:	bc 01       	movw	r22, r24
    1bde:	cd 01       	movw	r24, r26
    1be0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1be4:	dc 01       	movw	r26, r24
    1be6:	cb 01       	movw	r24, r22
    1be8:	9c 8b       	std	Y+20, r25	; 0x14
    1bea:	8b 8b       	std	Y+19, r24	; 0x13
    1bec:	0f c0       	rjmp	.+30     	; 0x1c0c <Lcd_Init+0x3d6>
    1bee:	88 ec       	ldi	r24, 0xC8	; 200
    1bf0:	90 e0       	ldi	r25, 0x00	; 0
    1bf2:	9a 8b       	std	Y+18, r25	; 0x12
    1bf4:	89 8b       	std	Y+17, r24	; 0x11
    1bf6:	89 89       	ldd	r24, Y+17	; 0x11
    1bf8:	9a 89       	ldd	r25, Y+18	; 0x12
    1bfa:	01 97       	sbiw	r24, 0x01	; 1
    1bfc:	f1 f7       	brne	.-4      	; 0x1bfa <Lcd_Init+0x3c4>
    1bfe:	9a 8b       	std	Y+18, r25	; 0x12
    1c00:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1c02:	8b 89       	ldd	r24, Y+19	; 0x13
    1c04:	9c 89       	ldd	r25, Y+20	; 0x14
    1c06:	01 97       	sbiw	r24, 0x01	; 1
    1c08:	9c 8b       	std	Y+20, r25	; 0x14
    1c0a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1c0c:	8b 89       	ldd	r24, Y+19	; 0x13
    1c0e:	9c 89       	ldd	r25, Y+20	; 0x14
    1c10:	00 97       	sbiw	r24, 0x00	; 0
    1c12:	69 f7       	brne	.-38     	; 0x1bee <Lcd_Init+0x3b8>
    1c14:	14 c0       	rjmp	.+40     	; 0x1c3e <Lcd_Init+0x408>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1c16:	6d 89       	ldd	r22, Y+21	; 0x15
    1c18:	7e 89       	ldd	r23, Y+22	; 0x16
    1c1a:	8f 89       	ldd	r24, Y+23	; 0x17
    1c1c:	98 8d       	ldd	r25, Y+24	; 0x18
    1c1e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c22:	dc 01       	movw	r26, r24
    1c24:	cb 01       	movw	r24, r22
    1c26:	9c 8b       	std	Y+20, r25	; 0x14
    1c28:	8b 8b       	std	Y+19, r24	; 0x13
    1c2a:	8b 89       	ldd	r24, Y+19	; 0x13
    1c2c:	9c 89       	ldd	r25, Y+20	; 0x14
    1c2e:	98 8b       	std	Y+16, r25	; 0x10
    1c30:	8f 87       	std	Y+15, r24	; 0x0f
    1c32:	8f 85       	ldd	r24, Y+15	; 0x0f
    1c34:	98 89       	ldd	r25, Y+16	; 0x10
    1c36:	01 97       	sbiw	r24, 0x01	; 1
    1c38:	f1 f7       	brne	.-4      	; 0x1c36 <Lcd_Init+0x400>
    1c3a:	98 8b       	std	Y+16, r25	; 0x10
    1c3c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(2);


	Lcd_SendCommand(0x06);   // Entry mode. (No display shift , AC increase)
    1c3e:	86 e0       	ldi	r24, 0x06	; 6
    1c40:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>
    1c44:	80 e0       	ldi	r24, 0x00	; 0
    1c46:	90 e0       	ldi	r25, 0x00	; 0
    1c48:	a0 e8       	ldi	r26, 0x80	; 128
    1c4a:	bf e3       	ldi	r27, 0x3F	; 63
    1c4c:	8b 87       	std	Y+11, r24	; 0x0b
    1c4e:	9c 87       	std	Y+12, r25	; 0x0c
    1c50:	ad 87       	std	Y+13, r26	; 0x0d
    1c52:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c54:	6b 85       	ldd	r22, Y+11	; 0x0b
    1c56:	7c 85       	ldd	r23, Y+12	; 0x0c
    1c58:	8d 85       	ldd	r24, Y+13	; 0x0d
    1c5a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1c5c:	20 e0       	ldi	r18, 0x00	; 0
    1c5e:	30 e0       	ldi	r19, 0x00	; 0
    1c60:	4a ef       	ldi	r20, 0xFA	; 250
    1c62:	54 e4       	ldi	r21, 0x44	; 68
    1c64:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c68:	dc 01       	movw	r26, r24
    1c6a:	cb 01       	movw	r24, r22
    1c6c:	8f 83       	std	Y+7, r24	; 0x07
    1c6e:	98 87       	std	Y+8, r25	; 0x08
    1c70:	a9 87       	std	Y+9, r26	; 0x09
    1c72:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1c74:	6f 81       	ldd	r22, Y+7	; 0x07
    1c76:	78 85       	ldd	r23, Y+8	; 0x08
    1c78:	89 85       	ldd	r24, Y+9	; 0x09
    1c7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c7c:	20 e0       	ldi	r18, 0x00	; 0
    1c7e:	30 e0       	ldi	r19, 0x00	; 0
    1c80:	40 e8       	ldi	r20, 0x80	; 128
    1c82:	5f e3       	ldi	r21, 0x3F	; 63
    1c84:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1c88:	88 23       	and	r24, r24
    1c8a:	2c f4       	brge	.+10     	; 0x1c96 <Lcd_Init+0x460>
		__ticks = 1;
    1c8c:	81 e0       	ldi	r24, 0x01	; 1
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	9e 83       	std	Y+6, r25	; 0x06
    1c92:	8d 83       	std	Y+5, r24	; 0x05
    1c94:	3f c0       	rjmp	.+126    	; 0x1d14 <Lcd_Init+0x4de>
	else if (__tmp > 65535)
    1c96:	6f 81       	ldd	r22, Y+7	; 0x07
    1c98:	78 85       	ldd	r23, Y+8	; 0x08
    1c9a:	89 85       	ldd	r24, Y+9	; 0x09
    1c9c:	9a 85       	ldd	r25, Y+10	; 0x0a
    1c9e:	20 e0       	ldi	r18, 0x00	; 0
    1ca0:	3f ef       	ldi	r19, 0xFF	; 255
    1ca2:	4f e7       	ldi	r20, 0x7F	; 127
    1ca4:	57 e4       	ldi	r21, 0x47	; 71
    1ca6:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1caa:	18 16       	cp	r1, r24
    1cac:	4c f5       	brge	.+82     	; 0x1d00 <Lcd_Init+0x4ca>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cae:	6b 85       	ldd	r22, Y+11	; 0x0b
    1cb0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1cb2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1cb4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1cb6:	20 e0       	ldi	r18, 0x00	; 0
    1cb8:	30 e0       	ldi	r19, 0x00	; 0
    1cba:	40 e2       	ldi	r20, 0x20	; 32
    1cbc:	51 e4       	ldi	r21, 0x41	; 65
    1cbe:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1cc2:	dc 01       	movw	r26, r24
    1cc4:	cb 01       	movw	r24, r22
    1cc6:	bc 01       	movw	r22, r24
    1cc8:	cd 01       	movw	r24, r26
    1cca:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1cce:	dc 01       	movw	r26, r24
    1cd0:	cb 01       	movw	r24, r22
    1cd2:	9e 83       	std	Y+6, r25	; 0x06
    1cd4:	8d 83       	std	Y+5, r24	; 0x05
    1cd6:	0f c0       	rjmp	.+30     	; 0x1cf6 <Lcd_Init+0x4c0>
    1cd8:	88 ec       	ldi	r24, 0xC8	; 200
    1cda:	90 e0       	ldi	r25, 0x00	; 0
    1cdc:	9c 83       	std	Y+4, r25	; 0x04
    1cde:	8b 83       	std	Y+3, r24	; 0x03
    1ce0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ce2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ce4:	01 97       	sbiw	r24, 0x01	; 1
    1ce6:	f1 f7       	brne	.-4      	; 0x1ce4 <Lcd_Init+0x4ae>
    1ce8:	9c 83       	std	Y+4, r25	; 0x04
    1cea:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cec:	8d 81       	ldd	r24, Y+5	; 0x05
    1cee:	9e 81       	ldd	r25, Y+6	; 0x06
    1cf0:	01 97       	sbiw	r24, 0x01	; 1
    1cf2:	9e 83       	std	Y+6, r25	; 0x06
    1cf4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cf6:	8d 81       	ldd	r24, Y+5	; 0x05
    1cf8:	9e 81       	ldd	r25, Y+6	; 0x06
    1cfa:	00 97       	sbiw	r24, 0x00	; 0
    1cfc:	69 f7       	brne	.-38     	; 0x1cd8 <Lcd_Init+0x4a2>
    1cfe:	14 c0       	rjmp	.+40     	; 0x1d28 <Lcd_Init+0x4f2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d00:	6f 81       	ldd	r22, Y+7	; 0x07
    1d02:	78 85       	ldd	r23, Y+8	; 0x08
    1d04:	89 85       	ldd	r24, Y+9	; 0x09
    1d06:	9a 85       	ldd	r25, Y+10	; 0x0a
    1d08:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d0c:	dc 01       	movw	r26, r24
    1d0e:	cb 01       	movw	r24, r22
    1d10:	9e 83       	std	Y+6, r25	; 0x06
    1d12:	8d 83       	std	Y+5, r24	; 0x05
    1d14:	8d 81       	ldd	r24, Y+5	; 0x05
    1d16:	9e 81       	ldd	r25, Y+6	; 0x06
    1d18:	9a 83       	std	Y+2, r25	; 0x02
    1d1a:	89 83       	std	Y+1, r24	; 0x01
    1d1c:	89 81       	ldd	r24, Y+1	; 0x01
    1d1e:	9a 81       	ldd	r25, Y+2	; 0x02
    1d20:	01 97       	sbiw	r24, 0x01	; 1
    1d22:	f1 f7       	brne	.-4      	; 0x1d20 <Lcd_Init+0x4ea>
    1d24:	9a 83       	std	Y+2, r25	; 0x02
    1d26:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
}
    1d28:	ca 5b       	subi	r28, 0xBA	; 186
    1d2a:	df 4f       	sbci	r29, 0xFF	; 255
    1d2c:	0f b6       	in	r0, 0x3f	; 63
    1d2e:	f8 94       	cli
    1d30:	de bf       	out	0x3e, r29	; 62
    1d32:	0f be       	out	0x3f, r0	; 63
    1d34:	cd bf       	out	0x3d, r28	; 61
    1d36:	cf 91       	pop	r28
    1d38:	df 91       	pop	r29
    1d3a:	1f 91       	pop	r17
    1d3c:	0f 91       	pop	r16
    1d3e:	08 95       	ret

00001d40 <Lcd_SendCommand>:

void Lcd_SendCommand(u8 Command)
{
    1d40:	df 93       	push	r29
    1d42:	cf 93       	push	r28
    1d44:	cd b7       	in	r28, 0x3d	; 61
    1d46:	de b7       	in	r29, 0x3e	; 62
    1d48:	2f 97       	sbiw	r28, 0x0f	; 15
    1d4a:	0f b6       	in	r0, 0x3f	; 63
    1d4c:	f8 94       	cli
    1d4e:	de bf       	out	0x3e, r29	; 62
    1d50:	0f be       	out	0x3f, r0	; 63
    1d52:	cd bf       	out	0x3d, r28	; 61
    1d54:	8f 87       	std	Y+15, r24	; 0x0f
	// Write 0 on RS pin to select instruction register.
	Dio_WritePin(PH_PORTC, PIN_0, LOW_LEVEL);
    1d56:	83 e0       	ldi	r24, 0x03	; 3
    1d58:	60 e0       	ldi	r22, 0x00	; 0
    1d5a:	40 e0       	ldi	r20, 0x00	; 0
    1d5c:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Dio_WritePin>

	// Write 0 on RW pin to select write command.
	Dio_WritePin(PH_PORTC, PIN_1, LOW_LEVEL);
    1d60:	83 e0       	ldi	r24, 0x03	; 3
    1d62:	61 e0       	ldi	r22, 0x01	; 1
    1d64:	40 e0       	ldi	r20, 0x00	; 0
    1d66:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Dio_WritePin>

	// Output
	Dio_WritePort(PH_PORTD, Command);
    1d6a:	84 e0       	ldi	r24, 0x04	; 4
    1d6c:	6f 85       	ldd	r22, Y+15	; 0x0f
    1d6e:	0e 94 25 09 	call	0x124a	; 0x124a <Dio_WritePort>

	// Write 1 on enable pin
	Dio_WritePin(PH_PORTC, PIN_2, HIGH_LEVEL);
    1d72:	83 e0       	ldi	r24, 0x03	; 3
    1d74:	62 e0       	ldi	r22, 0x02	; 2
    1d76:	41 e0       	ldi	r20, 0x01	; 1
    1d78:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Dio_WritePin>
    1d7c:	80 e0       	ldi	r24, 0x00	; 0
    1d7e:	90 e0       	ldi	r25, 0x00	; 0
    1d80:	a0 e0       	ldi	r26, 0x00	; 0
    1d82:	b0 e4       	ldi	r27, 0x40	; 64
    1d84:	8b 87       	std	Y+11, r24	; 0x0b
    1d86:	9c 87       	std	Y+12, r25	; 0x0c
    1d88:	ad 87       	std	Y+13, r26	; 0x0d
    1d8a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d8c:	6b 85       	ldd	r22, Y+11	; 0x0b
    1d8e:	7c 85       	ldd	r23, Y+12	; 0x0c
    1d90:	8d 85       	ldd	r24, Y+13	; 0x0d
    1d92:	9e 85       	ldd	r25, Y+14	; 0x0e
    1d94:	20 e0       	ldi	r18, 0x00	; 0
    1d96:	30 e0       	ldi	r19, 0x00	; 0
    1d98:	4a ef       	ldi	r20, 0xFA	; 250
    1d9a:	54 e4       	ldi	r21, 0x44	; 68
    1d9c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1da0:	dc 01       	movw	r26, r24
    1da2:	cb 01       	movw	r24, r22
    1da4:	8f 83       	std	Y+7, r24	; 0x07
    1da6:	98 87       	std	Y+8, r25	; 0x08
    1da8:	a9 87       	std	Y+9, r26	; 0x09
    1daa:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1dac:	6f 81       	ldd	r22, Y+7	; 0x07
    1dae:	78 85       	ldd	r23, Y+8	; 0x08
    1db0:	89 85       	ldd	r24, Y+9	; 0x09
    1db2:	9a 85       	ldd	r25, Y+10	; 0x0a
    1db4:	20 e0       	ldi	r18, 0x00	; 0
    1db6:	30 e0       	ldi	r19, 0x00	; 0
    1db8:	40 e8       	ldi	r20, 0x80	; 128
    1dba:	5f e3       	ldi	r21, 0x3F	; 63
    1dbc:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1dc0:	88 23       	and	r24, r24
    1dc2:	2c f4       	brge	.+10     	; 0x1dce <Lcd_SendCommand+0x8e>
		__ticks = 1;
    1dc4:	81 e0       	ldi	r24, 0x01	; 1
    1dc6:	90 e0       	ldi	r25, 0x00	; 0
    1dc8:	9e 83       	std	Y+6, r25	; 0x06
    1dca:	8d 83       	std	Y+5, r24	; 0x05
    1dcc:	3f c0       	rjmp	.+126    	; 0x1e4c <Lcd_SendCommand+0x10c>
	else if (__tmp > 65535)
    1dce:	6f 81       	ldd	r22, Y+7	; 0x07
    1dd0:	78 85       	ldd	r23, Y+8	; 0x08
    1dd2:	89 85       	ldd	r24, Y+9	; 0x09
    1dd4:	9a 85       	ldd	r25, Y+10	; 0x0a
    1dd6:	20 e0       	ldi	r18, 0x00	; 0
    1dd8:	3f ef       	ldi	r19, 0xFF	; 255
    1dda:	4f e7       	ldi	r20, 0x7F	; 127
    1ddc:	57 e4       	ldi	r21, 0x47	; 71
    1dde:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1de2:	18 16       	cp	r1, r24
    1de4:	4c f5       	brge	.+82     	; 0x1e38 <Lcd_SendCommand+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1de6:	6b 85       	ldd	r22, Y+11	; 0x0b
    1de8:	7c 85       	ldd	r23, Y+12	; 0x0c
    1dea:	8d 85       	ldd	r24, Y+13	; 0x0d
    1dec:	9e 85       	ldd	r25, Y+14	; 0x0e
    1dee:	20 e0       	ldi	r18, 0x00	; 0
    1df0:	30 e0       	ldi	r19, 0x00	; 0
    1df2:	40 e2       	ldi	r20, 0x20	; 32
    1df4:	51 e4       	ldi	r21, 0x41	; 65
    1df6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1dfa:	dc 01       	movw	r26, r24
    1dfc:	cb 01       	movw	r24, r22
    1dfe:	bc 01       	movw	r22, r24
    1e00:	cd 01       	movw	r24, r26
    1e02:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e06:	dc 01       	movw	r26, r24
    1e08:	cb 01       	movw	r24, r22
    1e0a:	9e 83       	std	Y+6, r25	; 0x06
    1e0c:	8d 83       	std	Y+5, r24	; 0x05
    1e0e:	0f c0       	rjmp	.+30     	; 0x1e2e <Lcd_SendCommand+0xee>
    1e10:	88 ec       	ldi	r24, 0xC8	; 200
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	9c 83       	std	Y+4, r25	; 0x04
    1e16:	8b 83       	std	Y+3, r24	; 0x03
    1e18:	8b 81       	ldd	r24, Y+3	; 0x03
    1e1a:	9c 81       	ldd	r25, Y+4	; 0x04
    1e1c:	01 97       	sbiw	r24, 0x01	; 1
    1e1e:	f1 f7       	brne	.-4      	; 0x1e1c <Lcd_SendCommand+0xdc>
    1e20:	9c 83       	std	Y+4, r25	; 0x04
    1e22:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e24:	8d 81       	ldd	r24, Y+5	; 0x05
    1e26:	9e 81       	ldd	r25, Y+6	; 0x06
    1e28:	01 97       	sbiw	r24, 0x01	; 1
    1e2a:	9e 83       	std	Y+6, r25	; 0x06
    1e2c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e2e:	8d 81       	ldd	r24, Y+5	; 0x05
    1e30:	9e 81       	ldd	r25, Y+6	; 0x06
    1e32:	00 97       	sbiw	r24, 0x00	; 0
    1e34:	69 f7       	brne	.-38     	; 0x1e10 <Lcd_SendCommand+0xd0>
    1e36:	14 c0       	rjmp	.+40     	; 0x1e60 <Lcd_SendCommand+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e38:	6f 81       	ldd	r22, Y+7	; 0x07
    1e3a:	78 85       	ldd	r23, Y+8	; 0x08
    1e3c:	89 85       	ldd	r24, Y+9	; 0x09
    1e3e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e40:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1e44:	dc 01       	movw	r26, r24
    1e46:	cb 01       	movw	r24, r22
    1e48:	9e 83       	std	Y+6, r25	; 0x06
    1e4a:	8d 83       	std	Y+5, r24	; 0x05
    1e4c:	8d 81       	ldd	r24, Y+5	; 0x05
    1e4e:	9e 81       	ldd	r25, Y+6	; 0x06
    1e50:	9a 83       	std	Y+2, r25	; 0x02
    1e52:	89 83       	std	Y+1, r24	; 0x01
    1e54:	89 81       	ldd	r24, Y+1	; 0x01
    1e56:	9a 81       	ldd	r25, Y+2	; 0x02
    1e58:	01 97       	sbiw	r24, 0x01	; 1
    1e5a:	f1 f7       	brne	.-4      	; 0x1e58 <Lcd_SendCommand+0x118>
    1e5c:	9a 83       	std	Y+2, r25	; 0x02
    1e5e:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	// Write 0 on enable pin.
	Dio_WritePin(PH_PORTC, PIN_2, LOW_LEVEL);
    1e60:	83 e0       	ldi	r24, 0x03	; 3
    1e62:	62 e0       	ldi	r22, 0x02	; 2
    1e64:	40 e0       	ldi	r20, 0x00	; 0
    1e66:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Dio_WritePin>

}
    1e6a:	2f 96       	adiw	r28, 0x0f	; 15
    1e6c:	0f b6       	in	r0, 0x3f	; 63
    1e6e:	f8 94       	cli
    1e70:	de bf       	out	0x3e, r29	; 62
    1e72:	0f be       	out	0x3f, r0	; 63
    1e74:	cd bf       	out	0x3d, r28	; 61
    1e76:	cf 91       	pop	r28
    1e78:	df 91       	pop	r29
    1e7a:	08 95       	ret

00001e7c <Lcd_SendChar>:

void Lcd_SendChar(u8 Char)
{
    1e7c:	df 93       	push	r29
    1e7e:	cf 93       	push	r28
    1e80:	cd b7       	in	r28, 0x3d	; 61
    1e82:	de b7       	in	r29, 0x3e	; 62
    1e84:	2f 97       	sbiw	r28, 0x0f	; 15
    1e86:	0f b6       	in	r0, 0x3f	; 63
    1e88:	f8 94       	cli
    1e8a:	de bf       	out	0x3e, r29	; 62
    1e8c:	0f be       	out	0x3f, r0	; 63
    1e8e:	cd bf       	out	0x3d, r28	; 61
    1e90:	8f 87       	std	Y+15, r24	; 0x0f
	// Write 1 on RS pin to select data register.
	Dio_WritePin(PH_PORTC, PIN_0, HIGH_LEVEL);
    1e92:	83 e0       	ldi	r24, 0x03	; 3
    1e94:	60 e0       	ldi	r22, 0x00	; 0
    1e96:	41 e0       	ldi	r20, 0x01	; 1
    1e98:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Dio_WritePin>

	// Write 0 on RW pin to select write command.
	Dio_WritePin(PH_PORTC, PIN_1, LOW_LEVEL);
    1e9c:	83 e0       	ldi	r24, 0x03	; 3
    1e9e:	61 e0       	ldi	r22, 0x01	; 1
    1ea0:	40 e0       	ldi	r20, 0x00	; 0
    1ea2:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Dio_WritePin>

	// Output
	Dio_WritePort(PH_PORTD, Char);
    1ea6:	84 e0       	ldi	r24, 0x04	; 4
    1ea8:	6f 85       	ldd	r22, Y+15	; 0x0f
    1eaa:	0e 94 25 09 	call	0x124a	; 0x124a <Dio_WritePort>

	// Write 1 on enable pin
	Dio_WritePin(PH_PORTC, PIN_2, HIGH_LEVEL);
    1eae:	83 e0       	ldi	r24, 0x03	; 3
    1eb0:	62 e0       	ldi	r22, 0x02	; 2
    1eb2:	41 e0       	ldi	r20, 0x01	; 1
    1eb4:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Dio_WritePin>
    1eb8:	80 e0       	ldi	r24, 0x00	; 0
    1eba:	90 e0       	ldi	r25, 0x00	; 0
    1ebc:	a0 e0       	ldi	r26, 0x00	; 0
    1ebe:	b0 e4       	ldi	r27, 0x40	; 64
    1ec0:	8b 87       	std	Y+11, r24	; 0x0b
    1ec2:	9c 87       	std	Y+12, r25	; 0x0c
    1ec4:	ad 87       	std	Y+13, r26	; 0x0d
    1ec6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ec8:	6b 85       	ldd	r22, Y+11	; 0x0b
    1eca:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ecc:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ece:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ed0:	20 e0       	ldi	r18, 0x00	; 0
    1ed2:	30 e0       	ldi	r19, 0x00	; 0
    1ed4:	4a ef       	ldi	r20, 0xFA	; 250
    1ed6:	54 e4       	ldi	r21, 0x44	; 68
    1ed8:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1edc:	dc 01       	movw	r26, r24
    1ede:	cb 01       	movw	r24, r22
    1ee0:	8f 83       	std	Y+7, r24	; 0x07
    1ee2:	98 87       	std	Y+8, r25	; 0x08
    1ee4:	a9 87       	std	Y+9, r26	; 0x09
    1ee6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1ee8:	6f 81       	ldd	r22, Y+7	; 0x07
    1eea:	78 85       	ldd	r23, Y+8	; 0x08
    1eec:	89 85       	ldd	r24, Y+9	; 0x09
    1eee:	9a 85       	ldd	r25, Y+10	; 0x0a
    1ef0:	20 e0       	ldi	r18, 0x00	; 0
    1ef2:	30 e0       	ldi	r19, 0x00	; 0
    1ef4:	40 e8       	ldi	r20, 0x80	; 128
    1ef6:	5f e3       	ldi	r21, 0x3F	; 63
    1ef8:	0e 94 71 03 	call	0x6e2	; 0x6e2 <__ltsf2>
    1efc:	88 23       	and	r24, r24
    1efe:	2c f4       	brge	.+10     	; 0x1f0a <Lcd_SendChar+0x8e>
		__ticks = 1;
    1f00:	81 e0       	ldi	r24, 0x01	; 1
    1f02:	90 e0       	ldi	r25, 0x00	; 0
    1f04:	9e 83       	std	Y+6, r25	; 0x06
    1f06:	8d 83       	std	Y+5, r24	; 0x05
    1f08:	3f c0       	rjmp	.+126    	; 0x1f88 <Lcd_SendChar+0x10c>
	else if (__tmp > 65535)
    1f0a:	6f 81       	ldd	r22, Y+7	; 0x07
    1f0c:	78 85       	ldd	r23, Y+8	; 0x08
    1f0e:	89 85       	ldd	r24, Y+9	; 0x09
    1f10:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f12:	20 e0       	ldi	r18, 0x00	; 0
    1f14:	3f ef       	ldi	r19, 0xFF	; 255
    1f16:	4f e7       	ldi	r20, 0x7F	; 127
    1f18:	57 e4       	ldi	r21, 0x47	; 71
    1f1a:	0e 94 11 03 	call	0x622	; 0x622 <__gtsf2>
    1f1e:	18 16       	cp	r1, r24
    1f20:	4c f5       	brge	.+82     	; 0x1f74 <Lcd_SendChar+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1f22:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f24:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f26:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f28:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f2a:	20 e0       	ldi	r18, 0x00	; 0
    1f2c:	30 e0       	ldi	r19, 0x00	; 0
    1f2e:	40 e2       	ldi	r20, 0x20	; 32
    1f30:	51 e4       	ldi	r21, 0x41	; 65
    1f32:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f36:	dc 01       	movw	r26, r24
    1f38:	cb 01       	movw	r24, r22
    1f3a:	bc 01       	movw	r22, r24
    1f3c:	cd 01       	movw	r24, r26
    1f3e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f42:	dc 01       	movw	r26, r24
    1f44:	cb 01       	movw	r24, r22
    1f46:	9e 83       	std	Y+6, r25	; 0x06
    1f48:	8d 83       	std	Y+5, r24	; 0x05
    1f4a:	0f c0       	rjmp	.+30     	; 0x1f6a <Lcd_SendChar+0xee>
    1f4c:	88 ec       	ldi	r24, 0xC8	; 200
    1f4e:	90 e0       	ldi	r25, 0x00	; 0
    1f50:	9c 83       	std	Y+4, r25	; 0x04
    1f52:	8b 83       	std	Y+3, r24	; 0x03
    1f54:	8b 81       	ldd	r24, Y+3	; 0x03
    1f56:	9c 81       	ldd	r25, Y+4	; 0x04
    1f58:	01 97       	sbiw	r24, 0x01	; 1
    1f5a:	f1 f7       	brne	.-4      	; 0x1f58 <Lcd_SendChar+0xdc>
    1f5c:	9c 83       	std	Y+4, r25	; 0x04
    1f5e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f60:	8d 81       	ldd	r24, Y+5	; 0x05
    1f62:	9e 81       	ldd	r25, Y+6	; 0x06
    1f64:	01 97       	sbiw	r24, 0x01	; 1
    1f66:	9e 83       	std	Y+6, r25	; 0x06
    1f68:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f6a:	8d 81       	ldd	r24, Y+5	; 0x05
    1f6c:	9e 81       	ldd	r25, Y+6	; 0x06
    1f6e:	00 97       	sbiw	r24, 0x00	; 0
    1f70:	69 f7       	brne	.-38     	; 0x1f4c <Lcd_SendChar+0xd0>
    1f72:	14 c0       	rjmp	.+40     	; 0x1f9c <Lcd_SendChar+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f74:	6f 81       	ldd	r22, Y+7	; 0x07
    1f76:	78 85       	ldd	r23, Y+8	; 0x08
    1f78:	89 85       	ldd	r24, Y+9	; 0x09
    1f7a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f7c:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f80:	dc 01       	movw	r26, r24
    1f82:	cb 01       	movw	r24, r22
    1f84:	9e 83       	std	Y+6, r25	; 0x06
    1f86:	8d 83       	std	Y+5, r24	; 0x05
    1f88:	8d 81       	ldd	r24, Y+5	; 0x05
    1f8a:	9e 81       	ldd	r25, Y+6	; 0x06
    1f8c:	9a 83       	std	Y+2, r25	; 0x02
    1f8e:	89 83       	std	Y+1, r24	; 0x01
    1f90:	89 81       	ldd	r24, Y+1	; 0x01
    1f92:	9a 81       	ldd	r25, Y+2	; 0x02
    1f94:	01 97       	sbiw	r24, 0x01	; 1
    1f96:	f1 f7       	brne	.-4      	; 0x1f94 <Lcd_SendChar+0x118>
    1f98:	9a 83       	std	Y+2, r25	; 0x02
    1f9a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	// Write 0 on enable pin.
	Dio_WritePin(PH_PORTC, PIN_2, LOW_LEVEL);
    1f9c:	83 e0       	ldi	r24, 0x03	; 3
    1f9e:	62 e0       	ldi	r22, 0x02	; 2
    1fa0:	40 e0       	ldi	r20, 0x00	; 0
    1fa2:	0e 94 4f 07 	call	0xe9e	; 0xe9e <Dio_WritePin>

}
    1fa6:	2f 96       	adiw	r28, 0x0f	; 15
    1fa8:	0f b6       	in	r0, 0x3f	; 63
    1faa:	f8 94       	cli
    1fac:	de bf       	out	0x3e, r29	; 62
    1fae:	0f be       	out	0x3f, r0	; 63
    1fb0:	cd bf       	out	0x3d, r28	; 61
    1fb2:	cf 91       	pop	r28
    1fb4:	df 91       	pop	r29
    1fb6:	08 95       	ret

00001fb8 <Lcd_SendString>:


void Lcd_SendString(u8 *ptr)
{
    1fb8:	df 93       	push	r29
    1fba:	cf 93       	push	r28
    1fbc:	00 d0       	rcall	.+0      	; 0x1fbe <Lcd_SendString+0x6>
    1fbe:	cd b7       	in	r28, 0x3d	; 61
    1fc0:	de b7       	in	r29, 0x3e	; 62
    1fc2:	9a 83       	std	Y+2, r25	; 0x02
    1fc4:	89 83       	std	Y+1, r24	; 0x01
    1fc6:	0a c0       	rjmp	.+20     	; 0x1fdc <Lcd_SendString+0x24>
	while(*ptr != 0)
	{
		Lcd_SendChar(*ptr);
    1fc8:	e9 81       	ldd	r30, Y+1	; 0x01
    1fca:	fa 81       	ldd	r31, Y+2	; 0x02
    1fcc:	80 81       	ld	r24, Z
    1fce:	0e 94 3e 0f 	call	0x1e7c	; 0x1e7c <Lcd_SendChar>
		ptr++;
    1fd2:	89 81       	ldd	r24, Y+1	; 0x01
    1fd4:	9a 81       	ldd	r25, Y+2	; 0x02
    1fd6:	01 96       	adiw	r24, 0x01	; 1
    1fd8:	9a 83       	std	Y+2, r25	; 0x02
    1fda:	89 83       	std	Y+1, r24	; 0x01
}


void Lcd_SendString(u8 *ptr)
{
	while(*ptr != 0)
    1fdc:	e9 81       	ldd	r30, Y+1	; 0x01
    1fde:	fa 81       	ldd	r31, Y+2	; 0x02
    1fe0:	80 81       	ld	r24, Z
    1fe2:	88 23       	and	r24, r24
    1fe4:	89 f7       	brne	.-30     	; 0x1fc8 <Lcd_SendString+0x10>
	{
		Lcd_SendChar(*ptr);
		ptr++;
	}
}
    1fe6:	0f 90       	pop	r0
    1fe8:	0f 90       	pop	r0
    1fea:	cf 91       	pop	r28
    1fec:	df 91       	pop	r29
    1fee:	08 95       	ret

00001ff0 <Lcd_SetXY>:




void Lcd_SetXY(u8 x, u8 y )
{
    1ff0:	df 93       	push	r29
    1ff2:	cf 93       	push	r28
    1ff4:	00 d0       	rcall	.+0      	; 0x1ff6 <Lcd_SetXY+0x6>
    1ff6:	00 d0       	rcall	.+0      	; 0x1ff8 <Lcd_SetXY+0x8>
    1ff8:	00 d0       	rcall	.+0      	; 0x1ffa <Lcd_SetXY+0xa>
    1ffa:	cd b7       	in	r28, 0x3d	; 61
    1ffc:	de b7       	in	r29, 0x3e	; 62
    1ffe:	8b 83       	std	Y+3, r24	; 0x03
    2000:	6c 83       	std	Y+4, r22	; 0x04
	switch (y)
    2002:	8c 81       	ldd	r24, Y+4	; 0x04
    2004:	28 2f       	mov	r18, r24
    2006:	30 e0       	ldi	r19, 0x00	; 0
    2008:	3e 83       	std	Y+6, r19	; 0x06
    200a:	2d 83       	std	Y+5, r18	; 0x05
    200c:	8d 81       	ldd	r24, Y+5	; 0x05
    200e:	9e 81       	ldd	r25, Y+6	; 0x06
    2010:	81 30       	cpi	r24, 0x01	; 1
    2012:	91 05       	cpc	r25, r1
    2014:	31 f0       	breq	.+12     	; 0x2022 <Lcd_SetXY+0x32>
    2016:	2d 81       	ldd	r18, Y+5	; 0x05
    2018:	3e 81       	ldd	r19, Y+6	; 0x06
    201a:	22 30       	cpi	r18, 0x02	; 2
    201c:	31 05       	cpc	r19, r1
    201e:	91 f0       	breq	.+36     	; 0x2044 <Lcd_SetXY+0x54>
    2020:	21 c0       	rjmp	.+66     	; 0x2064 <Lcd_SetXY+0x74>
	{
	case FIRSTLINE:
	{
		Lcd_SendCommand(0x02);
    2022:	82 e0       	ldi	r24, 0x02	; 2
    2024:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>
		for(u8 i=1;i<x;i++)
    2028:	81 e0       	ldi	r24, 0x01	; 1
    202a:	8a 83       	std	Y+2, r24	; 0x02
    202c:	06 c0       	rjmp	.+12     	; 0x203a <Lcd_SetXY+0x4a>
		{
			Lcd_SendCommand(0x14);
    202e:	84 e1       	ldi	r24, 0x14	; 20
    2030:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>
	switch (y)
	{
	case FIRSTLINE:
	{
		Lcd_SendCommand(0x02);
		for(u8 i=1;i<x;i++)
    2034:	8a 81       	ldd	r24, Y+2	; 0x02
    2036:	8f 5f       	subi	r24, 0xFF	; 255
    2038:	8a 83       	std	Y+2, r24	; 0x02
    203a:	9a 81       	ldd	r25, Y+2	; 0x02
    203c:	8b 81       	ldd	r24, Y+3	; 0x03
    203e:	98 17       	cp	r25, r24
    2040:	b0 f3       	brcs	.-20     	; 0x202e <Lcd_SetXY+0x3e>
    2042:	10 c0       	rjmp	.+32     	; 0x2064 <Lcd_SetXY+0x74>

		break;
	}
	case SECONDLINE:
	{
		Lcd_SendCommand(0xA8);
    2044:	88 ea       	ldi	r24, 0xA8	; 168
    2046:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>

		for(u8 i=1;i<x;i++)
    204a:	81 e0       	ldi	r24, 0x01	; 1
    204c:	89 83       	std	Y+1, r24	; 0x01
    204e:	06 c0       	rjmp	.+12     	; 0x205c <Lcd_SetXY+0x6c>
		{
			Lcd_SendCommand(0x14);
    2050:	84 e1       	ldi	r24, 0x14	; 20
    2052:	0e 94 a0 0e 	call	0x1d40	; 0x1d40 <Lcd_SendCommand>
	}
	case SECONDLINE:
	{
		Lcd_SendCommand(0xA8);

		for(u8 i=1;i<x;i++)
    2056:	89 81       	ldd	r24, Y+1	; 0x01
    2058:	8f 5f       	subi	r24, 0xFF	; 255
    205a:	89 83       	std	Y+1, r24	; 0x01
    205c:	99 81       	ldd	r25, Y+1	; 0x01
    205e:	8b 81       	ldd	r24, Y+3	; 0x03
    2060:	98 17       	cp	r25, r24
    2062:	b0 f3       	brcs	.-20     	; 0x2050 <Lcd_SetXY+0x60>
		break;
	}


	}
}
    2064:	26 96       	adiw	r28, 0x06	; 6
    2066:	0f b6       	in	r0, 0x3f	; 63
    2068:	f8 94       	cli
    206a:	de bf       	out	0x3e, r29	; 62
    206c:	0f be       	out	0x3f, r0	; 63
    206e:	cd bf       	out	0x3d, r28	; 61
    2070:	cf 91       	pop	r28
    2072:	df 91       	pop	r29
    2074:	08 95       	ret

00002076 <__prologue_saves__>:
    2076:	2f 92       	push	r2
    2078:	3f 92       	push	r3
    207a:	4f 92       	push	r4
    207c:	5f 92       	push	r5
    207e:	6f 92       	push	r6
    2080:	7f 92       	push	r7
    2082:	8f 92       	push	r8
    2084:	9f 92       	push	r9
    2086:	af 92       	push	r10
    2088:	bf 92       	push	r11
    208a:	cf 92       	push	r12
    208c:	df 92       	push	r13
    208e:	ef 92       	push	r14
    2090:	ff 92       	push	r15
    2092:	0f 93       	push	r16
    2094:	1f 93       	push	r17
    2096:	cf 93       	push	r28
    2098:	df 93       	push	r29
    209a:	cd b7       	in	r28, 0x3d	; 61
    209c:	de b7       	in	r29, 0x3e	; 62
    209e:	ca 1b       	sub	r28, r26
    20a0:	db 0b       	sbc	r29, r27
    20a2:	0f b6       	in	r0, 0x3f	; 63
    20a4:	f8 94       	cli
    20a6:	de bf       	out	0x3e, r29	; 62
    20a8:	0f be       	out	0x3f, r0	; 63
    20aa:	cd bf       	out	0x3d, r28	; 61
    20ac:	09 94       	ijmp

000020ae <__epilogue_restores__>:
    20ae:	2a 88       	ldd	r2, Y+18	; 0x12
    20b0:	39 88       	ldd	r3, Y+17	; 0x11
    20b2:	48 88       	ldd	r4, Y+16	; 0x10
    20b4:	5f 84       	ldd	r5, Y+15	; 0x0f
    20b6:	6e 84       	ldd	r6, Y+14	; 0x0e
    20b8:	7d 84       	ldd	r7, Y+13	; 0x0d
    20ba:	8c 84       	ldd	r8, Y+12	; 0x0c
    20bc:	9b 84       	ldd	r9, Y+11	; 0x0b
    20be:	aa 84       	ldd	r10, Y+10	; 0x0a
    20c0:	b9 84       	ldd	r11, Y+9	; 0x09
    20c2:	c8 84       	ldd	r12, Y+8	; 0x08
    20c4:	df 80       	ldd	r13, Y+7	; 0x07
    20c6:	ee 80       	ldd	r14, Y+6	; 0x06
    20c8:	fd 80       	ldd	r15, Y+5	; 0x05
    20ca:	0c 81       	ldd	r16, Y+4	; 0x04
    20cc:	1b 81       	ldd	r17, Y+3	; 0x03
    20ce:	aa 81       	ldd	r26, Y+2	; 0x02
    20d0:	b9 81       	ldd	r27, Y+1	; 0x01
    20d2:	ce 0f       	add	r28, r30
    20d4:	d1 1d       	adc	r29, r1
    20d6:	0f b6       	in	r0, 0x3f	; 63
    20d8:	f8 94       	cli
    20da:	de bf       	out	0x3e, r29	; 62
    20dc:	0f be       	out	0x3f, r0	; 63
    20de:	cd bf       	out	0x3d, r28	; 61
    20e0:	ed 01       	movw	r28, r26
    20e2:	08 95       	ret

000020e4 <_exit>:
    20e4:	f8 94       	cli

000020e6 <__stop_program>:
    20e6:	ff cf       	rjmp	.-2      	; 0x20e6 <__stop_program>
