// Seed: 1592978291
module module_0 (
    input  id_0,
    input  id_1,
    output id_2
);
  real  id_3;
  logic id_4;
  assign id_2 = id_1;
endmodule
