Skills: Analog Layout fundamentals; Device matching; shielding; Isolation; ESD; Latchup; Antenna; EM; DFM; Physical verification; K2Ver; Hercules; Caliber; Assura; ICCT; Chip Assembly Router; Aprisa; VSR; post layout parasitic extraction; Nucleus (TI internal tool for ESD and Latchup); SPIRE (TI internal tool for EMIR analysis); Voltrace (TI internal tool for High voltage checks); Synchronicity; IC Manage; Gantt chart; Excel; Cadence; Data management; debugging; IQ; layout design; Linux; Windows; Solaris; Packaging; project management; quality; Real Time; Router; Meetings; Mentor
Experience: Engineering Project Manager at Aricent Inc.; Senior Analog Layout Engineer at Company Name; Member of Technical Staff at Company Name
Education: Bachelor of Engineering in Electrical and Electronics at Visvesvaraya Technological University
Summary: Eleven years of experience in Analog, RF and Mixed Signal Layout Design at module and Chip levels for 180nm, 65nm, 45nm, 28nm TSMC, 14FF Samsung foundry and 10nm Intel. Experienced in planning, tracking and executing tasks to meet desired deadlines.