# METHOD FOR FORMING FIELD EFFECT TRANSISTOR INTEGRATED CIRCUITS HAVING A PATTERN OF NARROW DIMENSIONED DIELECTRIC REGIONS AND RESULTING STRUCTURES