0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/regfile.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/regfile.srcs/sim_1/new/regfile_tb.sv,1699767115,systemVerilog,,,,regfile_tb,,uvm,,,,,,
C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/regfile.srcs/sources_1/new/regfile.sv,1699767058,systemVerilog,,C:/Users/JohnPC/Documents/GitHub/CMPE_Capstone/CODE/hdl/regfile/regfile.srcs/sim_1/new/regfile_tb.sv,,regfile,,uvm,,,,,,
