<stg><name>softmax<10u, 128u>_Pipeline_calc_sums_and_max</name>


<trans_list>

<trans id="404" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="378" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="379" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="380" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="381" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="382" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="383" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="384" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="385" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="386" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="389" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="392" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="393" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="394" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="395" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="396" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="397" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="398" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="400" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %softmax_max_10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_10"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %softmax_max_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_11"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %softmax_max_12 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_12"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %softmax_max_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_13"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %softmax_max_14 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %softmax_max_15 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_15"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %softmax_max_16 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_16"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:7 %softmax_max_17 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_17"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:8 %softmax_max_18 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_18"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:9 %softmax_max_19 = alloca i32 1

]]></Node>
<StgValue><ssdm name="softmax_max_19"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:10 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_feature_map_stream128, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %sum_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_reload

]]></Node>
<StgValue><ssdm name="sum_reload_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %sum_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1_reload

]]></Node>
<StgValue><ssdm name="sum_1_reload_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:14 %sum_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_2_reload

]]></Node>
<StgValue><ssdm name="sum_2_reload_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %sum_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_3_reload

]]></Node>
<StgValue><ssdm name="sum_3_reload_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:16 %sum_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_4_reload

]]></Node>
<StgValue><ssdm name="sum_4_reload_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:17 %sum_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_5_reload

]]></Node>
<StgValue><ssdm name="sum_5_reload_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:18 %sum_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_6_reload

]]></Node>
<StgValue><ssdm name="sum_6_reload_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:19 %sum_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_7_reload

]]></Node>
<StgValue><ssdm name="sum_7_reload_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:20 %sum_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_8_reload

]]></Node>
<StgValue><ssdm name="sum_8_reload_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:21 %sum_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_9_reload

]]></Node>
<StgValue><ssdm name="sum_9_reload_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:22 %store_ln0 = store i8 0, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:23 %store_ln456 = store i32 %sum_9_reload_read, i32 %softmax_max_19

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:24 %store_ln456 = store i32 %sum_8_reload_read, i32 %softmax_max_18

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:25 %store_ln456 = store i32 %sum_7_reload_read, i32 %softmax_max_17

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:26 %store_ln456 = store i32 %sum_6_reload_read, i32 %softmax_max_16

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:27 %store_ln456 = store i32 %sum_5_reload_read, i32 %softmax_max_15

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:28 %store_ln456 = store i32 %sum_4_reload_read, i32 %softmax_max_14

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:29 %store_ln456 = store i32 %sum_3_reload_read, i32 %softmax_max_13

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:30 %store_ln456 = store i32 %sum_2_reload_read, i32 %softmax_max_12

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:31 %store_ln456 = store i32 %sum_1_reload_read, i32 %softmax_max_11

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:32 %store_ln456 = store i32 %sum_reload_read, i32 %softmax_max_10

]]></Node>
<StgValue><ssdm name="store_ln456"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:33 %br_ln0 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body12:0 %i_11 = load i8 %i

]]></Node>
<StgValue><ssdm name="i_11"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12:1 %icmp_ln468 = icmp_eq  i8 %i_11, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln468"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body12:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12:3 %add_ln468 = add i8 %i_11, i8 1

]]></Node>
<StgValue><ssdm name="add_ln468"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body12:4 %br_ln468 = br i1 %icmp_ln468, void %for.body12.split, void %calc_exp_sum.exitStub

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="8">
<![CDATA[
for.body12.split:14 %empty_124 = trunc i8 %i_11

]]></Node>
<StgValue><ssdm name="empty_124"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="10" op_0_bw="10" op_1_bw="7" op_2_bw="3">
<![CDATA[
for.body12.split:15 %p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_124, i3 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="11" op_0_bw="10">
<![CDATA[
for.body12.split:16 %p_shl_cast = zext i10 %p_shl

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body12.split:17 %empty_125 = shl i8 %i_11, i8 1

]]></Node>
<StgValue><ssdm name="empty_125"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="11" op_0_bw="8">
<![CDATA[
for.body12.split:18 %p_shl13_cast = zext i8 %empty_125

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:19 %empty_126 = add i11 %p_shl_cast, i11 %p_shl13_cast

]]></Node>
<StgValue><ssdm name="empty_126"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="15" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:152 %store_ln468 = store i8 %add_ln468, i8 %i

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="76" st_id="2" stage="14" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="77" st_id="3" stage="13" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="78" st_id="4" stage="12" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="79" st_id="5" stage="11" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="80" st_id="6" stage="10" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="81" st_id="7" stage="9" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="82" st_id="8" stage="8" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="83" st_id="9" stage="7" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="84" st_id="10" stage="6" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="85" st_id="11" stage="5" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="86" st_id="12" stage="4" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="87" st_id="13" stage="3" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>

<operation id="88" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="23" op_0_bw="11">
<![CDATA[
for.body12.split:21 %zext_ln476_10 = zext i11 %empty_126

]]></Node>
<StgValue><ssdm name="zext_ln476_10"/></StgValue>
</operation>

<operation id="89" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:22 %mul_ln476 = mul i23 %zext_ln476_10, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476"/></StgValue>
</operation>

<operation id="90" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:35 %or_ln476 = or i11 %empty_126, i11 1

]]></Node>
<StgValue><ssdm name="or_ln476"/></StgValue>
</operation>

<operation id="91" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="23" op_0_bw="11">
<![CDATA[
for.body12.split:36 %zext_ln476_11 = zext i11 %or_ln476

]]></Node>
<StgValue><ssdm name="zext_ln476_11"/></StgValue>
</operation>

<operation id="92" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:37 %mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_1"/></StgValue>
</operation>

<operation id="93" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:49 %add_ln476 = add i11 %empty_126, i11 2

]]></Node>
<StgValue><ssdm name="add_ln476"/></StgValue>
</operation>

<operation id="94" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="23" op_0_bw="11">
<![CDATA[
for.body12.split:50 %zext_ln476_12 = zext i11 %add_ln476

]]></Node>
<StgValue><ssdm name="zext_ln476_12"/></StgValue>
</operation>

<operation id="95" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:51 %mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_2"/></StgValue>
</operation>

<operation id="96" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:74 %add_ln476_2 = add i11 %empty_126, i11 4

]]></Node>
<StgValue><ssdm name="add_ln476_2"/></StgValue>
</operation>

<operation id="97" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="23" op_0_bw="11">
<![CDATA[
for.body12.split:75 %zext_ln476_13 = zext i11 %add_ln476_2

]]></Node>
<StgValue><ssdm name="zext_ln476_13"/></StgValue>
</operation>

<operation id="98" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:76 %mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_3"/></StgValue>
</operation>

<operation id="99" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:88 %add_ln476_3 = add i11 %empty_126, i11 5

]]></Node>
<StgValue><ssdm name="add_ln476_3"/></StgValue>
</operation>

<operation id="100" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="23" op_0_bw="11">
<![CDATA[
for.body12.split:89 %zext_ln476_14 = zext i11 %add_ln476_3

]]></Node>
<StgValue><ssdm name="zext_ln476_14"/></StgValue>
</operation>

<operation id="101" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:90 %mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_4"/></StgValue>
</operation>

<operation id="102" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:113 %add_ln476_5 = add i11 %empty_126, i11 7

]]></Node>
<StgValue><ssdm name="add_ln476_5"/></StgValue>
</operation>

<operation id="103" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="23" op_0_bw="11">
<![CDATA[
for.body12.split:114 %zext_ln476_15 = zext i11 %add_ln476_5

]]></Node>
<StgValue><ssdm name="zext_ln476_15"/></StgValue>
</operation>

<operation id="104" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:115 %mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_5"/></StgValue>
</operation>

<operation id="105" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:127 %add_ln476_6 = add i11 %empty_126, i11 8

]]></Node>
<StgValue><ssdm name="add_ln476_6"/></StgValue>
</operation>

<operation id="106" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="11">
<![CDATA[
for.body12.split:128 %zext_ln476_16 = zext i11 %add_ln476_6

]]></Node>
<StgValue><ssdm name="zext_ln476_16"/></StgValue>
</operation>

<operation id="107" st_id="13" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:129 %mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_6"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="108" st_id="14" stage="2" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>

<operation id="109" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:22 %mul_ln476 = mul i23 %zext_ln476_10, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476"/></StgValue>
</operation>

<operation id="110" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:37 %mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_1"/></StgValue>
</operation>

<operation id="111" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:51 %mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_2"/></StgValue>
</operation>

<operation id="112" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:76 %mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_3"/></StgValue>
</operation>

<operation id="113" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:90 %mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_4"/></StgValue>
</operation>

<operation id="114" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:115 %mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_5"/></StgValue>
</operation>

<operation id="115" st_id="14" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:129 %mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_6"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="116" st_id="15" stage="1" lat="15">
<core>Divider</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
for.body12.split:20 %urem_ln476 = urem i11 %empty_126, i11 3

]]></Node>
<StgValue><ssdm name="urem_ln476"/></StgValue>
</operation>

<operation id="117" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:22 %mul_ln476 = mul i23 %zext_ln476_10, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476"/></StgValue>
</operation>

<operation id="118" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:37 %mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_1"/></StgValue>
</operation>

<operation id="119" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:51 %mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_2"/></StgValue>
</operation>

<operation id="120" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:76 %mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_3"/></StgValue>
</operation>

<operation id="121" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:90 %mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_4"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:115 %mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_5"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:129 %mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_6"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="124" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:22 %mul_ln476 = mul i23 %zext_ln476_10, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:23 %tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="10">
<![CDATA[
for.body12.split:24 %zext_ln476 = zext i10 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln476"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:25 %trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln476, i32 13, i32 21

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:26 %weights_0_addr = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476

]]></Node>
<StgValue><ssdm name="weights_0_addr"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:27 %weights_1_addr = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476

]]></Node>
<StgValue><ssdm name="weights_1_addr"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:28 %weights_2_addr = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476

]]></Node>
<StgValue><ssdm name="weights_2_addr"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:29 %weights_0_load = load i9 %weights_0_addr

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:30 %weights_1_load = load i9 %weights_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:31 %weights_2_load = load i9 %weights_2_addr

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:37 %mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_1"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:38 %tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_1, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="10">
<![CDATA[
for.body12.split:39 %zext_ln476_1 = zext i10 %tmp_11

]]></Node>
<StgValue><ssdm name="zext_ln476_1"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:40 %weights_0_addr_1 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_1

]]></Node>
<StgValue><ssdm name="weights_0_addr_1"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:41 %weights_1_addr_1 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_1

]]></Node>
<StgValue><ssdm name="weights_1_addr_1"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:42 %weights_2_addr_1 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_1

]]></Node>
<StgValue><ssdm name="weights_2_addr_1"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:43 %weights_0_load_1 = load i9 %weights_0_addr_1

]]></Node>
<StgValue><ssdm name="weights_0_load_1"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:44 %weights_1_load_1 = load i9 %weights_1_addr_1

]]></Node>
<StgValue><ssdm name="weights_1_load_1"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:45 %weights_2_load_1 = load i9 %weights_2_addr_1

]]></Node>
<StgValue><ssdm name="weights_2_load_1"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:51 %mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_2"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:52 %tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_2, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
for.body12.split:53 %zext_ln476_2 = zext i10 %tmp_12

]]></Node>
<StgValue><ssdm name="zext_ln476_2"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:54 %weights_0_addr_2 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_2

]]></Node>
<StgValue><ssdm name="weights_0_addr_2"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:55 %weights_1_addr_2 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_2

]]></Node>
<StgValue><ssdm name="weights_1_addr_2"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:56 %weights_2_addr_2 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_2

]]></Node>
<StgValue><ssdm name="weights_2_addr_2"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:57 %weights_0_load_2 = load i9 %weights_0_addr_2

]]></Node>
<StgValue><ssdm name="weights_0_load_2"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:58 %weights_1_load_2 = load i9 %weights_1_addr_2

]]></Node>
<StgValue><ssdm name="weights_1_load_2"/></StgValue>
</operation>

<operation id="151" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:59 %weights_2_load_2 = load i9 %weights_2_addr_2

]]></Node>
<StgValue><ssdm name="weights_2_load_2"/></StgValue>
</operation>

<operation id="152" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body12.split:63 %add_ln476_1 = add i9 %trunc_ln, i9 1

]]></Node>
<StgValue><ssdm name="add_ln476_1"/></StgValue>
</operation>

<operation id="153" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="9">
<![CDATA[
for.body12.split:64 %zext_ln476_3 = zext i9 %add_ln476_1

]]></Node>
<StgValue><ssdm name="zext_ln476_3"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:65 %weights_0_addr_3 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_3

]]></Node>
<StgValue><ssdm name="weights_0_addr_3"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:66 %weights_1_addr_3 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_3

]]></Node>
<StgValue><ssdm name="weights_1_addr_3"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:67 %weights_2_addr_3 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_3

]]></Node>
<StgValue><ssdm name="weights_2_addr_3"/></StgValue>
</operation>

<operation id="157" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:68 %weights_0_load_3 = load i9 %weights_0_addr_3

]]></Node>
<StgValue><ssdm name="weights_0_load_3"/></StgValue>
</operation>

<operation id="158" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:69 %weights_1_load_3 = load i9 %weights_1_addr_3

]]></Node>
<StgValue><ssdm name="weights_1_load_3"/></StgValue>
</operation>

<operation id="159" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:70 %weights_2_load_3 = load i9 %weights_2_addr_3

]]></Node>
<StgValue><ssdm name="weights_2_load_3"/></StgValue>
</operation>

<operation id="160" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:76 %mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_3"/></StgValue>
</operation>

<operation id="161" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:77 %tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_3, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="162" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="10">
<![CDATA[
for.body12.split:78 %zext_ln476_4 = zext i10 %tmp_13

]]></Node>
<StgValue><ssdm name="zext_ln476_4"/></StgValue>
</operation>

<operation id="163" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:79 %weights_0_addr_4 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_4

]]></Node>
<StgValue><ssdm name="weights_0_addr_4"/></StgValue>
</operation>

<operation id="164" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:80 %weights_1_addr_4 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_4

]]></Node>
<StgValue><ssdm name="weights_1_addr_4"/></StgValue>
</operation>

<operation id="165" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:81 %weights_2_addr_4 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_4

]]></Node>
<StgValue><ssdm name="weights_2_addr_4"/></StgValue>
</operation>

<operation id="166" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:82 %weights_0_load_4 = load i9 %weights_0_addr_4

]]></Node>
<StgValue><ssdm name="weights_0_load_4"/></StgValue>
</operation>

<operation id="167" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:83 %weights_1_load_4 = load i9 %weights_1_addr_4

]]></Node>
<StgValue><ssdm name="weights_1_load_4"/></StgValue>
</operation>

<operation id="168" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:84 %weights_2_load_4 = load i9 %weights_2_addr_4

]]></Node>
<StgValue><ssdm name="weights_2_load_4"/></StgValue>
</operation>

<operation id="169" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:90 %mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_4"/></StgValue>
</operation>

<operation id="170" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:91 %tmp_14 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_4, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="171" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="64" op_0_bw="10">
<![CDATA[
for.body12.split:92 %zext_ln476_5 = zext i10 %tmp_14

]]></Node>
<StgValue><ssdm name="zext_ln476_5"/></StgValue>
</operation>

<operation id="172" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:93 %weights_0_addr_5 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_5

]]></Node>
<StgValue><ssdm name="weights_0_addr_5"/></StgValue>
</operation>

<operation id="173" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:94 %weights_1_addr_5 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_5

]]></Node>
<StgValue><ssdm name="weights_1_addr_5"/></StgValue>
</operation>

<operation id="174" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:95 %weights_2_addr_5 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_5

]]></Node>
<StgValue><ssdm name="weights_2_addr_5"/></StgValue>
</operation>

<operation id="175" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:96 %weights_0_load_5 = load i9 %weights_0_addr_5

]]></Node>
<StgValue><ssdm name="weights_0_load_5"/></StgValue>
</operation>

<operation id="176" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:97 %weights_1_load_5 = load i9 %weights_1_addr_5

]]></Node>
<StgValue><ssdm name="weights_1_load_5"/></StgValue>
</operation>

<operation id="177" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:98 %weights_2_load_5 = load i9 %weights_2_addr_5

]]></Node>
<StgValue><ssdm name="weights_2_load_5"/></StgValue>
</operation>

<operation id="178" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:115 %mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_5"/></StgValue>
</operation>

<operation id="179" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:116 %tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_5, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
for.body12.split:129 %mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731

]]></Node>
<StgValue><ssdm name="mul_ln476_6"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="10" op_0_bw="10" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body12.split:130 %tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_6, i32 13, i32 22

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="182" st_id="17" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:12 %dense_feature_map_stream128_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_feature_map_stream128

]]></Node>
<StgValue><ssdm name="dense_feature_map_stream128_read"/></StgValue>
</operation>

<operation id="183" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:29 %weights_0_load = load i9 %weights_0_addr

]]></Node>
<StgValue><ssdm name="weights_0_load"/></StgValue>
</operation>

<operation id="184" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:30 %weights_1_load = load i9 %weights_1_addr

]]></Node>
<StgValue><ssdm name="weights_1_load"/></StgValue>
</operation>

<operation id="185" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:31 %weights_2_load = load i9 %weights_2_addr

]]></Node>
<StgValue><ssdm name="weights_2_load"/></StgValue>
</operation>

<operation id="186" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:32 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load, i32 %weights_1_load, i32 %weights_2_load, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="187" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:43 %weights_0_load_1 = load i9 %weights_0_addr_1

]]></Node>
<StgValue><ssdm name="weights_0_load_1"/></StgValue>
</operation>

<operation id="188" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:44 %weights_1_load_1 = load i9 %weights_1_addr_1

]]></Node>
<StgValue><ssdm name="weights_1_load_1"/></StgValue>
</operation>

<operation id="189" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:45 %weights_2_load_1 = load i9 %weights_2_addr_1

]]></Node>
<StgValue><ssdm name="weights_2_load_1"/></StgValue>
</operation>

<operation id="190" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:46 %tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_1_load_1, i32 %weights_2_load_1, i32 %weights_0_load_1, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="191" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:57 %weights_0_load_2 = load i9 %weights_0_addr_2

]]></Node>
<StgValue><ssdm name="weights_0_load_2"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:58 %weights_1_load_2 = load i9 %weights_1_addr_2

]]></Node>
<StgValue><ssdm name="weights_1_load_2"/></StgValue>
</operation>

<operation id="193" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:59 %weights_2_load_2 = load i9 %weights_2_addr_2

]]></Node>
<StgValue><ssdm name="weights_2_load_2"/></StgValue>
</operation>

<operation id="194" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:60 %tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_2_load_2, i32 %weights_0_load_2, i32 %weights_1_load_2, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="195" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:68 %weights_0_load_3 = load i9 %weights_0_addr_3

]]></Node>
<StgValue><ssdm name="weights_0_load_3"/></StgValue>
</operation>

<operation id="196" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:69 %weights_1_load_3 = load i9 %weights_1_addr_3

]]></Node>
<StgValue><ssdm name="weights_1_load_3"/></StgValue>
</operation>

<operation id="197" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:70 %weights_2_load_3 = load i9 %weights_2_addr_3

]]></Node>
<StgValue><ssdm name="weights_2_load_3"/></StgValue>
</operation>

<operation id="198" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:71 %tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load_3, i32 %weights_1_load_3, i32 %weights_2_load_3, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="199" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:82 %weights_0_load_4 = load i9 %weights_0_addr_4

]]></Node>
<StgValue><ssdm name="weights_0_load_4"/></StgValue>
</operation>

<operation id="200" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:83 %weights_1_load_4 = load i9 %weights_1_addr_4

]]></Node>
<StgValue><ssdm name="weights_1_load_4"/></StgValue>
</operation>

<operation id="201" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:84 %weights_2_load_4 = load i9 %weights_2_addr_4

]]></Node>
<StgValue><ssdm name="weights_2_load_4"/></StgValue>
</operation>

<operation id="202" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:85 %tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_1_load_4, i32 %weights_2_load_4, i32 %weights_0_load_4, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="203" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:96 %weights_0_load_5 = load i9 %weights_0_addr_5

]]></Node>
<StgValue><ssdm name="weights_0_load_5"/></StgValue>
</operation>

<operation id="204" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:97 %weights_1_load_5 = load i9 %weights_1_addr_5

]]></Node>
<StgValue><ssdm name="weights_1_load_5"/></StgValue>
</operation>

<operation id="205" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:98 %weights_2_load_5 = load i9 %weights_2_addr_5

]]></Node>
<StgValue><ssdm name="weights_2_load_5"/></StgValue>
</operation>

<operation id="206" st_id="17" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:99 %tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_2_load_5, i32 %weights_0_load_5, i32 %weights_1_load_5, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="207" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body12.split:102 %add_ln476_4 = add i9 %trunc_ln, i9 2

]]></Node>
<StgValue><ssdm name="add_ln476_4"/></StgValue>
</operation>

<operation id="208" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="9">
<![CDATA[
for.body12.split:103 %zext_ln476_6 = zext i9 %add_ln476_4

]]></Node>
<StgValue><ssdm name="zext_ln476_6"/></StgValue>
</operation>

<operation id="209" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:104 %weights_0_addr_6 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_6

]]></Node>
<StgValue><ssdm name="weights_0_addr_6"/></StgValue>
</operation>

<operation id="210" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:105 %weights_1_addr_6 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_6

]]></Node>
<StgValue><ssdm name="weights_1_addr_6"/></StgValue>
</operation>

<operation id="211" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:106 %weights_2_addr_6 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_6

]]></Node>
<StgValue><ssdm name="weights_2_addr_6"/></StgValue>
</operation>

<operation id="212" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:107 %weights_0_load_6 = load i9 %weights_0_addr_6

]]></Node>
<StgValue><ssdm name="weights_0_load_6"/></StgValue>
</operation>

<operation id="213" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:108 %weights_1_load_6 = load i9 %weights_1_addr_6

]]></Node>
<StgValue><ssdm name="weights_1_load_6"/></StgValue>
</operation>

<operation id="214" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:109 %weights_2_load_6 = load i9 %weights_2_addr_6

]]></Node>
<StgValue><ssdm name="weights_2_load_6"/></StgValue>
</operation>

<operation id="215" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="64" op_0_bw="10">
<![CDATA[
for.body12.split:117 %zext_ln476_7 = zext i10 %tmp_15

]]></Node>
<StgValue><ssdm name="zext_ln476_7"/></StgValue>
</operation>

<operation id="216" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:118 %weights_0_addr_7 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_7

]]></Node>
<StgValue><ssdm name="weights_0_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:119 %weights_1_addr_7 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_7

]]></Node>
<StgValue><ssdm name="weights_1_addr_7"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:120 %weights_2_addr_7 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_7

]]></Node>
<StgValue><ssdm name="weights_2_addr_7"/></StgValue>
</operation>

<operation id="219" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:121 %weights_0_load_7 = load i9 %weights_0_addr_7

]]></Node>
<StgValue><ssdm name="weights_0_load_7"/></StgValue>
</operation>

<operation id="220" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:122 %weights_1_load_7 = load i9 %weights_1_addr_7

]]></Node>
<StgValue><ssdm name="weights_1_load_7"/></StgValue>
</operation>

<operation id="221" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:123 %weights_2_load_7 = load i9 %weights_2_addr_7

]]></Node>
<StgValue><ssdm name="weights_2_load_7"/></StgValue>
</operation>

<operation id="222" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="64" op_0_bw="10">
<![CDATA[
for.body12.split:131 %zext_ln476_8 = zext i10 %tmp_16

]]></Node>
<StgValue><ssdm name="zext_ln476_8"/></StgValue>
</operation>

<operation id="223" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:132 %weights_0_addr_8 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_8

]]></Node>
<StgValue><ssdm name="weights_0_addr_8"/></StgValue>
</operation>

<operation id="224" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:133 %weights_1_addr_8 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_8

]]></Node>
<StgValue><ssdm name="weights_1_addr_8"/></StgValue>
</operation>

<operation id="225" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:134 %weights_2_addr_8 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_8

]]></Node>
<StgValue><ssdm name="weights_2_addr_8"/></StgValue>
</operation>

<operation id="226" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:135 %weights_0_load_8 = load i9 %weights_0_addr_8

]]></Node>
<StgValue><ssdm name="weights_0_load_8"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:136 %weights_1_load_8 = load i9 %weights_1_addr_8

]]></Node>
<StgValue><ssdm name="weights_1_load_8"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:137 %weights_2_load_8 = load i9 %weights_2_addr_8

]]></Node>
<StgValue><ssdm name="weights_2_load_8"/></StgValue>
</operation>

<operation id="229" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body12.split:141 %add_ln476_7 = add i9 %trunc_ln, i9 3

]]></Node>
<StgValue><ssdm name="add_ln476_7"/></StgValue>
</operation>

<operation id="230" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="9">
<![CDATA[
for.body12.split:142 %zext_ln476_9 = zext i9 %add_ln476_7

]]></Node>
<StgValue><ssdm name="zext_ln476_9"/></StgValue>
</operation>

<operation id="231" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:143 %weights_0_addr_9 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_9

]]></Node>
<StgValue><ssdm name="weights_0_addr_9"/></StgValue>
</operation>

<operation id="232" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:144 %weights_1_addr_9 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_9

]]></Node>
<StgValue><ssdm name="weights_1_addr_9"/></StgValue>
</operation>

<operation id="233" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body12.split:145 %weights_2_addr_9 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_9

]]></Node>
<StgValue><ssdm name="weights_2_addr_9"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:146 %weights_0_load_9 = load i9 %weights_0_addr_9

]]></Node>
<StgValue><ssdm name="weights_0_load_9"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:147 %weights_1_load_9 = load i9 %weights_1_addr_9

]]></Node>
<StgValue><ssdm name="weights_1_load_9"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:148 %weights_2_load_9 = load i9 %weights_2_addr_9

]]></Node>
<StgValue><ssdm name="weights_2_load_9"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="237" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32">
<![CDATA[
for.body12.split:13 %tmp_17 = bitcast i32 %dense_feature_map_stream128_read

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:33 %mul = fmul i32 %tmp_17, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:47 %mul15_1 = fmul i32 %tmp_17, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul15_1"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:61 %mul15_2 = fmul i32 %tmp_17, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul15_2"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:107 %weights_0_load_6 = load i9 %weights_0_addr_6

]]></Node>
<StgValue><ssdm name="weights_0_load_6"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:108 %weights_1_load_6 = load i9 %weights_1_addr_6

]]></Node>
<StgValue><ssdm name="weights_1_load_6"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:109 %weights_2_load_6 = load i9 %weights_2_addr_6

]]></Node>
<StgValue><ssdm name="weights_2_load_6"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:110 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load_6, i32 %weights_1_load_6, i32 %weights_2_load_6, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:121 %weights_0_load_7 = load i9 %weights_0_addr_7

]]></Node>
<StgValue><ssdm name="weights_0_load_7"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:122 %weights_1_load_7 = load i9 %weights_1_addr_7

]]></Node>
<StgValue><ssdm name="weights_1_load_7"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:123 %weights_2_load_7 = load i9 %weights_2_addr_7

]]></Node>
<StgValue><ssdm name="weights_2_load_7"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:124 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_1_load_7, i32 %weights_2_load_7, i32 %weights_0_load_7, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:135 %weights_0_load_8 = load i9 %weights_0_addr_8

]]></Node>
<StgValue><ssdm name="weights_0_load_8"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:136 %weights_1_load_8 = load i9 %weights_1_addr_8

]]></Node>
<StgValue><ssdm name="weights_1_load_8"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:137 %weights_2_load_8 = load i9 %weights_2_addr_8

]]></Node>
<StgValue><ssdm name="weights_2_load_8"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:138 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_2_load_8, i32 %weights_0_load_8, i32 %weights_1_load_8, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:146 %weights_0_load_9 = load i9 %weights_0_addr_9

]]></Node>
<StgValue><ssdm name="weights_0_load_9"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:147 %weights_1_load_9 = load i9 %weights_1_addr_9

]]></Node>
<StgValue><ssdm name="weights_1_load_9"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="urem_ln476" val="!0"/>
<literal name="urem_ln476" val="!1"/>
<literal name="urem_ln476" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="9">
<![CDATA[
for.body12.split:148 %weights_2_load_9 = load i9 %weights_2_addr_9

]]></Node>
<StgValue><ssdm name="weights_2_load_9"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="11">
<![CDATA[
for.body12.split:149 %tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load_9, i32 %weights_1_load_9, i32 %weights_2_load_9, i11 %urem_ln476

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="257" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:33 %mul = fmul i32 %tmp_17, i32 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:47 %mul15_1 = fmul i32 %tmp_17, i32 %tmp_6

]]></Node>
<StgValue><ssdm name="mul15_1"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:61 %mul15_2 = fmul i32 %tmp_17, i32 %tmp_7

]]></Node>
<StgValue><ssdm name="mul15_2"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:72 %mul15_3 = fmul i32 %tmp_17, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul15_3"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:86 %mul15_4 = fmul i32 %tmp_17, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul15_4"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:100 %mul15_5 = fmul i32 %tmp_17, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul15_5"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:0 %softmax_max_10_load_1 = load i32 %softmax_max_10

]]></Node>
<StgValue><ssdm name="softmax_max_10_load_1"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:1 %softmax_max_11_load_1 = load i32 %softmax_max_11

]]></Node>
<StgValue><ssdm name="softmax_max_11_load_1"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:2 %softmax_max_12_load_1 = load i32 %softmax_max_12

]]></Node>
<StgValue><ssdm name="softmax_max_12_load_1"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:34 %softmax_max = fadd i32 %mul, i32 %softmax_max_10_load_1

]]></Node>
<StgValue><ssdm name="softmax_max"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:48 %softmax_max_1 = fadd i32 %mul15_1, i32 %softmax_max_11_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_1"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:62 %softmax_max_2 = fadd i32 %mul15_2, i32 %softmax_max_12_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_2"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:72 %mul15_3 = fmul i32 %tmp_17, i32 %tmp_8

]]></Node>
<StgValue><ssdm name="mul15_3"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:86 %mul15_4 = fmul i32 %tmp_17, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="mul15_4"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:100 %mul15_5 = fmul i32 %tmp_17, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="mul15_5"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:111 %mul15_6 = fmul i32 %tmp_17, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul15_6"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:125 %mul15_7 = fmul i32 %tmp_17, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul15_7"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:139 %mul15_8 = fmul i32 %tmp_17, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul15_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="275" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:3 %softmax_max_13_load_1 = load i32 %softmax_max_13

]]></Node>
<StgValue><ssdm name="softmax_max_13_load_1"/></StgValue>
</operation>

<operation id="276" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:4 %softmax_max_14_load_1 = load i32 %softmax_max_14

]]></Node>
<StgValue><ssdm name="softmax_max_14_load_1"/></StgValue>
</operation>

<operation id="277" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:5 %softmax_max_15_load_1 = load i32 %softmax_max_15

]]></Node>
<StgValue><ssdm name="softmax_max_15_load_1"/></StgValue>
</operation>

<operation id="278" st_id="21" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:34 %softmax_max = fadd i32 %mul, i32 %softmax_max_10_load_1

]]></Node>
<StgValue><ssdm name="softmax_max"/></StgValue>
</operation>

<operation id="279" st_id="21" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:48 %softmax_max_1 = fadd i32 %mul15_1, i32 %softmax_max_11_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_1"/></StgValue>
</operation>

<operation id="280" st_id="21" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:62 %softmax_max_2 = fadd i32 %mul15_2, i32 %softmax_max_12_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_2"/></StgValue>
</operation>

<operation id="281" st_id="21" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:73 %softmax_max_3 = fadd i32 %mul15_3, i32 %softmax_max_13_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_3"/></StgValue>
</operation>

<operation id="282" st_id="21" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:87 %softmax_max_4 = fadd i32 %mul15_4, i32 %softmax_max_14_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_4"/></StgValue>
</operation>

<operation id="283" st_id="21" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:101 %softmax_max_5 = fadd i32 %mul15_5, i32 %softmax_max_15_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_5"/></StgValue>
</operation>

<operation id="284" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:111 %mul15_6 = fmul i32 %tmp_17, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="mul15_6"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:125 %mul15_7 = fmul i32 %tmp_17, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="mul15_7"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:139 %mul15_8 = fmul i32 %tmp_17, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="mul15_8"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:150 %mul15_9 = fmul i32 %tmp_17, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul15_9"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="288" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:6 %softmax_max_16_load_1 = load i32 %softmax_max_16

]]></Node>
<StgValue><ssdm name="softmax_max_16_load_1"/></StgValue>
</operation>

<operation id="289" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:7 %softmax_max_17_load_1 = load i32 %softmax_max_17

]]></Node>
<StgValue><ssdm name="softmax_max_17_load_1"/></StgValue>
</operation>

<operation id="290" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:8 %softmax_max_18_load_1 = load i32 %softmax_max_18

]]></Node>
<StgValue><ssdm name="softmax_max_18_load_1"/></StgValue>
</operation>

<operation id="291" st_id="22" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:34 %softmax_max = fadd i32 %mul, i32 %softmax_max_10_load_1

]]></Node>
<StgValue><ssdm name="softmax_max"/></StgValue>
</operation>

<operation id="292" st_id="22" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:48 %softmax_max_1 = fadd i32 %mul15_1, i32 %softmax_max_11_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_1"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:62 %softmax_max_2 = fadd i32 %mul15_2, i32 %softmax_max_12_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_2"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:73 %softmax_max_3 = fadd i32 %mul15_3, i32 %softmax_max_13_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_3"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:87 %softmax_max_4 = fadd i32 %mul15_4, i32 %softmax_max_14_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_4"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:101 %softmax_max_5 = fadd i32 %mul15_5, i32 %softmax_max_15_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_5"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:112 %softmax_max_6 = fadd i32 %mul15_6, i32 %softmax_max_16_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_6"/></StgValue>
</operation>

<operation id="298" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:126 %softmax_max_7 = fadd i32 %mul15_7, i32 %softmax_max_17_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_7"/></StgValue>
</operation>

<operation id="299" st_id="22" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:140 %softmax_max_8 = fadd i32 %mul15_8, i32 %softmax_max_18_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_8"/></StgValue>
</operation>

<operation id="300" st_id="22" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:150 %mul15_9 = fmul i32 %tmp_17, i32 %tmp_4

]]></Node>
<StgValue><ssdm name="mul15_9"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:0 %softmax_max_10_load = load i32 %softmax_max_10

]]></Node>
<StgValue><ssdm name="softmax_max_10_load"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:1 %softmax_max_11_load = load i32 %softmax_max_11

]]></Node>
<StgValue><ssdm name="softmax_max_11_load"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:2 %softmax_max_12_load = load i32 %softmax_max_12

]]></Node>
<StgValue><ssdm name="softmax_max_12_load"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:3 %softmax_max_13_load = load i32 %softmax_max_13

]]></Node>
<StgValue><ssdm name="softmax_max_13_load"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:4 %softmax_max_14_load = load i32 %softmax_max_14

]]></Node>
<StgValue><ssdm name="softmax_max_14_load"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:5 %softmax_max_15_load = load i32 %softmax_max_15

]]></Node>
<StgValue><ssdm name="softmax_max_15_load"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:6 %softmax_max_16_load = load i32 %softmax_max_16

]]></Node>
<StgValue><ssdm name="softmax_max_16_load"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:7 %softmax_max_17_load = load i32 %softmax_max_17

]]></Node>
<StgValue><ssdm name="softmax_max_17_load"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:8 %softmax_max_18_load = load i32 %softmax_max_18

]]></Node>
<StgValue><ssdm name="softmax_max_18_load"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
calc_exp_sum.exitStub:9 %softmax_max_19_load = load i32 %softmax_max_19

]]></Node>
<StgValue><ssdm name="softmax_max_19_load"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:10 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_945_out, i32 %softmax_max_19_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:11 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_843_out, i32 %softmax_max_18_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:12 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_741_out, i32 %softmax_max_17_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:13 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_639_out, i32 %softmax_max_16_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:14 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_537_out, i32 %softmax_max_15_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:15 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_435_out, i32 %softmax_max_14_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:16 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_333_out, i32 %softmax_max_13_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:17 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_231_out, i32 %softmax_max_12_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:18 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_129_out, i32 %softmax_max_11_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
calc_exp_sum.exitStub:19 %write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add1827_out, i32 %softmax_max_10_load

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln468" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0">
<![CDATA[
calc_exp_sum.exitStub:20 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="301" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body12.split:9 %softmax_max_19_load_1 = load i32 %softmax_max_19

]]></Node>
<StgValue><ssdm name="softmax_max_19_load_1"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:73 %softmax_max_3 = fadd i32 %mul15_3, i32 %softmax_max_13_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_3"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:87 %softmax_max_4 = fadd i32 %mul15_4, i32 %softmax_max_14_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_4"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:101 %softmax_max_5 = fadd i32 %mul15_5, i32 %softmax_max_15_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_5"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:112 %softmax_max_6 = fadd i32 %mul15_6, i32 %softmax_max_16_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_6"/></StgValue>
</operation>

<operation id="306" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:126 %softmax_max_7 = fadd i32 %mul15_7, i32 %softmax_max_17_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_7"/></StgValue>
</operation>

<operation id="307" st_id="23" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:140 %softmax_max_8 = fadd i32 %mul15_8, i32 %softmax_max_18_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_8"/></StgValue>
</operation>

<operation id="308" st_id="23" stage="3" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:151 %softmax_max_9 = fadd i32 %mul15_9, i32 %softmax_max_19_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_9"/></StgValue>
</operation>

<operation id="309" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:160 %store_ln468 = store i32 %softmax_max_2, i32 %softmax_max_12

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="310" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:161 %store_ln468 = store i32 %softmax_max_1, i32 %softmax_max_11

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="311" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:162 %store_ln468 = store i32 %softmax_max, i32 %softmax_max_10

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>
</state>

<state id="24" st_id="25">

<operation id="312" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:112 %softmax_max_6 = fadd i32 %mul15_6, i32 %softmax_max_16_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_6"/></StgValue>
</operation>

<operation id="313" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:126 %softmax_max_7 = fadd i32 %mul15_7, i32 %softmax_max_17_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_7"/></StgValue>
</operation>

<operation id="314" st_id="24" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:140 %softmax_max_8 = fadd i32 %mul15_8, i32 %softmax_max_18_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_8"/></StgValue>
</operation>

<operation id="315" st_id="24" stage="2" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:151 %softmax_max_9 = fadd i32 %mul15_9, i32 %softmax_max_19_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_9"/></StgValue>
</operation>

<operation id="316" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:157 %store_ln468 = store i32 %softmax_max_5, i32 %softmax_max_15

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="317" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:158 %store_ln468 = store i32 %softmax_max_4, i32 %softmax_max_14

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="318" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:159 %store_ln468 = store i32 %softmax_max_3, i32 %softmax_max_13

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>
</state>

<state id="25" st_id="26">

<operation id="319" st_id="25" stage="1" lat="3">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body12.split:151 %softmax_max_9 = fadd i32 %mul15_9, i32 %softmax_max_19_load_1

]]></Node>
<StgValue><ssdm name="softmax_max_9"/></StgValue>
</operation>

<operation id="320" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:154 %store_ln468 = store i32 %softmax_max_8, i32 %softmax_max_18

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="321" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:155 %store_ln468 = store i32 %softmax_max_7, i32 %softmax_max_17

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="322" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:156 %store_ln468 = store i32 %softmax_max_6, i32 %softmax_max_16

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>
</state>

<state id="26" st_id="27">

<operation id="323" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body12.split:10 %specpipeline_ln470 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_30

]]></Node>
<StgValue><ssdm name="specpipeline_ln470"/></StgValue>
</operation>

<operation id="324" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body12.split:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="325" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.body12.split:153 %store_ln468 = store i32 %softmax_max_9, i32 %softmax_max_19

]]></Node>
<StgValue><ssdm name="store_ln468"/></StgValue>
</operation>

<operation id="326" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0">
<![CDATA[
for.body12.split:163 %br_ln468 = br void %for.body12

]]></Node>
<StgValue><ssdm name="br_ln468"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
