<Root>
<Comments>
<c f="1" b="1" e="1"/>
<c f="1" b="2" e="2"/>
<c f="1" b="3" e="3"/>
<c f="1" b="4" e="4"/>
<c f="1" b="5" e="5"/>
<c f="1" b="6" e="6"/>
<c f="1" b="7" e="7"/>
<c f="1" b="8" e="8"/>
<c f="1" b="9" e="9"/>
<c f="1" b="10" e="10"/>
<c f="1" b="11" e="11"/>
<c f="1" b="12" e="12"/>
<c f="1" b="13" e="13"/>
<c f="1" b="15" e="13"/>
</Comments>
<Macros>
<m f="1" bl="58" bc="41" el="58" ec="41"/>
<m f="1" bl="62" bc="10" el="62" ec="45"/>
<m f="1" bl="79" bc="3" el="79" ec="53"/>
</Macros>
<Comments>
<c f="2" b="1" e="1"/>
<c f="2" b="2" e="2"/>
<c f="2" b="3" e="3"/>
<c f="2" b="4" e="4"/>
<c f="2" b="5" e="5"/>
<c f="2" b="6" e="6"/>
<c f="2" b="7" e="7"/>
<c f="2" b="8" e="8"/>
<c f="2" b="9" e="9"/>
<c f="2" b="10" e="10"/>
<c f="2" b="11" e="11"/>
<c f="2" b="12" e="12"/>
<c f="2" b="13" e="13"/>
<c f="2" b="15" e="13"/>
<c f="2" b="31" e="31"/>
<c f="2" b="32" e="31"/>
<c f="2" b="36" e="36"/>
<c f="2" b="37" e="37"/>
<c f="2" b="38" e="37"/>
<c f="2" b="43" e="43"/>
<c f="2" b="44" e="43"/>
<c f="2" b="47" e="47"/>
<c f="2" b="49" e="47"/>
</Comments>
<Macros/>
<tun>
<ns name="llvm" id="655df7d8cce6dcdbbc38f844ae863f73_544dadc8774ac7e8cdf9804c9bca3e1f" file="2" linestart="20" lineend="47" original="">
<cr namespace="llvm" access="none" kind="class" name="AMDGPUSubtarget" id="655df7d8cce6dcdbbc38f844ae863f73_ccee921ff17fb86771cc7950ec66d7db" file="2" linestart="22" lineend="22" previous="7ebe28b077af0dc3580f965a9216fd3f_ccee921ff17fb86771cc7950ec66d7db"/>
<cr namespace="llvm" access="none" depth="1" kind="struct" name="R600RegisterInfo" id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be" file="2" linestart="24" lineend="45">
<base access="public">
<rt>
<cr id="7ebe28b077af0dc3580f965a9216fd3f_e0372a749c66eaa3f4c2fdb005c00025"/>
</rt>
</base>
<cr access="public" kind="struct" name="R600RegisterInfo" id="655df7d8cce6dcdbbc38f844ae863f73_120c60d8f0f0c372d75eb8ab3a22d638" file="2" linestart="24" lineend="24"/>
<fl name="RCW" id="655df7d8cce6dcdbbc38f844ae863f73_8407dda244136edfb5ba0546643a7def" file="2" linestart="25" lineend="25" isLiteral="true" access="public" proto="llvm::RegClassWeight">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2f8ca8e04525790126f5d7d94931f505"/>
</rt>
</fl>
<c name="R600RegisterInfo" id="655df7d8cce6dcdbbc38f844ae863f73_b98b64d56d380df518620b56980a0f55" file="2" linestart="27" lineend="27" access="public" hasbody="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<m name="getReservedRegs" id="655df7d8cce6dcdbbc38f844ae863f73_1a6447604b9de8db4bd619010ac2a94e" file="2" linestart="29" lineend="29" access="public" hasbody="true">
<fpt const="true" proto="llvm::BitVector">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<m name="getHWRegChan" id="655df7d8cce6dcdbbc38f844ae863f73_1a87da19382db904d21f2e5b438d3714" file="2" linestart="32" lineend="32" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getHWRegIndex" id="655df7d8cce6dcdbbc38f844ae863f73_6614e6890792dcaf3953115557a01de5" file="2" linestart="34" lineend="34" access="public" hasbody="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="getCFGStructurizerRegClass" id="655df7d8cce6dcdbbc38f844ae863f73_95991367c332974af4214a9c19058a88" file="2" linestart="38" lineend="38" access="public" hasbody="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="VT" proto="llvm::MVT" access2="none">
<rt>
<cr id="8082e5165c3f42665d6b82cf419bbd6a_d15e30a7911dd4275e49913b7d78fcf1"/>
</rt>
<Stmt>

</Stmt>
</p>
</m>
<m name="getRegClassWeight" id="655df7d8cce6dcdbbc38f844ae863f73_39347873b08f741c1f53e637e82e9f85" file="2" linestart="40" lineend="41" access="public" hasbody="true">
<fpt const="true" proto="const llvm::RegClassWeight &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2f8ca8e04525790126f5d7d94931f505"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
</m>
<m name="isPhysRegLiveAcrossClauses" id="655df7d8cce6dcdbbc38f844ae863f73_97d38e323fe5e86aa7afcbac3a2a5624" file="2" linestart="44" lineend="44" access="public" hasbody="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
</m>
<m name="operator=" id="655df7d8cce6dcdbbc38f844ae863f73_9606bae8f19a758ec27d7cfe00ff6efe" file="2" linestart="24" implicit="true" operator="true" access="public" inline="true" isdef="true">
<fpt proto="llvm::R600RegisterInfo &amp;">
<lrf>
<rt>
<cr id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be"/>
</rt>
</lrf>
</fpt>
<p name="" proto="const llvm::R600RegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</m>
<d name="~R600RegisterInfo" id="655df7d8cce6dcdbbc38f844ae863f73_6755bea162af27df891149473af80873" file="2" linestart="24" lineend="24" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
</d>
<c name="R600RegisterInfo" id="655df7d8cce6dcdbbc38f844ae863f73_b7d7594a278ee41585f848bb9c58bb8d" file="2" linestart="24" lineend="24" copyconst="true" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="const llvm::R600RegisterInfo &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
</c>
<c name="R600RegisterInfo" id="655df7d8cce6dcdbbc38f844ae863f73_023330fd2dd984d76a95464f9c55748f" file="2" linestart="24" lineend="24" implicit="true" access="public" inline="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="" proto="llvm::R600RegisterInfo &amp;&amp;" isRef="true" isLiteral="true" access2="none">
<rrf>
<rt>
<cr id="655df7d8cce6dcdbbc38f844ae863f73_95403ba8c9696ee4a070fcf85537a2be"/>
</rt>
</rrf>
<Stmt>

</Stmt>
</p>
</c>
</cr>
</ns>
<NamedDecl name="&lt;using-directive&gt;" id="7aba991da91048029154075fed33e80f_6728b6b0f829183eb7bbd3d3d987c87d" file="1" linestart="21" lineend="21"/>
<c name="R600RegisterInfo" id="7aba991da91048029154075fed33e80f_b98b64d56d380df518620b56980a0f55" file="1" linestart="23" lineend="25" previous="655df7d8cce6dcdbbc38f844ae863f73_b98b64d56d380df518620b56980a0f55" access="public" hasbody="true" isdef="true">
<fpt proto="void">
<bt name="void"/>
</fpt>
<p name="st" proto="const llvm::AMDGPUSubtarget &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="1fa1199557e4f7988cadb59401364979_ccee921ff17fb86771cc7950ec66d7db"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<BaseInit>
<n10 lb="24" cb="3" le="24" ce="24">
<typeptr id="7ebe28b077af0dc3580f965a9216fd3f_f6fcb04eb8e9b3aedbffc258291a177a"/>
<temp/>
<drx lb="24" cb="22" kind="lvalue" nm="st"/>
</n10>

</BaseInit>
<Stmt>
<u lb="25" cb="3" le="25" ce="44">
<xop lb="25" cb="5" le="25" ce="21" kind="=">
<mex lb="25" cb="5" le="25" ce="9" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_b8f174bcc6916138c614576be8752fdb" nm="RegWeight" point="1">
<mex lb="25" cb="5" kind="lvalue" id="655df7d8cce6dcdbbc38f844ae863f73_8407dda244136edfb5ba0546643a7def" nm="RCW" arrow="1">
<n19 lb="25" cb="5"/>
</mex>
</mex>
<n32 lb="25" cb="21">
<n45 lb="25" cb="21">
<flit/>
</n45>
</n32>
</xop>
<xop lb="25" cb="24" le="25" ce="42" kind="=">
<mex lb="25" cb="24" le="25" ce="28" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_ee28ee6ed098d08b0986dc08ed794fac" nm="WeightLimit" point="1">
<mex lb="25" cb="24" kind="lvalue" id="655df7d8cce6dcdbbc38f844ae863f73_8407dda244136edfb5ba0546643a7def" nm="RCW" arrow="1">
<n19 lb="25" cb="24"/>
</mex>
</mex>
<n32 lb="25" cb="42">
<n45 lb="25" cb="42"/>
</n32>
</xop>
</u>

</Stmt>
</c>
<m name="getReservedRegs" id="7aba991da91048029154075fed33e80f_1a6447604b9de8db4bd619010ac2a94e" file="1" linestart="27" lineend="55" previous="655df7d8cce6dcdbbc38f844ae863f73_1a6447604b9de8db4bd619010ac2a94e" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="llvm::BitVector">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</fpt>
<p name="MF" proto="const llvm::MachineFunction &amp;" isRef="true" isLiteral="true" access2="none">
<lrf>
<QualType const="true">
<rt>
<cr id="895a66b41661e915ba6854da2359580f_7a76e175133a980deee19d81d954fcc0"/>
</rt>
</QualType>
</lrf>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="27" cb="78" le="55" ce="1">
<dst lb="28" cb="3" le="28" ce="35">
<exp pvirg="true"/>
<Var nm="Reserved" value="true">
<rt>
<cr id="091fe7d1a666cfdbd5c5602d9bbe50d9_647e416b8bdb6276d3951506048da0d6"/>
</rt>
</Var>
</dst>
<dst lb="30" cb="3" le="30" ce="82">
<exp pvirg="true"/>
<Var nm="TII">
<pt>
<QualType const="true">
<rt>
<cr id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2"/>
</rt>
</QualType>
</pt>
<scast lb="30" cb="30" le="30" ce="81">
<cast cast="BaseToDerived">
<pt>
<QualType const="true">
<rt>
<cr id="a1896e068a4912cd198f7c543a4b9cc3_b912651a0ad4db5f86c30027af91c1f2"/>
</rt>
</QualType>
</pt>
</cast>
<mce lb="30" cb="64" le="30" ce="80" nbparm="0" id="1fa1199557e4f7988cadb59401364979_65a631831d4db45f47d57cd8910f1515">
<exp pvirg="true"/>
<mex lb="30" cb="64" le="30" ce="67" id="1fa1199557e4f7988cadb59401364979_65a631831d4db45f47d57cd8910f1515" nm="getInstrInfo" point="1">
<mex lb="30" cb="64" kind="lvalue" id="7ebe28b077af0dc3580f965a9216fd3f_a6f1cbe082acd933f1692c6fb6126786" nm="ST" arrow="1">
<n32 lb="30" cb="64">
<n19 lb="30" cb="64"/>
</n32>
</mex>
</mex>
</mce>
</scast>
</Var>
</dst>
<mce lb="40" cb="3" le="40" ce="33" nbparm="1" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f">
<exp pvirg="true"/>
<mex lb="40" cb="3" le="40" ce="12" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f" nm="set" point="1">
<drx lb="40" cb="3" kind="lvalue" nm="Reserved"/>
</mex>
<n32 lb="40" cb="16" le="40" ce="24">
<drx lb="40" cb="16" le="40" ce="24" id="8a405bc59ef2d972356b3c5ea7ac2e78_1b3f0ee338dece57f209f4ab2adbc54b" nm="ALU_INST"/>
</n32>
</mce>
<mce lb="43" cb="3" le="43" ce="37" nbparm="1" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f">
<exp pvirg="true"/>
<mex lb="43" cb="3" le="43" ce="12" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f" nm="set" point="1">
<drx lb="43" cb="3" kind="lvalue" nm="Reserved"/>
</mex>
<n32 lb="43" cb="16" le="43" ce="24">
<drx lb="43" cb="16" le="43" ce="24" id="8a405bc59ef2d972356b3c5ea7ac2e78_289481dea24d95b247a42d1ba22b978f" nm="PRED_SEL_Z"/>
</n32>
</mce>
<fx lb="47" cb="3" le="50" ce="3">
<dst lb="47" cb="8" le="48" ce="60">
<exp pvirg="true"/>
<Var nm="I">
<ety>
<Tdef>
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</Tdef>
</ety>
</Var>
<Var nm="E" virg="true">
<ety>
<Tdef>
<pt>
<QualType const="true">
<Tdef>
<Tdef>
<bt name="unsigned short"/>
</Tdef>
</Tdef>
</QualType>
</pt>
</Tdef>
</ety>
</Var>
</dst>
<xop lb="48" cb="62" le="48" ce="67" kind="!=">
<n32 lb="48" cb="62">
<drx lb="48" cb="62" kind="lvalue" nm="I"/>
</n32>
<n32 lb="48" cb="67">
<drx lb="48" cb="67" kind="lvalue" nm="E"/>
</n32>
</xop>
<uo lb="48" cb="70" le="48" ce="72" kind="++">
<drx lb="48" cb="72" kind="lvalue" nm="I"/>
</uo>
<u lb="48" cb="75" le="50" ce="3">
<mce lb="49" cb="5" le="49" ce="20" nbparm="1" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f">
<exp pvirg="true"/>
<mex lb="49" cb="5" le="49" ce="14" id="091fe7d1a666cfdbd5c5602d9bbe50d9_cfd35e01507b0b473cdb2e45b804ba9f" nm="set" point="1">
<drx lb="49" cb="5" kind="lvalue" nm="Reserved"/>
</mex>
<n32 lb="49" cb="18" le="49" ce="19">
<n32 lb="49" cb="18" le="49" ce="19">
<uo lb="49" cb="18" le="49" ce="19" kind="*">
<n32 lb="49" cb="19">
<drx lb="49" cb="19" kind="lvalue" nm="I"/>
</n32>
</uo>
</n32>
</n32>
</mce>
</u>
</fx>
<mce lb="52" cb="3" le="52" ce="45" nbparm="2" id="a1896e068a4912cd198f7c543a4b9cc3_9130aab573e735f691a84d3e4bc103bc">
<exp pvirg="true"/>
<mex lb="52" cb="3" le="52" ce="8" id="a1896e068a4912cd198f7c543a4b9cc3_9130aab573e735f691a84d3e4bc103bc" nm="reserveIndirectRegisters" arrow="1">
<n32 lb="52" cb="3">
<drx lb="52" cb="3" kind="lvalue" nm="TII"/>
</n32>
</mex>
<drx lb="52" cb="33" kind="lvalue" nm="Reserved"/>
<drx lb="52" cb="43" kind="lvalue" nm="MF"/>
</mce>
<rx lb="54" cb="3" le="54" ce="10" pvirg="true">
<n10 lb="54" cb="10">
<typeptr id="091fe7d1a666cfdbd5c5602d9bbe50d9_709737e66d634339bb4b9cb454b5aaac"/>
<temp/>
<n32 lb="54" cb="10">
<drx lb="54" cb="10" kind="lvalue" nm="Reserved"/>
</n32>
</n10>
</rx>
</u>

</Stmt>
</m>
<f name="__assume" id="7aba991da91048029154075fed33e80f_836fe67081a74d9fdee86df05d5810a8" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="void">
<bt name="void"/>
</fpt>
</f>
<f name="__builtin_abs" id="7aba991da91048029154075fed33e80f_a3c2a8e9955f44ca19249d0ebad0d8b7" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="int">
<bt name="int"/>
</fpt>
</f>
<f name="__builtin_pow" id="7aba991da91048029154075fed33e80f_baf302c09b9e88e2c506a9b5ae600e6c" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__builtin_cos" id="7aba991da91048029154075fed33e80f_c7ae3ed7a5888fd0ef07d6665582185e" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__builtin_sin" id="7aba991da91048029154075fed33e80f_686fdeefc8f1de180159bda4add532cd" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__builtin_tan" id="7aba991da91048029154075fed33e80f_414fc5caf97fd017d42c666d54747901" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__atomic_load" id="7aba991da91048029154075fed33e80f_f9cc7b25390217a4c76dd9fa2f2647ad" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fnpt>
<bt name="void"/>
</fnpt>
</f>
<f name="__builtin_erf" id="7aba991da91048029154075fed33e80f_900dc06fe0322bb09798fdbbb5910911" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__builtin_exp" id="7aba991da91048029154075fed33e80f_0be9731fb0a0c46a9fb57715b20358bf" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__builtin_ffs" id="7aba991da91048029154075fed33e80f_54b2f449b75c0ba207874b501d283372" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="int">
<bt name="int"/>
</fpt>
</f>
<f name="__sync_swap_1" id="7aba991da91048029154075fed33e80f_5b7c8fc000258053611a3e44f88bfe8e" file="1" linestart="28" lineend="28" implicit="true" variadic="true" access="none" storage="extern">
<fpt proto="char">
<bt name="char"/>
</fpt>
</f>
<f name="__sync_swap_2" id="7aba991da91048029154075fed33e80f_a21ea7457bfc68e62d61e78f3040b220" file="1" linestart="28" lineend="28" implicit="true" variadic="true" access="none" storage="extern">
<fpt proto="short">
<bt name="short"/>
</fpt>
</f>
<f name="__sync_swap_4" id="7aba991da91048029154075fed33e80f_35319b7fb61fb968305f46947dabb7be" file="1" linestart="28" lineend="28" implicit="true" variadic="true" access="none" storage="extern">
<fpt proto="int">
<bt name="int"/>
</fpt>
</f>
<f name="__sync_swap_8" id="7aba991da91048029154075fed33e80f_9f5626695f84bb83c5bfd02190c7c7f4" file="1" linestart="28" lineend="28" implicit="true" variadic="true" access="none" storage="extern">
<fpt proto="long long">
<bt name="long long"/>
</fpt>
</f>
<f name="__builtin_fma" id="7aba991da91048029154075fed33e80f_8776a616c06574d1076f8e4c8a99c674" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__builtin_inf" id="7aba991da91048029154075fed33e80f_bc02ff5b0c790f4bcdeb4c23381a5c1f" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__builtin_log" id="7aba991da91048029154075fed33e80f_fcd3285a36b5e7668d1f97a6385f4d5a" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__builtin_nan" id="7aba991da91048029154075fed33e80f_2ab98649a0373e73c7385c822f83d461" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fpt proto="double">
<bt name="double"/>
</fpt>
</f>
<f name="__sync_swap" id="7aba991da91048029154075fed33e80f_e26ff97e34c6c6a8d70faa585f9bce52" file="1" linestart="28" lineend="28" implicit="true" access="none" storage="extern">
<fnpt>
<bt name="void"/>
</fnpt>
</f>
<m name="getHWRegChan" id="7aba991da91048029154075fed33e80f_1a87da19382db904d21f2e5b438d3714" file="1" linestart="57" lineend="59" previous="655df7d8cce6dcdbbc38f844ae863f73_1a87da19382db904d21f2e5b438d3714" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="57" cb="61" le="59" ce="1"/>

</Stmt>
</m>
<m name="getHWRegIndex" id="7aba991da91048029154075fed33e80f_6614e6890792dcaf3953115557a01de5" file="1" linestart="61" lineend="63" previous="655df7d8cce6dcdbbc38f844ae863f73_6614e6890792dcaf3953115557a01de5" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="unsigned int">
<bt name="unsigned int"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="61" cb="62" le="63" ce="1"/>

</Stmt>
</m>
<m name="getCFGStructurizerRegClass" id="7aba991da91048029154075fed33e80f_95991367c332974af4214a9c19058a88" file="1" linestart="65" lineend="71" previous="655df7d8cce6dcdbbc38f844ae863f73_95991367c332974af4214a9c19058a88" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::TargetRegisterClass *">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
</fpt>
<p name="VT" proto="llvm::MVT" access2="none">
<rt>
<cr id="8082e5165c3f42665d6b82cf419bbd6a_d15e30a7911dd4275e49913b7d78fcf1"/>
</rt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="66" cb="82" le="71" ce="1">
<sy lb="67" cb="3" le="70" ce="3">
<n32 lb="67" cb="10" le="67" ce="13">
<n32 lb="67" cb="10" le="67" ce="13">
<mex lb="67" cb="10" le="67" ce="13" kind="lvalue" id="8082e5165c3f42665d6b82cf419bbd6a_217a1f368948a1c90cd54fbc863bc3f6" nm="SimpleTy" point="1">
<drx lb="67" cb="10" kind="lvalue" nm="VT"/>
</mex>
</n32>
</n32>
<u lb="67" cb="23" le="70" ce="3">
<dx lb="68" cb="3">
<cax lb="69" cb="3">
<n32 lb="69" cb="8" le="69" ce="13">
<drx lb="69" cb="8" le="69" ce="13" id="8082e5165c3f42665d6b82cf419bbd6a_1a266cda80c16bd496964787786bfb32" nm="i32"/>
</n32>
<n59/>
</cax>
</dx>
</u>
</sy>
</u>

</Stmt>
</m>
<m name="getRegClassWeight" id="7aba991da91048029154075fed33e80f_39347873b08f741c1f53e637e82e9f85" file="1" linestart="73" lineend="76" previous="655df7d8cce6dcdbbc38f844ae863f73_39347873b08f741c1f53e637e82e9f85" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="const llvm::RegClassWeight &amp;">
<lrf>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_2f8ca8e04525790126f5d7d94931f505"/>
</rt>
</QualType>
</lrf>
</fpt>
<p name="RC" proto="const llvm::TargetRegisterClass *" isPtr="true" isLiteral="true" access2="none">
<pt>
<QualType const="true">
<rt>
<cr id="59642fb74cf5b58f433a7bdcb6c661d2_e5ad748063c898b7dab27775bba1a499"/>
</rt>
</QualType>
</pt>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="74" cb="40" le="76" ce="1">
<rx lb="75" cb="3" le="75" ce="10" pvirg="true">
<mex lb="75" cb="10" kind="lvalue" id="655df7d8cce6dcdbbc38f844ae863f73_8407dda244136edfb5ba0546643a7def" nm="RCW" arrow="1">
<n19 lb="75" cb="10"/>
</mex>
</rx>
</u>

</Stmt>
</m>
<m name="isPhysRegLiveAcrossClauses" id="7aba991da91048029154075fed33e80f_97d38e323fe5e86aa7afcbac3a2a5624" file="1" linestart="78" lineend="89" previous="655df7d8cce6dcdbbc38f844ae863f73_97d38e323fe5e86aa7afcbac3a2a5624" access="public" hasbody="true" isdef="true">
<fpt const="true" proto="bool">
<bt name="bool"/>
</fpt>
<p name="Reg" proto="unsigned int" isLiteral="true" isPrimitive="true" access2="none">
<bt name="unsigned int"/>
<Stmt>

</Stmt>
</p>
<Stmt>
<u lb="78" cb="71" le="89" ce="1">
<ocast lb="79" cb="3" le="79" ce="3">
<bt name="void"/>
<n46 lb="79" cb="3" le="79" ce="3">
<exp pvirg="true"/>
<xop lb="79" cb="3" le="79" ce="3" kind="||">
<n46 lb="79" cb="3" le="79" ce="3">
<exp pvirg="true"/>
<uo lb="79" cb="3" le="79" ce="3" kind="!">
<uo lb="79" cb="3" le="79" ce="3" kind="!">
<n46 lb="79" cb="3" le="79" ce="3">
<exp pvirg="true"/>
<uo lb="79" cb="3" le="79" ce="3" kind="!">
<ce lb="79" cb="3" le="79" ce="3" nbparm="1" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e">
<exp pvirg="true"/>
<n32 lb="79" cb="3" le="79" ce="3">
<drx lb="79" cb="3" le="79" ce="3" kind="lvalue" id="59642fb74cf5b58f433a7bdcb6c661d2_40b276e742e92e5fa3888e0cd7c9252e" nm="isVirtualRegister"/>
</n32>
<n32 lb="79" cb="3">
<drx lb="79" cb="3" kind="lvalue" nm="Reg"/>
</n32>
</ce>
</uo>
</n46>
</uo>
</uo>
</n46>
<n32 lb="79" cb="3" le="79" ce="3">
<n46 lb="79" cb="3" le="79" ce="3">
<exp pvirg="true"/>
<xop lb="79" cb="3" le="79" ce="3" kind=",">
<ce lb="79" cb="3" le="79" ce="3" nbparm="3" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93">
<exp pvirg="true"/>
<n32 lb="79" cb="3">
<drx lb="79" cb="3" kind="lvalue" id="31c357693d52ae274c14f087014287c4_3e40221a11a600da08b516cdee0dac93" nm="_wassert"/>
</n32>
<n32 lb="79" cb="3">
<n52 lb="79" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="79" cb="3">
<n52 lb="79" cb="3">
<slit/>
</n52>
</n32>
<n32 lb="79" cb="3">
<n45 lb="79" cb="3">
<flit/>
</n45>
</n32>
</ce>
<n45 lb="79" cb="3">
<flit/>
</n45>
</xop>
</n46>
</n32>
</xop>
</n46>
</ocast>
<sy lb="81" cb="3" le="88" ce="3">
<n32 lb="81" cb="11">
<drx lb="81" cb="11" kind="lvalue" nm="Reg"/>
</n32>
<u lb="81" cb="16" le="88" ce="3">
<rx lb="85" cb="5" le="85" ce="12" pvirg="true">
<n9 lb="85" cb="12"/>
</rx>
<dx lb="86" cb="3" le="87" ce="12">
<rx lb="87" cb="5" le="87" ce="12" pvirg="true">
<n9 lb="87" cb="12"/>
</rx>
</dx>
</u>
</sy>
</u>

</Stmt>
</m>
</tun>
</Root>
