# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# OpenFile C:/Users/Alol/Documents/GitHub/CA_CA-2/memory.v 
# Loading project CA#2
# Compile of controller.sv was successful.
# Compile of memory.v was successful.
# Compile of RegisterFile.v was successful.
# 3 compiles, 0 failed with no errors. 
