
attach ../modelgen_0.so
attach ../d_vasrc.so

`modelgen
module test_dio0(np, nn);

analog begin
	real a;
	a = 2;
	I(np,nn) <+ exp(a*V(np,nn));
end

endmodule

!make test_dio0.so

attach ./test_dio0.so

verilog

resistor #(.r(1)) dut(3,2);
test_dio0 dut(2,1);
test_dio0 dut(1,0);
vsource v1(3, 0);

list

print dc v(nodes) iter(0)
dc v1 -10 10 2
