<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM32F401RE: ISER</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdn.jsdelivr.net/npm/mathjax@2/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM32F401RE
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">ISER<div class="ingroups"><a class="el" href="group__Memory__Map.html">Memory Map</a> &raquo; <a class="el" href="group__CORTEX__M4.html">Cortex-M4</a> &raquo; <a class="el" href="group__NVIC.html">Nested Vector Interrupt Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Interrupt Set-Enable Register group.  
<a href="#details">More...</a></p>
<div class="dynheader">
Collaboration diagram for ISER:</div>
<div class="dyncontent">
<div class="center"><img src="group__ISER.png" border="0" usemap="#agroup____ISER" alt=""/></div>
<map name="agroup____ISER" id="agroup____ISER">
<area shape="rect" title="Interrupt Set&#45;Enable Register group." alt="" coords="227,13,277,38"/>
<area shape="rect" href="group__NVIC.html" title="ARM Cortex&#45;M4 Processor NVIC." alt="" coords="5,5,179,45"/>
</map>
</div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab37d21c2e44fe7e3967deaf10e30a763"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gab37d21c2e44fe7e3967deaf10e30a763">NVIC_ISER0</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E100)</td></tr>
<tr class="memdesc:gab37d21c2e44fe7e3967deaf10e30a763"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 0.  <a href="group__ISER.html#gab37d21c2e44fe7e3967deaf10e30a763">More...</a><br /></td></tr>
<tr class="separator:gab37d21c2e44fe7e3967deaf10e30a763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea822ab87e3ef3b207f26c6176a746c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gaeea822ab87e3ef3b207f26c6176a746c">NVIC_ISER1</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E104)</td></tr>
<tr class="memdesc:gaeea822ab87e3ef3b207f26c6176a746c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 1.  <a href="group__ISER.html#gaeea822ab87e3ef3b207f26c6176a746c">More...</a><br /></td></tr>
<tr class="separator:gaeea822ab87e3ef3b207f26c6176a746c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1656caf06ddb60684c2a936b87f89fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gaf1656caf06ddb60684c2a936b87f89fa">NVIC_ISER2</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E108)</td></tr>
<tr class="memdesc:gaf1656caf06ddb60684c2a936b87f89fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 2.  <a href="group__ISER.html#gaf1656caf06ddb60684c2a936b87f89fa">More...</a><br /></td></tr>
<tr class="separator:gaf1656caf06ddb60684c2a936b87f89fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccfbb81b7701d6820f5779db3e98c45e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gaccfbb81b7701d6820f5779db3e98c45e">NVIC_ISER3</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E10C)</td></tr>
<tr class="memdesc:gaccfbb81b7701d6820f5779db3e98c45e"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 3.  <a href="group__ISER.html#gaccfbb81b7701d6820f5779db3e98c45e">More...</a><br /></td></tr>
<tr class="separator:gaccfbb81b7701d6820f5779db3e98c45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d37975ddb1c51e0e15b709347e8e60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#ga18d37975ddb1c51e0e15b709347e8e60">NVIC_ISER4</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E110)</td></tr>
<tr class="memdesc:ga18d37975ddb1c51e0e15b709347e8e60"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 4.  <a href="group__ISER.html#ga18d37975ddb1c51e0e15b709347e8e60">More...</a><br /></td></tr>
<tr class="separator:ga18d37975ddb1c51e0e15b709347e8e60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga944232c69d23386ff69cea791addd52a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#ga944232c69d23386ff69cea791addd52a">NVIC_ISER5</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E114)</td></tr>
<tr class="memdesc:ga944232c69d23386ff69cea791addd52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 5.  <a href="group__ISER.html#ga944232c69d23386ff69cea791addd52a">More...</a><br /></td></tr>
<tr class="separator:ga944232c69d23386ff69cea791addd52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf02b6a9ab874e22950b89d89706126d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gaf02b6a9ab874e22950b89d89706126d6">NVIC_ISER6</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E118)</td></tr>
<tr class="memdesc:gaf02b6a9ab874e22950b89d89706126d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 6.  <a href="group__ISER.html#gaf02b6a9ab874e22950b89d89706126d6">More...</a><br /></td></tr>
<tr class="separator:gaf02b6a9ab874e22950b89d89706126d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5100ae0db5706211cd7d682196eafc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__ISER.html#gac5100ae0db5706211cd7d682196eafc6">NVIC_ISER7</a>&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E11C)</td></tr>
<tr class="memdesc:gac5100ae0db5706211cd7d682196eafc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NVIC Interrupt Set-Enable Register 7.  <a href="group__ISER.html#gac5100ae0db5706211cd7d682196eafc6">More...</a><br /></td></tr>
<tr class="separator:gac5100ae0db5706211cd7d682196eafc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>The ISER register enable interrupts, and show which interrupts are enabled. </p><table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Bit Number   </th><th class="markdownTableHeadNone">Name   </th><th class="markdownTableHeadNone">Description   </th><th class="markdownTableHeadNone">Access    </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">31:0   </td><td class="markdownTableBodyNone">SETENA   </td><td class="markdownTableBodyNone">Interrupt set-enable bits   </td><td class="markdownTableBodyNone">rw   </td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="gab37d21c2e44fe7e3967deaf10e30a763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab37d21c2e44fe7e3967deaf10e30a763">&#9670;&nbsp;</a></span>NVIC_ISER0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER0&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E100)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaeea822ab87e3ef3b207f26c6176a746c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeea822ab87e3ef3b207f26c6176a746c">&#9670;&nbsp;</a></span>NVIC_ISER1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER1&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E104)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1656caf06ddb60684c2a936b87f89fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1656caf06ddb60684c2a936b87f89fa">&#9670;&nbsp;</a></span>NVIC_ISER2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER2&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E108)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaccfbb81b7701d6820f5779db3e98c45e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaccfbb81b7701d6820f5779db3e98c45e">&#9670;&nbsp;</a></span>NVIC_ISER3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER3&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E10C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga18d37975ddb1c51e0e15b709347e8e60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18d37975ddb1c51e0e15b709347e8e60">&#9670;&nbsp;</a></span>NVIC_ISER4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER4&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E110)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga944232c69d23386ff69cea791addd52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga944232c69d23386ff69cea791addd52a">&#9670;&nbsp;</a></span>NVIC_ISER5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER5&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E114)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf02b6a9ab874e22950b89d89706126d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf02b6a9ab874e22950b89d89706126d6">&#9670;&nbsp;</a></span>NVIC_ISER6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER6&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E118)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac5100ae0db5706211cd7d682196eafc6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac5100ae0db5706211cd7d682196eafc6">&#9670;&nbsp;</a></span>NVIC_ISER7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define NVIC_ISER7&#160;&#160;&#160;((<a class="el" href="STM32F401RE_8h.html#a08ef1f468988ad227bb9918f704c6148">Register</a> *)0xE000E11C)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1
</small></address>
</body>
</html>
