{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 30 21:44:21 2020 " "Info: Processing started: Fri Oct 30 21:44:21 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off weideng3 -c weideng3 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off weideng3 -c weideng3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file car.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 car-behave " "Info: Found design unit 1: car-behave" {  } { { "car.vhd" "" { Text "F:/学习文件/大三上/EDA/weideng3/car.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 car " "Info: Found entity 1: car" {  } { { "car.vhd" "" { Text "F:/学习文件/大三上/EDA/weideng3/car.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carlight.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file carlight.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 carlight " "Info: Found entity 1: carlight" {  } { { "carlight.bdf" "" { Schematic "F:/学习文件/大三上/EDA/weideng3/carlight.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "carlight " "Info: Elaborating entity \"carlight\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "car car:inst " "Info: Elaborating entity \"car\" for hierarchy \"car:inst\"" {  } { { "carlight.bdf" "inst" { Schematic "F:/学习文件/大三上/EDA/weideng3/carlight.bdf" { { 0 472 616 128 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "car:inst\|rightlight\[2\] car:inst\|rightlight\[2\]~_emulated car:inst\|rightlight\[2\]~latch " "Warning (13310): Register \"car:inst\|rightlight\[2\]\" is converted into an equivalent circuit using register \"car:inst\|rightlight\[2\]~_emulated\" and latch \"car:inst\|rightlight\[2\]~latch\"" {  } { { "car.vhd" "" { Text "F:/学习文件/大三上/EDA/weideng3/car.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "car:inst\|rightlight\[1\] car:inst\|rightlight\[1\]~_emulated car:inst\|rightlight\[2\]~latch " "Warning (13310): Register \"car:inst\|rightlight\[1\]\" is converted into an equivalent circuit using register \"car:inst\|rightlight\[1\]~_emulated\" and latch \"car:inst\|rightlight\[2\]~latch\"" {  } { { "car.vhd" "" { Text "F:/学习文件/大三上/EDA/weideng3/car.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "car:inst\|rightlight\[0\] car:inst\|rightlight\[0\]~_emulated car:inst\|rightlight\[2\]~latch " "Warning (13310): Register \"car:inst\|rightlight\[0\]\" is converted into an equivalent circuit using register \"car:inst\|rightlight\[0\]~_emulated\" and latch \"car:inst\|rightlight\[2\]~latch\"" {  } { { "car.vhd" "" { Text "F:/学习文件/大三上/EDA/weideng3/car.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "car:inst\|leftlight\[2\] car:inst\|leftlight\[2\]~_emulated car:inst\|rightlight\[2\]~latch " "Warning (13310): Register \"car:inst\|leftlight\[2\]\" is converted into an equivalent circuit using register \"car:inst\|leftlight\[2\]~_emulated\" and latch \"car:inst\|rightlight\[2\]~latch\"" {  } { { "car.vhd" "" { Text "F:/学习文件/大三上/EDA/weideng3/car.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "car:inst\|leftlight\[1\] car:inst\|leftlight\[1\]~_emulated car:inst\|rightlight\[2\]~latch " "Warning (13310): Register \"car:inst\|leftlight\[1\]\" is converted into an equivalent circuit using register \"car:inst\|leftlight\[1\]~_emulated\" and latch \"car:inst\|rightlight\[2\]~latch\"" {  } { { "car.vhd" "" { Text "F:/学习文件/大三上/EDA/weideng3/car.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "car:inst\|leftlight\[0\] car:inst\|leftlight\[0\]~_emulated car:inst\|rightlight\[2\]~latch " "Warning (13310): Register \"car:inst\|leftlight\[0\]\" is converted into an equivalent circuit using register \"car:inst\|leftlight\[0\]~_emulated\" and latch \"car:inst\|rightlight\[2\]~latch\"" {  } { { "car.vhd" "" { Text "F:/学习文件/大三上/EDA/weideng3/car.vhd" 30 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "weideng3 " "Warning: Ignored assignments for entity \"weideng3\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name OPTIMIZE_SSN OFF -entity weideng3 -family \"Cyclone III\" " "Warning: Assignment of entity set_global_assignment -name OPTIMIZE_SSN OFF -entity weideng3 -family \"Cyclone III\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity weideng3 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity weideng3 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity weideng3 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity weideng3 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Info: Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Info: Implemented 4 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "22 " "Info: Implemented 22 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "276 " "Info: Peak virtual memory: 276 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 30 21:44:22 2020 " "Info: Processing ended: Fri Oct 30 21:44:22 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
