---
title: "Vivado UI Layout Customization for DV Engineers: dv-view Setup & Persistence"
tags:
  - eda
  - vivado
  - ui-layout
  - dv-view
  - waveform-viewer
  - verification-ergonomics
  - desktop-automation
created: 2026-10-25
author: AI Agent & Vision MCP
status: verified-in-production
type: learning
references:
  - "[[INDEX]]"
  - "[[vivado_gui_waveform_automation]]"
  - "[[vivado_tool_features_and_ai_automation]]"
  - "[[phase2_application_plugin_framework]]"
---

# Vivado UI Layout Customization for DV Engineers: `dv-view` Setup & Persistence

## Executive Summary
The standard default layout in AMD/Xilinx Vivado (v2025.1) is oriented around full-chip FPGA implementation (Synthesis, Implementation, Bitstream Generation) rather than the iterative debugging needs of a **Design Verification (DV) Engineer**.

This runbook documents the visual exploration, spatial reorganization, and persistent disk serialization of a dedicated **`dv-view`** layout in Vivado. The custom layout eliminates non-verification distractions, expands the waveform canvas, docks hierarchical signal trees and process stack frames, and saves the configuration into Vivado's user layout registry.

---

## 1. DV Engineer Requirements vs. Default Layout

| Architectural Dimension | Default Vivado Layout | Tailored `dv-view` Layout | Benefit to DV Engineer |
| :--- | :--- | :--- | :--- |
| **Flow Navigator** | Expanded column (250px width) showing Synthesis, Implementation, Bitstream. | **Collapsed to a 25px vertical sidebar tab** (`Ctrl+Q`). | Reclaims over 220 horizontal pixels directly for waveforms. |
| **Waveform Canvas** | Compressed inside a nested editor tab tile alongside HDL text files. | **Maximized centerpiece dock** spanning the right half of the display. | High-visibility signal names, multi-bit bus values, and wide time axis. |
| **Hierarchy & Signals** | `Scope` and `Objects` docks. | **`Scope`, `Objects`, `Locals`, and `Call Stacks`**. | Simultaneous visibility of DUT hierarchy, scope ports, process-local variables, and thread call stacks. |
| **Bottom Dock** | Default Tcl Console. | **`Tcl Console` + `Messages` + `Log`**. | Immediate visibility of testbench `$display` prints, assertion failures, and UVM logs alongside interactive Tcl execution. |
| **Persistence** | Volatile per session. | **Serialized to disk** as `dv-view.layout`. | Instantly selectable from the top-right Layout combo box `[ dv-view v ]`. |

---

## 2. Visual Layout Architecture Diagram (`dv-view`)

```
+---------------------------------------------------------------------------------------------------------------+
| Vivado Menu Bar: File  Edit  Flow  Tools  Reports  Window  Layout  View  Run  Help       [ dv-view  ★   v ]  |
+---------------------------------------------------------------------------------------------------------------+
| Simulation Toolbar:  Run  Step  Break  Restart  ZoomIn  ZoomOut  ZoomFit                                      |
+-----+-------------------------------+-------------------------------------------------------------------------+
| F   | Scope & Sources & Call Stacks | Waveform Viewer (`Untitled 1*`)                                         |
| l   | - fifo_tb                     | +-------------------+-------+-----------------------------------------+ |
| o   |   `- dut (fifo)               | | Signal Name       | Value | 0ns           200ns           500ns     | |
| w   |                               | +-------------------+-------+-----------------------------------------+ |
|     +-------------------------------+ | clk                 | 1     | |_|~|_|~|_|~|_|~|_|~|_|~|_|~|_|~|_|~|_| | |
| N   | Stack Frames                  | | rst_n               | 1     | ______/-------------------------------| |
| a   | - Process thread frames       | | wr_en               | 0     | _______/-------------\________________| |
| v   +-------------------------------+ | rd_en               | 0     | ____________________/-------------\___| |
| i   | Objects & Protocol Instances  | | full                | 0     | _____________________/---\____________| |
| g   | - clk, rst_n, wr_en, rd_en    | | empty               | 0     | ------\___________________________/---| |
| a   | - din[7:0], dout[7:0], count  | | data_count[4:0]     | 02    | 00====[01->10]=======[10->00]=========| |
| t   +-------------------------------+ +-------------------+-------+-----------------------------------------+ |
| o   | Locals                        |                                                                         |
| r   | - loop counters, dynamic vars |                                                                         |
+-----+-------------------------------+-------------------------------------------------------------------------+
| Bottom Dock: [Tcl Console] [Messages] [Log]                                                                   |
| > Type a Tcl command here...                                                                                  |
| [TB WRITE BURST] Writing 16 elements... Full asserted at count=16                                             |
| [TB READ BURST] Reading 16 elements... Empty asserted at count=0                                              |
+---------------------------------------------------------------------------------------------------------------+
```

---

## 3. Step-by-Step Setup Recipe

### Step 1: Collapse the Flow Navigator
In simulation mode, the left Flow Navigator (synthesis/implementation buttons) wastes 250px of horizontal room.
- **Action:** Send `Ctrl+Q` (`hotkey("ctrl+q")` in Vision MCP).
- **Result:** Collapses into a thin vertical sidebar tab labeled `Flow Navigator`.

### Step 2: Open Verification & Simulation Debug Panes
- In the top-right Layout dropdown combo box (or `Layout` menu), select **`Simulation Debug`**.
- This introduces verification-specific docks:
  - **`Call Stacks`** and **`Stack Frames`**: Vital for analyzing paused threads, SystemVerilog `fork...join` blocks, and testbench sequences.
  - **`Locals`**: Displays local automatic variables and loop iterators.
  - **`Objects`**: Displays all signals and ports of the currently selected scope.

### Step 3: Prioritize & Fit the Waveform Canvas
- Focus the waveform canvas (`Untitled 1*`).
- Dispatch **Zoom Fit** via toolbar icon (`x=1512, y=370` on 1600x1089) or press `f`.
- The horizontal time axis automatically expands to display the full simulated duration (`0 ns` to `550 ns`).

### Step 4: Save As New Layout
1. Click the Layout combo box dropdown at top-right (`x=1560, y=157` on 1600x1089).
2. Click **`Save As New Layout...`** (`x=1460, y=130`).
3. In the "Save Layout As" modal dialog:
   - Type layout name: `dv-view`.
   - Press `Enter` (or click `OK`).
4. The layout is officially saved and tagged with a star icon (`★ dv-view`).

---

## 4. On-Disk Persistence & Serialization

Vivado 2025.1 persists user custom layouts to the user configuration tree:

```
~/.Xilinx/Vivado/2025.1/data/layouts/
├── application/
│   └── default.layout
├── dv-view.layout                  <-- Serialized Qt/Java multi-dock workspace tree (21.8 KB)
└── workspace/
    └── dv-view.layout              <-- MDI editor/waveform sub-dock descriptor (93 B)
```

### Key Properties:
- **Zero Session Loss:** Layout is preserved across Vivado sessions, system reboots, and project switches.
- **Portability:** The binary `.layout` file can be copied into shared team dotfiles (`/tools/etc/vivado/layouts/`) or checked into dotfile repositories to standardize EDA workspace views across verification teams.

---

## 5. Vision MCP Automation Hook

In `dobby/plugins/vivado.py`, the layout toggle capability is now exposed as a first-class feature:

```python
# Dispatched via Vision Control MCP
controller.execute_feature("vivado.toggle_flow_navigator")
```

---

## Cross References
- [[INDEX|Learnings Index]]
- [[vivado_gui_waveform_automation|Vivado GUI Waveform Automation]]
- [[vivado_tool_features_and_ai_automation|Vivado Tool Features & Architecture]]
- [[phase2_application_plugin_framework|Phase 2 Application Plugins]]
