{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1685015919528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1685015919528 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 19:58:39 2023 " "Processing started: Thu May 25 19:58:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1685015919528 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1685015919528 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT_qsim " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFT -c FFT_qsim" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1685015919528 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "14 14 20 " "Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1685015919742 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fft.v 1 1 " "Using design file fft.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 FFT " "Found entity 1: FFT" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1685015919817 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1685015919817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FFT " "Elaborating entity \"FFT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1685015919818 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(200) " "Verilog HDL assignment warning at fft.v(200): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(201) " "Verilog HDL assignment warning at fft.v(201): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(202) " "Verilog HDL assignment warning at fft.v(202): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(203) " "Verilog HDL assignment warning at fft.v(203): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(204) " "Verilog HDL assignment warning at fft.v(204): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(205) " "Verilog HDL assignment warning at fft.v(205): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(206) " "Verilog HDL assignment warning at fft.v(206): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(207) " "Verilog HDL assignment warning at fft.v(207): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(209) " "Verilog HDL assignment warning at fft.v(209): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(210) " "Verilog HDL assignment warning at fft.v(210): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(211) " "Verilog HDL assignment warning at fft.v(211): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(212) " "Verilog HDL assignment warning at fft.v(212): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(213) " "Verilog HDL assignment warning at fft.v(213): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(214) " "Verilog HDL assignment warning at fft.v(214): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919821 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(215) " "Verilog HDL assignment warning at fft.v(215): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919822 "|FFT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 5 fft.v(216) " "Verilog HDL assignment warning at fft.v(216): truncated value with size 11 to match size of target (5)" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1685015919822 "|FFT"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re0\[1\] GND " "Pin \"fft_data_out_re0\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_re0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re0\[2\] GND " "Pin \"fft_data_out_re0\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_re0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re0\[4\] GND " "Pin \"fft_data_out_re0\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_re0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im0\[2\] GND " "Pin \"fft_data_out_im0\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im0\[3\] GND " "Pin \"fft_data_out_im0\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im0\[4\] GND " "Pin \"fft_data_out_im0\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re1\[1\] GND " "Pin \"fft_data_out_re1\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_re1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im1\[1\] GND " "Pin \"fft_data_out_im1\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im1\[2\] GND " "Pin \"fft_data_out_im1\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im1\[3\] GND " "Pin \"fft_data_out_im1\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im1\[4\] GND " "Pin \"fft_data_out_im1\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re2\[1\] GND " "Pin \"fft_data_out_re2\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_re2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re2\[2\] GND " "Pin \"fft_data_out_re2\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_re2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re3\[1\] GND " "Pin \"fft_data_out_re3\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_re3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_re3\[2\] GND " "Pin \"fft_data_out_re3\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_re3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im3\[1\] GND " "Pin \"fft_data_out_im3\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im3\[2\] GND " "Pin \"fft_data_out_im3\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im3\[3\] GND " "Pin \"fft_data_out_im3\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "fft_data_out_im3\[4\] GND " "Pin \"fft_data_out_im3\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|fft_data_out_im3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re0\[0\] GND " "Pin \"ifft_data_out_re0\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im0\[1\] GND " "Pin \"ifft_data_out_im0\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im0\[2\] GND " "Pin \"ifft_data_out_im0\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im0\[3\] GND " "Pin \"ifft_data_out_im0\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im0\[4\] GND " "Pin \"ifft_data_out_im0\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re1\[0\] GND " "Pin \"ifft_data_out_re1\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re1\[1\] GND " "Pin \"ifft_data_out_re1\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re1\[3\] GND " "Pin \"ifft_data_out_re1\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re1\[4\] GND " "Pin \"ifft_data_out_re1\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im1\[0\] GND " "Pin \"ifft_data_out_im1\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im1\[1\] GND " "Pin \"ifft_data_out_im1\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im1\[2\] GND " "Pin \"ifft_data_out_im1\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im1\[3\] GND " "Pin \"ifft_data_out_im1\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im1\[4\] GND " "Pin \"ifft_data_out_im1\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re2\[2\] GND " "Pin \"ifft_data_out_re2\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re2\[3\] GND " "Pin \"ifft_data_out_re2\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re2\[4\] GND " "Pin \"ifft_data_out_re2\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im2\[0\] GND " "Pin \"ifft_data_out_im2\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im2\[1\] GND " "Pin \"ifft_data_out_im2\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im2\[2\] GND " "Pin \"ifft_data_out_im2\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im2\[3\] GND " "Pin \"ifft_data_out_im2\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im2\[4\] GND " "Pin \"ifft_data_out_im2\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re3\[0\] GND " "Pin \"ifft_data_out_re3\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re3\[1\] GND " "Pin \"ifft_data_out_re3\[1\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re3\[3\] GND " "Pin \"ifft_data_out_re3\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_re3\[4\] GND " "Pin \"ifft_data_out_re3\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_re3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im3\[0\] GND " "Pin \"ifft_data_out_im3\[0\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im3\[2\] GND " "Pin \"ifft_data_out_im3\[2\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im3\[3\] GND " "Pin \"ifft_data_out_im3\[3\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ifft_data_out_im3\[4\] GND " "Pin \"ifft_data_out_im3\[4\]\" is stuck at GND" {  } { { "fft.v" "" { Text "E:/Software_workspace/FPGA/FFT/par/fft.v" 199 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1685015920094 "|FFT|ifft_data_out_im3[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1685015920094 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1685015920148 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "68 " "68 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1685015920211 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1685015920314 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1685015920314 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "124 " "Implemented 124 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1685015920360 ""} { "Info" "ICUT_CUT_TM_OPINS" "81 " "Implemented 81 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1685015920360 ""} { "Info" "ICUT_CUT_TM_LCELLS" "40 " "Implemented 40 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1685015920360 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1685015920360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4629 " "Peak virtual memory: 4629 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1685015920387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 19:58:40 2023 " "Processing ended: Thu May 25 19:58:40 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1685015920387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1685015920387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1685015920387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1685015920387 ""}
