

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Wed Nov 15 11:41:50 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.135|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   11|   11|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.74>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%input_2_V_read = call i64 @_ssdm_op_Read.ap_vld.i64P(i64* %input_2_V)"   --->   Operation 13 'read' 'input_2_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (3.74ns)   --->   "%call_ret = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)"   --->   Operation 14 'call' 'call_ret' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 3.79>
ST_2 : Operation 15 [1/2] (2.06ns)   --->   "%call_ret = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0"(i64 %input_2_V_read)"   --->   Operation 15 'call' 'call_ret' <Predicate = true> <Delay = 2.06> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%layer2_out_0_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 0"   --->   Operation 16 'extractvalue' 'layer2_out_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%layer2_out_1_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 1"   --->   Operation 17 'extractvalue' 'layer2_out_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%layer2_out_2_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 2"   --->   Operation 18 'extractvalue' 'layer2_out_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%layer2_out_3_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 3"   --->   Operation 19 'extractvalue' 'layer2_out_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%layer2_out_4_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 4"   --->   Operation 20 'extractvalue' 'layer2_out_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%layer2_out_5_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 5"   --->   Operation 21 'extractvalue' 'layer2_out_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%layer2_out_6_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 6"   --->   Operation 22 'extractvalue' 'layer2_out_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%layer2_out_7_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret, 7"   --->   Operation 23 'extractvalue' 'layer2_out_7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.72ns)   --->   "%call_ret1 = call fastcc { i18, i18, i18, i18, i18, i18, i18, i18 } @"relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>"(i18 %layer2_out_0_V, i18 %layer2_out_1_V, i18 %layer2_out_2_V, i18 %layer2_out_3_V, i18 %layer2_out_4_V, i18 %layer2_out_5_V, i18 %layer2_out_6_V, i18 %layer2_out_7_V)" [firmware/myproject.cpp:43]   --->   Operation 24 'call' 'call_ret1' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%layer3_out_0_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 0" [firmware/myproject.cpp:43]   --->   Operation 25 'extractvalue' 'layer3_out_0_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%layer3_out_1_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 1" [firmware/myproject.cpp:43]   --->   Operation 26 'extractvalue' 'layer3_out_1_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%layer3_out_2_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 2" [firmware/myproject.cpp:43]   --->   Operation 27 'extractvalue' 'layer3_out_2_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%layer3_out_3_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 3" [firmware/myproject.cpp:43]   --->   Operation 28 'extractvalue' 'layer3_out_3_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%layer3_out_4_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 4" [firmware/myproject.cpp:43]   --->   Operation 29 'extractvalue' 'layer3_out_4_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%layer3_out_5_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 5" [firmware/myproject.cpp:43]   --->   Operation 30 'extractvalue' 'layer3_out_5_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%layer3_out_6_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 6" [firmware/myproject.cpp:43]   --->   Operation 31 'extractvalue' 'layer3_out_6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%layer3_out_7_V = extractvalue { i18, i18, i18, i18, i18, i18, i18, i18 } %call_ret1, 7" [firmware/myproject.cpp:43]   --->   Operation 32 'extractvalue' 'layer3_out_7_V' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.74>
ST_3 : Operation 33 [4/4] (3.74ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V, i18 %layer3_out_5_V, i18 %layer3_out_6_V, i18 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 33 'call' 'call_ret2' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.13>
ST_4 : Operation 34 [3/4] (4.13ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V, i18 %layer3_out_5_V, i18 %layer3_out_6_V, i18 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 34 'call' 'call_ret2' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.13>
ST_5 : Operation 35 [2/4] (4.13ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V, i18 %layer3_out_5_V, i18 %layer3_out_6_V, i18 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 35 'call' 'call_ret2' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 3.40>
ST_6 : Operation 36 [1/4] (3.40ns)   --->   "%call_ret2 = call fastcc { i18, i18, i18, i18 } @"dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0"(i18 %layer3_out_0_V, i18 %layer3_out_1_V, i18 %layer3_out_2_V, i18 %layer3_out_3_V, i18 %layer3_out_4_V, i18 %layer3_out_5_V, i18 %layer3_out_6_V, i18 %layer3_out_7_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 36 'call' 'call_ret2' <Predicate = true> <Delay = 3.40> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%layer4_out_0_V = extractvalue { i18, i18, i18, i18 } %call_ret2, 0" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 37 'extractvalue' 'layer4_out_0_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%layer4_out_1_V = extractvalue { i18, i18, i18, i18 } %call_ret2, 1" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 38 'extractvalue' 'layer4_out_1_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/1] (0.00ns)   --->   "%layer4_out_2_V = extractvalue { i18, i18, i18, i18 } %call_ret2, 2" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 39 'extractvalue' 'layer4_out_2_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%layer4_out_3_V = extractvalue { i18, i18, i18, i18 } %call_ret2, 3" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47]   --->   Operation 40 'extractvalue' 'layer4_out_3_V' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 1.72>
ST_7 : Operation 41 [1/1] (1.72ns)   --->   "%call_ret3 = call fastcc { i18, i18, i18, i18 } @"relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>"(i18 %layer4_out_0_V, i18 %layer4_out_1_V, i18 %layer4_out_2_V, i18 %layer4_out_3_V)" [firmware/myproject.cpp:51]   --->   Operation 41 'call' 'call_ret3' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "%layer5_out_0_V = extractvalue { i18, i18, i18, i18 } %call_ret3, 0" [firmware/myproject.cpp:51]   --->   Operation 42 'extractvalue' 'layer5_out_0_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%layer5_out_1_V = extractvalue { i18, i18, i18, i18 } %call_ret3, 1" [firmware/myproject.cpp:51]   --->   Operation 43 'extractvalue' 'layer5_out_1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%layer5_out_2_V = extractvalue { i18, i18, i18, i18 } %call_ret3, 2" [firmware/myproject.cpp:51]   --->   Operation 44 'extractvalue' 'layer5_out_2_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%layer5_out_3_V = extractvalue { i18, i18, i18, i18 } %call_ret3, 3" [firmware/myproject.cpp:51]   --->   Operation 45 'extractvalue' 'layer5_out_3_V' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.74>
ST_8 : Operation 46 [2/2] (3.74ns)   --->   "%layer6_out_0_V = call fastcc i18 @"dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0"(i18 %layer5_out_0_V, i18 %layer5_out_1_V, i18 %layer5_out_2_V, i18 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 46 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 3.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.13>
ST_9 : Operation 47 [1/2] (4.13ns)   --->   "%layer6_out_0_V = call fastcc i18 @"dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0"(i18 %layer5_out_0_V, i18 %layer5_out_1_V, i18 %layer5_out_2_V, i18 %layer5_out_3_V)" [firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55]   --->   Operation 47 'call' 'layer6_out_0_V' <Predicate = true> <Delay = 4.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.76>
ST_10 : Operation 48 [3/3] (3.76ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>"(i18 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 48 'call' 'call_ret4' <Predicate = true> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.76>
ST_11 : Operation 49 [2/3] (3.76ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>"(i18 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 49 'call' 'call_ret4' <Predicate = true> <Delay = 3.76> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.26>
ST_12 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i18* %layer7_out_0_V), !map !134"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_2_V), !map !140"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 52 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %input_2_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i18* %layer7_out_0_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str7, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:14]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str7) nounwind" [firmware/myproject.cpp:15]   --->   Operation 55 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 56 [1/3] (2.26ns)   --->   "%call_ret4 = call fastcc i14 @"sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>"(i18 %layer6_out_0_V)" [firmware/myproject.cpp:57]   --->   Operation 56 'call' 'call_ret4' <Predicate = true> <Delay = 2.26> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 57 [1/1] (0.00ns)   --->   "%p_trunc_ext = zext i14 %call_ret4 to i18" [firmware/myproject.cpp:57]   --->   Operation 57 'zext' 'p_trunc_ext' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i18P(i18* %layer7_out_0_V, i18 %p_trunc_ext)" [firmware/myproject.cpp:57]   --->   Operation 58 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:59]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.74ns
The critical path consists of the following:
	wire read on port 'input_2_V' [10]  (0 ns)
	'call' operation ('call_ret') to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0' [11]  (3.74 ns)

 <State 2>: 3.79ns
The critical path consists of the following:
	'call' operation ('call_ret') to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config2>.0.0.0.0.0.0.0.0.0' [11]  (2.07 ns)
	'call' operation ('call_ret1', firmware/myproject.cpp:43) to 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config3>' [20]  (1.73 ns)

 <State 3>: 3.74ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0' [29]  (3.74 ns)

 <State 4>: 4.13ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0' [29]  (4.13 ns)

 <State 5>: 4.13ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0' [29]  (4.13 ns)

 <State 6>: 3.4ns
The critical path consists of the following:
	'call' operation ('call_ret2', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) to 'dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0' [29]  (3.4 ns)

 <State 7>: 1.73ns
The critical path consists of the following:
	'call' operation ('call_ret3', firmware/myproject.cpp:51) to 'relu<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, relu_config5>' [34]  (1.73 ns)

 <State 8>: 3.74ns
The critical path consists of the following:
	'call' operation ('layer6_out[0].V', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55) to 'dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0' [39]  (3.74 ns)

 <State 9>: 4.13ns
The critical path consists of the following:
	'call' operation ('layer6_out[0].V', firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:55) to 'dense_latency<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, config6>.0.0' [39]  (4.13 ns)

 <State 10>: 3.76ns
The critical path consists of the following:
	'call' operation ('call_ret4', firmware/myproject.cpp:57) to 'sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>' [40]  (3.76 ns)

 <State 11>: 3.76ns
The critical path consists of the following:
	'call' operation ('call_ret4', firmware/myproject.cpp:57) to 'sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>' [40]  (3.76 ns)

 <State 12>: 2.27ns
The critical path consists of the following:
	'call' operation ('call_ret4', firmware/myproject.cpp:57) to 'sigmoid<ap_fixed<18, 4, 5, 3, 0>, ap_fixed<18, 4, 5, 3, 0>, sigmoid_config7>' [40]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
