
tilt_board.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000116  00800100  00003ec4  00003f58  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00003ec4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000012c  00800216  00800216  0000406e  2**0
                  ALLOC
  3 .stab         0000120c  00000000  00000000  00004070  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000003b3  00000000  00000000  0000527c  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000440  00000000  00000000  0000562f  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000198f  00000000  00000000  00005a6f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   0000837a  00000000  00000000  000073fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000031a6  00000000  00000000  0000f778  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   0000554d  00000000  00000000  0001291e  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  000010b0  00000000  00000000  00017e6c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    00002b9e  00000000  00000000  00018f1c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000392d  00000000  00000000  0001baba  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_pubtypes 00000a45  00000000  00000000  0001f3e7  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00000270  00000000  00000000  0001fe2c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
       8:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
       c:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      10:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      14:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      18:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      1c:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      20:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      24:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      28:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      2c:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      30:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      34:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      38:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      3c:	0c 94 d0 14 	jmp	0x29a0	; 0x29a0 <__vector_15>
      40:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      44:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      48:	0c 94 20 0a 	jmp	0x1440	; 0x1440 <__vector_18>
      4c:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      50:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      54:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      58:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      5c:	0c 94 8a 03 	jmp	0x714	; 0x714 <__vector_23>
      60:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      64:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      68:	0c 94 f2 11 	jmp	0x23e4	; 0x23e4 <__vector_26>
      6c:	0c 94 83 16 	jmp	0x2d06	; 0x2d06 <__vector_27>
      70:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      74:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>
      78:	0c 94 63 00 	jmp	0xc6	; 0xc6 <__bad_interrupt>

0000007c <BoardDescription>:
      7c:	44 72 69 76 65 73 20 44 43 20 6d 6f 74 6f 72 00     Drives DC motor.

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d4 e0       	ldi	r29, 0x04	; 4
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e4 ec       	ldi	r30, 0xC4	; 196
      a0:	fe e3       	ldi	r31, 0x3E	; 62
      a2:	02 c0       	rjmp	.+4      	; 0xa8 <__do_copy_data+0x10>
      a4:	05 90       	lpm	r0, Z+
      a6:	0d 92       	st	X+, r0
      a8:	a6 31       	cpi	r26, 0x16	; 22
      aa:	b1 07       	cpc	r27, r17
      ac:	d9 f7       	brne	.-10     	; 0xa4 <__do_copy_data+0xc>

000000ae <__do_clear_bss>:
      ae:	13 e0       	ldi	r17, 0x03	; 3
      b0:	a6 e1       	ldi	r26, 0x16	; 22
      b2:	b2 e0       	ldi	r27, 0x02	; 2
      b4:	01 c0       	rjmp	.+2      	; 0xb8 <.do_clear_bss_start>

000000b6 <.do_clear_bss_loop>:
      b6:	1d 92       	st	X+, r1

000000b8 <.do_clear_bss_start>:
      b8:	a2 34       	cpi	r26, 0x42	; 66
      ba:	b1 07       	cpc	r27, r17
      bc:	e1 f7       	brne	.-8      	; 0xb6 <.do_clear_bss_loop>
      be:	0e 94 20 01 	call	0x240	; 0x240 <main>
      c2:	0c 94 60 1f 	jmp	0x3ec0	; 0x3ec0 <_exit>

000000c6 <__bad_interrupt>:
      c6:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ca <_Z13config_changeh>:
bool okay_to_read_cal = false;

/* Callback for configuration change. */
void config_change(byte mByteChanged)
{
	if (mByteChanged==3)
      ca:	83 30       	cpi	r24, 0x03	; 3
      cc:	09 f0       	breq	.+2      	; 0xd0 <_Z13config_changeh+0x6>
      ce:	08 95       	ret
	{
		byte Sensitivity = getAccelSensitivity();
      d0:	0e 94 d2 06 	call	0xda4	; 0xda4 <_Z19getAccelSensitivityv>
		accel_set_sensitivity( Sensitivity );
      d4:	0e 94 36 03 	call	0x66c	; 0x66c <_Z21accel_set_sensitivityh>
      d8:	08 95       	ret

000000da <_Z17configure_buttonsv>:
}

void configure_buttons()
{
   //   byte value = (SPIPS & ~0x10);
   MCUCR &= ~PUD;  				        // clear the PUD bit
      da:	85 b7       	in	r24, 0x35	; 53
      dc:	8b 7f       	andi	r24, 0xFB	; 251
      de:	85 bf       	out	0x35, r24	; 53
   BUTTON_DDR  &= ~BUTTON_DDR_MASK;     // 0b0001 1000  0=>INPUT
      e0:	84 b1       	in	r24, 0x04	; 4
      e2:	87 7e       	andi	r24, 0xE7	; 231
      e4:	84 b9       	out	0x04, r24	; 4
   BUTTON_PORT |=  BUTTON_DDR_MASK;     // 
      e6:	83 b1       	in	r24, 0x03	; 3
      e8:	88 61       	ori	r24, 0x18	; 24
      ea:	83 b9       	out	0x03, r24	; 3
}
      ec:	08 95       	ret

000000ee <_Z12read_buttonsv>:

void read_buttons()
{
  byte b1_down = 1;
  if ((PINB & 0x10)==0)        // digitalRead( BUTTON1 );
      ee:	83 b1       	in	r24, 0x03	; 3
        b1_down = 0;

  byte b2_down = 1;
  if ((PINB & 0x08)==0)        // digitalRead( BUTTON2 );
      f0:	83 b1       	in	r24, 0x03	; 3
        b2_down = 0;
}
      f2:	08 95       	ret

000000f4 <_Z4initv>:

// Highest Level Init:
void init()
{
 	cli();
      f4:	f8 94       	cli
    chip_init();
      f6:	0e 94 82 14 	call	0x2904	; 0x2904 <_Z9chip_initv>
	init_leds ();
      fa:	0e 94 d1 10 	call	0x21a2	; 0x21a2 <_Z9init_ledsv>
	delay(100000);					// ~ 2 sec
      fe:	60 ea       	ldi	r22, 0xA0	; 160
     100:	76 e8       	ldi	r23, 0x86	; 134
     102:	81 e0       	ldi	r24, 0x01	; 1
     104:	90 e0       	ldi	r25, 0x00	; 0
     106:	0e 94 4a 14 	call	0x2894	; 0x2894 <_Z5delayl>
	read_cal();						// Read everything 
     10a:	0e 94 e5 06 	call	0xdca	; 0xdca <_Z8read_calv>

    // CAN INIT:
    can_init(CAN_250K_BAUD);
     10e:	83 e0       	ldi	r24, 0x03	; 3
     110:	0e 94 47 0b 	call	0x168e	; 0x168e <_Z8can_inith>

	// CONFIGURATION INIT:
	set_configure_callback( config_change );
     114:	85 e6       	ldi	r24, 0x65	; 101
     116:	90 e0       	ldi	r25, 0x00	; 0
     118:	0e 94 6e 0d 	call	0x1adc	; 0x1adc <_Z22set_configure_callbackPFvhE>
    config_init();
     11c:	0e 94 81 15 	call	0x2b02	; 0x2b02 <_Z11config_initv>
	can_instance_init( );
     120:	0e 94 31 0c 	call	0x1862	; 0x1862 <_Z17can_instance_initv>
	set_rx_callback  ( can_file_message );	// empty 
     124:	8f e2       	ldi	r24, 0x2F	; 47
     126:	91 e0       	ldi	r25, 0x01	; 1
     128:	0e 94 20 08 	call	0x1040	; 0x1040 <_Z15set_rx_callbackPFvP4sCANE>
	sei();
     12c:	78 94       	sei

	// OTHER CHIPS INIT:
	// parameter change:  spi_init(BOOL mAlternatePins, BOOL mMaster, uint8_t mbit_order, uint8_t mSPI_Mode )
	// This change means that the spi.c has been updated since last flashed onto the part.
	// so if there are problems look there!	
    spi_init( FALSE, TRUE, MSBFIRST, SPI_MODE3 );
     12e:	80 e0       	ldi	r24, 0x00	; 0
     130:	61 e0       	ldi	r22, 0x01	; 1
     132:	40 e0       	ldi	r20, 0x00	; 0
     134:	2c e0       	ldi	r18, 0x0C	; 12
     136:	0e 94 47 12 	call	0x248e	; 0x248e <spi_init>

	accel_init();
     13a:	0e 94 3d 03 	call	0x67a	; 0x67a <_Z10accel_initv>
	gyro_init ();
     13e:	0e 94 d4 04 	call	0x9a8	; 0x9a8 <_Z9gyro_initv>
	mag_init  ();
     142:	0e 94 5c 06 	call	0xcb8	; 0xcb8 <_Z8mag_initv>
	OS_InitTask();
     146:	0e 94 8e 14 	call	0x291c	; 0x291c <_Z11OS_InitTaskv>
}
     14a:	08 95       	ret

0000014c <_Z10send_accelv>:

void send_accel()
{
     14c:	0f 93       	push	r16
     14e:	1f 93       	push	r17
     150:	cf 93       	push	r28
     152:	df 93       	push	r29
	accel_read_xyz		( &accel );
     154:	06 e2       	ldi	r16, 0x26	; 38
     156:	12 e0       	ldi	r17, 0x02	; 2
     158:	c8 01       	movw	r24, r16
     15a:	0e 94 84 03 	call	0x708	; 0x708 <_Z14accel_read_xyzP4uXYZ>
	can_prep_accel_msg	( &msg1, &accel );
     15e:	ce e7       	ldi	r28, 0x7E	; 126
     160:	d2 e0       	ldi	r29, 0x02	; 2
     162:	ce 01       	movw	r24, r28
     164:	b8 01       	movw	r22, r16
     166:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <_Z18can_prep_accel_msgP4sCANP4uXYZ>
	can_send_msg		( 0, &msg1 );
     16a:	80 e0       	ldi	r24, 0x00	; 0
     16c:	be 01       	movw	r22, r28
     16e:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <_Z12can_send_msghP4sCAN>
}
     172:	df 91       	pop	r29
     174:	cf 91       	pop	r28
     176:	1f 91       	pop	r17
     178:	0f 91       	pop	r16
     17a:	08 95       	ret

0000017c <_Z9send_gyrov>:

void send_gyro()
{
     17c:	0f 93       	push	r16
     17e:	1f 93       	push	r17
     180:	cf 93       	push	r28
     182:	df 93       	push	r29
	gyro_read_xyz	 ( &gyro 		);
     184:	04 e3       	ldi	r16, 0x34	; 52
     186:	12 e0       	ldi	r17, 0x02	; 2
     188:	c8 01       	movw	r24, r16
     18a:	0e 94 2e 05 	call	0xa5c	; 0xa5c <_Z13gyro_read_xyzP4uXYZ>
	can_prep_gyro_msg( &msg2, &gyro );
     18e:	cd e8       	ldi	r28, 0x8D	; 141
     190:	d2 e0       	ldi	r29, 0x02	; 2
     192:	ce 01       	movw	r24, r28
     194:	b8 01       	movw	r22, r16
     196:	0e 94 90 01 	call	0x320	; 0x320 <_Z17can_prep_gyro_msgP4sCANP4uXYZ>
	can_send_msg	 ( 0, &msg2 	);
     19a:	80 e0       	ldi	r24, 0x00	; 0
     19c:	be 01       	movw	r22, r28
     19e:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <_Z12can_send_msghP4sCAN>
}
     1a2:	df 91       	pop	r29
     1a4:	cf 91       	pop	r28
     1a6:	1f 91       	pop	r17
     1a8:	0f 91       	pop	r16
     1aa:	08 95       	ret

000001ac <_Z11send_magnetv>:

void send_magnet()
{
     1ac:	0f 93       	push	r16
     1ae:	1f 93       	push	r17
     1b0:	cf 93       	push	r28
     1b2:	df 93       	push	r29
	mag_read_xyz	 	( &magnet 		 );
     1b4:	0c e3       	ldi	r16, 0x3C	; 60
     1b6:	12 e0       	ldi	r17, 0x02	; 2
     1b8:	c8 01       	movw	r24, r16
     1ba:	0e 94 25 06 	call	0xc4a	; 0xc4a <_Z12mag_read_xyzP4uXYZ>
	can_prep_magnet_msg	( &msg1, &magnet );
     1be:	ce e7       	ldi	r28, 0x7E	; 126
     1c0:	d2 e0       	ldi	r29, 0x02	; 2
     1c2:	ce 01       	movw	r24, r28
     1c4:	b8 01       	movw	r22, r16
     1c6:	0e 94 b6 01 	call	0x36c	; 0x36c <_Z19can_prep_magnet_msgP4sCANP4uXYZ>
	can_send_msg	 	( 0, &msg1 		 );
     1ca:	80 e0       	ldi	r24, 0x00	; 0
     1cc:	be 01       	movw	r22, r28
     1ce:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <_Z12can_send_msghP4sCAN>
}
     1d2:	df 91       	pop	r29
     1d4:	cf 91       	pop	r28
     1d6:	1f 91       	pop	r17
     1d8:	0f 91       	pop	r16
     1da:	08 95       	ret

000001dc <_Z17can_init_test_msgv>:

void can_init_test_msg()
{
    msg1.id 	 = create_CAN_eid( 0x00, 0x0092, MyInstance );
     1dc:	80 e0       	ldi	r24, 0x00	; 0
     1de:	62 e9       	ldi	r22, 0x92	; 146
     1e0:	70 e0       	ldi	r23, 0x00	; 0
     1e2:	40 91 b9 02 	lds	r20, 0x02B9
     1e6:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <_Z14create_CAN_eidhth>
     1ea:	60 93 7e 02 	sts	0x027E, r22
     1ee:	70 93 7f 02 	sts	0x027F, r23
     1f2:	80 93 80 02 	sts	0x0280, r24
     1f6:	90 93 81 02 	sts	0x0281, r25
    msg1.data[0] = 0x00;
     1fa:	10 92 83 02 	sts	0x0283, r1
    msg1.data[1] = 0x11;
     1fe:	81 e1       	ldi	r24, 0x11	; 17
     200:	80 93 84 02 	sts	0x0284, r24
    msg1.data[2] = 0x22;
     204:	82 e2       	ldi	r24, 0x22	; 34
     206:	80 93 85 02 	sts	0x0285, r24
    msg1.data[3] = 0x33;
     20a:	83 e3       	ldi	r24, 0x33	; 51
     20c:	80 93 86 02 	sts	0x0286, r24
    msg1.data[4] = 0x44;
     210:	84 e4       	ldi	r24, 0x44	; 68
     212:	80 93 87 02 	sts	0x0287, r24
    msg1.data[5] = 0x55;
     216:	85 e5       	ldi	r24, 0x55	; 85
     218:	80 93 88 02 	sts	0x0288, r24
    msg1.data[6] = 0x66;
     21c:	86 e6       	ldi	r24, 0x66	; 102
     21e:	80 93 89 02 	sts	0x0289, r24
    msg1.data[7] = 0x77;
     222:	87 e7       	ldi	r24, 0x77	; 119
     224:	80 93 8a 02 	sts	0x028A, r24
    msg1.header.DLC = 8;
     228:	80 91 82 02 	lds	r24, 0x0282
     22c:	80 7e       	andi	r24, 0xE0	; 224
    msg1.header.rtr = 0;
     22e:	80 61       	ori	r24, 0x10	; 16
     230:	80 93 82 02 	sts	0x0282, r24
	can_send_msg	 	( 0, &msg1 	);    
     234:	80 e0       	ldi	r24, 0x00	; 0
     236:	6e e7       	ldi	r22, 0x7E	; 126
     238:	72 e0       	ldi	r23, 0x02	; 2
     23a:	0e 94 fa 0a 	call	0x15f4	; 0x15f4 <_Z12can_send_msghP4sCAN>
}
     23e:	08 95       	ret

00000240 <main>:
	C) Repeat for Magnetometer DRDY interrupt.

***************************************************************/
int main(void)
{
	init();
     240:	0e 94 7a 00 	call	0xf4	; 0xf4 <_Z4initv>
    while (1)		// BACKGROUND TASKS HERE:
    {
		//can_init_test_msg();
		//strobe_leds(1);
		delay(one_second/5);
     244:	60 e8       	ldi	r22, 0x80	; 128
     246:	78 e3       	ldi	r23, 0x38	; 56
     248:	81 e0       	ldi	r24, 0x01	; 1
     24a:	90 e0       	ldi	r25, 0x00	; 0
     24c:	0e 94 4a 14 	call	0x2894	; 0x2894 <_Z5delayl>
		//strobe_leds(0);
		delay(one_second/5);
     250:	60 e8       	ldi	r22, 0x80	; 128
     252:	78 e3       	ldi	r23, 0x38	; 56
     254:	81 e0       	ldi	r24, 0x01	; 1
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0e 94 4a 14 	call	0x2894	; 0x2894 <_Z5delayl>
     25c:	f3 cf       	rjmp	.-26     	; 0x244 <main+0x4>

0000025e <_Z16can_file_messageP4sCAN>:
   filtering will likely be in hardware, we don't need to check this
   in the CAN software callback function.
************************************************************/
void can_file_message( sCAN* mMsg )
{
}
     25e:	08 95       	ret

00000260 <_Z28can_prep_generic_XYZ_msg_msbP4sCANP4uXYZ>:

void can_prep_generic_XYZ_msg_msb( sCAN* mMsg, union uXYZ* mData )
{
     260:	fc 01       	movw	r30, r24
     262:	db 01       	movw	r26, r22
	// mMsg->id should be set before calling!
	mMsg->data[0] = mData->array[0];		// hi for atmel goes to the 2nd byte (little endian)
     264:	8c 91       	ld	r24, X
     266:	85 83       	std	Z+5, r24	; 0x05
	mMsg->data[1] = mData->array[1];		// We really should go thru the array part of the union
     268:	11 96       	adiw	r26, 0x01	; 1
     26a:	8c 91       	ld	r24, X
     26c:	11 97       	sbiw	r26, 0x01	; 1
     26e:	86 83       	std	Z+6, r24	; 0x06
	mMsg->data[2] = mData->array[2];		// I'd change it, but not sure what else this would effect
     270:	12 96       	adiw	r26, 0x02	; 2
     272:	8c 91       	ld	r24, X
     274:	12 97       	sbiw	r26, 0x02	; 2
     276:	87 83       	std	Z+7, r24	; 0x07
	mMsg->data[3] = mData->array[3];		// May cause a problem by other callers.  So Use new function 
     278:	13 96       	adiw	r26, 0x03	; 3
     27a:	8c 91       	ld	r24, X
     27c:	13 97       	sbiw	r26, 0x03	; 3
     27e:	80 87       	std	Z+8, r24	; 0x08
	mMsg->data[4] = mData->array[4];		// can_prep_generic_XYZ_msg() 
     280:	14 96       	adiw	r26, 0x04	; 4
     282:	8c 91       	ld	r24, X
     284:	14 97       	sbiw	r26, 0x04	; 4
     286:	81 87       	std	Z+9, r24	; 0x09
	mMsg->data[5] = mData->array[5];
     288:	15 96       	adiw	r26, 0x05	; 5
     28a:	8c 91       	ld	r24, X
     28c:	15 97       	sbiw	r26, 0x05	; 5
     28e:	82 87       	std	Z+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     290:	84 81       	ldd	r24, Z+4	; 0x04
     292:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     294:	8c 60       	ori	r24, 0x0C	; 12
     296:	84 83       	std	Z+4, r24	; 0x04
}
     298:	08 95       	ret

0000029a <_Z24can_prep_generic_XYZ_msgP4sCANP4uXYZ>:

void can_prep_generic_XYZ_msg( sCAN* mMsg, union uXYZ* mData )
{
     29a:	fc 01       	movw	r30, r24
     29c:	db 01       	movw	r26, r22
	// mMsg->id should be set before calling!
	mMsg->data[0] = hi(mData->value[0]);		// hi for atmel goes to the 2nd byte (little endian)
     29e:	11 96       	adiw	r26, 0x01	; 1
     2a0:	8c 91       	ld	r24, X
     2a2:	11 97       	sbiw	r26, 0x01	; 1
     2a4:	85 83       	std	Z+5, r24	; 0x05
	mMsg->data[1] = lo(mData->value[0]);		// We really should go thru the array part of the union
     2a6:	8c 91       	ld	r24, X
     2a8:	86 83       	std	Z+6, r24	; 0x06
	mMsg->data[2] = hi(mData->value[1]);		// I'd change it, but not sure what else this would effect
     2aa:	13 96       	adiw	r26, 0x03	; 3
     2ac:	8c 91       	ld	r24, X
     2ae:	13 97       	sbiw	r26, 0x03	; 3
     2b0:	87 83       	std	Z+7, r24	; 0x07
	mMsg->data[3] = lo(mData->value[1]);		// May cause a problem by other callers.  So Use new function 
     2b2:	12 96       	adiw	r26, 0x02	; 2
     2b4:	8c 91       	ld	r24, X
     2b6:	12 97       	sbiw	r26, 0x02	; 2
     2b8:	80 87       	std	Z+8, r24	; 0x08
	mMsg->data[4] = hi(mData->value[2]);		// can_prep_generic_XYZ_msg() 
     2ba:	15 96       	adiw	r26, 0x05	; 5
     2bc:	8c 91       	ld	r24, X
     2be:	15 97       	sbiw	r26, 0x05	; 5
     2c0:	81 87       	std	Z+9, r24	; 0x09
	mMsg->data[5] = lo(mData->value[2]);
     2c2:	14 96       	adiw	r26, 0x04	; 4
     2c4:	8c 91       	ld	r24, X
     2c6:	14 97       	sbiw	r26, 0x04	; 4
     2c8:	82 87       	std	Z+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     2ca:	84 81       	ldd	r24, Z+4	; 0x04
     2cc:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     2ce:	8c 60       	ori	r24, 0x0C	; 12
     2d0:	84 83       	std	Z+4, r24	; 0x04
}
     2d2:	08 95       	ret

000002d4 <_Z18can_prep_accel_msgP4sCANP4uXYZ>:

/* RAW DEVICE - CAN MESSAGES */
void can_prep_accel_msg		( sCAN* mMsg, union uXYZ* mData )
{
     2d4:	0f 93       	push	r16
     2d6:	1f 93       	push	r17
     2d8:	cf 93       	push	r28
     2da:	df 93       	push	r29
     2dc:	ec 01       	movw	r28, r24
     2de:	8b 01       	movw	r16, r22
	mMsg->id = create_CAN_eid(ID_ACCEL_XYZ, MyInstance);
     2e0:	81 e7       	ldi	r24, 0x71	; 113
     2e2:	90 e0       	ldi	r25, 0x00	; 0
     2e4:	60 91 b9 02 	lds	r22, 0x02B9
     2e8:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     2ec:	68 83       	st	Y, r22
     2ee:	79 83       	std	Y+1, r23	; 0x01
     2f0:	8a 83       	std	Y+2, r24	; 0x02
     2f2:	9b 83       	std	Y+3, r25	; 0x03
}

void can_prep_generic_XYZ_msg( sCAN* mMsg, union uXYZ* mData )
{
	// mMsg->id should be set before calling!
	mMsg->data[0] = hi(mData->value[0]);		// hi for atmel goes to the 2nd byte (little endian)
     2f4:	f8 01       	movw	r30, r16
     2f6:	81 81       	ldd	r24, Z+1	; 0x01
     2f8:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] = lo(mData->value[0]);		// We really should go thru the array part of the union
     2fa:	80 81       	ld	r24, Z
     2fc:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] = hi(mData->value[1]);		// I'd change it, but not sure what else this would effect
     2fe:	83 81       	ldd	r24, Z+3	; 0x03
     300:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] = lo(mData->value[1]);		// May cause a problem by other callers.  So Use new function 
     302:	82 81       	ldd	r24, Z+2	; 0x02
     304:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] = hi(mData->value[2]);		// can_prep_generic_XYZ_msg() 
     306:	85 81       	ldd	r24, Z+5	; 0x05
     308:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] = lo(mData->value[2]);
     30a:	84 81       	ldd	r24, Z+4	; 0x04
     30c:	8a 87       	std	Y+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     30e:	8c 81       	ldd	r24, Y+4	; 0x04
     310:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     312:	8c 60       	ori	r24, 0x0C	; 12
     314:	8c 83       	std	Y+4, r24	; 0x04
/* RAW DEVICE - CAN MESSAGES */
void can_prep_accel_msg		( sCAN* mMsg, union uXYZ* mData )
{
	mMsg->id = create_CAN_eid(ID_ACCEL_XYZ, MyInstance);
	can_prep_generic_XYZ_msg( mMsg, mData );
}
     316:	df 91       	pop	r29
     318:	cf 91       	pop	r28
     31a:	1f 91       	pop	r17
     31c:	0f 91       	pop	r16
     31e:	08 95       	ret

00000320 <_Z17can_prep_gyro_msgP4sCANP4uXYZ>:
void can_prep_gyro_msg		( sCAN* mMsg, union uXYZ* mData )
{
     320:	0f 93       	push	r16
     322:	1f 93       	push	r17
     324:	cf 93       	push	r28
     326:	df 93       	push	r29
     328:	ec 01       	movw	r28, r24
     32a:	8b 01       	movw	r16, r22
	mMsg->id = create_CAN_eid(ID_GYRO_XYZ, MyInstance);
     32c:	82 e7       	ldi	r24, 0x72	; 114
     32e:	90 e0       	ldi	r25, 0x00	; 0
     330:	60 91 b9 02 	lds	r22, 0x02B9
     334:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     338:	68 83       	st	Y, r22
     33a:	79 83       	std	Y+1, r23	; 0x01
     33c:	8a 83       	std	Y+2, r24	; 0x02
     33e:	9b 83       	std	Y+3, r25	; 0x03
}

void can_prep_generic_XYZ_msg( sCAN* mMsg, union uXYZ* mData )
{
	// mMsg->id should be set before calling!
	mMsg->data[0] = hi(mData->value[0]);		// hi for atmel goes to the 2nd byte (little endian)
     340:	f8 01       	movw	r30, r16
     342:	81 81       	ldd	r24, Z+1	; 0x01
     344:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] = lo(mData->value[0]);		// We really should go thru the array part of the union
     346:	80 81       	ld	r24, Z
     348:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] = hi(mData->value[1]);		// I'd change it, but not sure what else this would effect
     34a:	83 81       	ldd	r24, Z+3	; 0x03
     34c:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] = lo(mData->value[1]);		// May cause a problem by other callers.  So Use new function 
     34e:	82 81       	ldd	r24, Z+2	; 0x02
     350:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] = hi(mData->value[2]);		// can_prep_generic_XYZ_msg() 
     352:	85 81       	ldd	r24, Z+5	; 0x05
     354:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] = lo(mData->value[2]);
     356:	84 81       	ldd	r24, Z+4	; 0x04
     358:	8a 87       	std	Y+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     35a:	8c 81       	ldd	r24, Y+4	; 0x04
     35c:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     35e:	8c 60       	ori	r24, 0x0C	; 12
     360:	8c 83       	std	Y+4, r24	; 0x04
}
void can_prep_gyro_msg		( sCAN* mMsg, union uXYZ* mData )
{
	mMsg->id = create_CAN_eid(ID_GYRO_XYZ, MyInstance);
	can_prep_generic_XYZ_msg( mMsg, mData );
}
     362:	df 91       	pop	r29
     364:	cf 91       	pop	r28
     366:	1f 91       	pop	r17
     368:	0f 91       	pop	r16
     36a:	08 95       	ret

0000036c <_Z19can_prep_magnet_msgP4sCANP4uXYZ>:
void can_prep_magnet_msg	( sCAN* mMsg, union uXYZ* mData )
{
     36c:	0f 93       	push	r16
     36e:	1f 93       	push	r17
     370:	cf 93       	push	r28
     372:	df 93       	push	r29
     374:	ec 01       	movw	r28, r24
     376:	8b 01       	movw	r16, r22
	mMsg->id = create_CAN_eid(ID_MAGNET_XYZ, MyInstance);
     378:	83 e7       	ldi	r24, 0x73	; 115
     37a:	90 e0       	ldi	r25, 0x00	; 0
     37c:	60 91 b9 02 	lds	r22, 0x02B9
     380:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     384:	68 83       	st	Y, r22
     386:	79 83       	std	Y+1, r23	; 0x01
     388:	8a 83       	std	Y+2, r24	; 0x02
     38a:	9b 83       	std	Y+3, r25	; 0x03
}

void can_prep_generic_XYZ_msg_msb( sCAN* mMsg, union uXYZ* mData )
{
	// mMsg->id should be set before calling!
	mMsg->data[0] = mData->array[0];		// hi for atmel goes to the 2nd byte (little endian)
     38c:	f8 01       	movw	r30, r16
     38e:	80 81       	ld	r24, Z
     390:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] = mData->array[1];		// We really should go thru the array part of the union
     392:	81 81       	ldd	r24, Z+1	; 0x01
     394:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] = mData->array[2];		// I'd change it, but not sure what else this would effect
     396:	82 81       	ldd	r24, Z+2	; 0x02
     398:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] = mData->array[3];		// May cause a problem by other callers.  So Use new function 
     39a:	83 81       	ldd	r24, Z+3	; 0x03
     39c:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] = mData->array[4];		// can_prep_generic_XYZ_msg() 
     39e:	84 81       	ldd	r24, Z+4	; 0x04
     3a0:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] = mData->array[5];
     3a2:	85 81       	ldd	r24, Z+5	; 0x05
     3a4:	8a 87       	std	Y+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     3a6:	8c 81       	ldd	r24, Y+4	; 0x04
     3a8:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     3aa:	8c 60       	ori	r24, 0x0C	; 12
     3ac:	8c 83       	std	Y+4, r24	; 0x04
}
void can_prep_magnet_msg	( sCAN* mMsg, union uXYZ* mData )
{
	mMsg->id = create_CAN_eid(ID_MAGNET_XYZ, MyInstance);
	can_prep_generic_XYZ_msg_msb( mMsg, mData );
}
     3ae:	df 91       	pop	r29
     3b0:	cf 91       	pop	r28
     3b2:	1f 91       	pop	r17
     3b4:	0f 91       	pop	r16
     3b6:	08 95       	ret

000003b8 <_Z27can_prep_total_position_msgP4sCANP4uXYZ>:

/* PROCESSED DATA - CAN MESSAGES */

// ***** POSITION *****  (TRANSLATIONAL & ANGULAR)
void can_prep_total_position_msg( sCAN* mMsg, union uXYZ* mData )
{
     3b8:	0f 93       	push	r16
     3ba:	1f 93       	push	r17
     3bc:	cf 93       	push	r28
     3be:	df 93       	push	r29
     3c0:	ec 01       	movw	r28, r24
     3c2:	8b 01       	movw	r16, r22
	mMsg->id = create_CAN_eid(ID_POSITION_XYZ, MyInstance);
     3c4:	84 e7       	ldi	r24, 0x74	; 116
     3c6:	90 e0       	ldi	r25, 0x00	; 0
     3c8:	60 91 b9 02 	lds	r22, 0x02B9
     3cc:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     3d0:	68 83       	st	Y, r22
     3d2:	79 83       	std	Y+1, r23	; 0x01
     3d4:	8a 83       	std	Y+2, r24	; 0x02
     3d6:	9b 83       	std	Y+3, r25	; 0x03
}

void can_prep_generic_XYZ_msg( sCAN* mMsg, union uXYZ* mData )
{
	// mMsg->id should be set before calling!
	mMsg->data[0] = hi(mData->value[0]);		// hi for atmel goes to the 2nd byte (little endian)
     3d8:	f8 01       	movw	r30, r16
     3da:	81 81       	ldd	r24, Z+1	; 0x01
     3dc:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] = lo(mData->value[0]);		// We really should go thru the array part of the union
     3de:	80 81       	ld	r24, Z
     3e0:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] = hi(mData->value[1]);		// I'd change it, but not sure what else this would effect
     3e2:	83 81       	ldd	r24, Z+3	; 0x03
     3e4:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] = lo(mData->value[1]);		// May cause a problem by other callers.  So Use new function 
     3e6:	82 81       	ldd	r24, Z+2	; 0x02
     3e8:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] = hi(mData->value[2]);		// can_prep_generic_XYZ_msg() 
     3ea:	85 81       	ldd	r24, Z+5	; 0x05
     3ec:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] = lo(mData->value[2]);
     3ee:	84 81       	ldd	r24, Z+4	; 0x04
     3f0:	8a 87       	std	Y+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     3f2:	8c 81       	ldd	r24, Y+4	; 0x04
     3f4:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     3f6:	8c 60       	ori	r24, 0x0C	; 12
     3f8:	8c 83       	std	Y+4, r24	; 0x04
// ***** POSITION *****  (TRANSLATIONAL & ANGULAR)
void can_prep_total_position_msg( sCAN* mMsg, union uXYZ* mData )
{
	mMsg->id = create_CAN_eid(ID_POSITION_XYZ, MyInstance);
	can_prep_generic_XYZ_msg( mMsg, mData );
}
     3fa:	df 91       	pop	r29
     3fc:	cf 91       	pop	r28
     3fe:	1f 91       	pop	r17
     400:	0f 91       	pop	r16
     402:	08 95       	ret

00000404 <_Z35can_prep_total_angular_position_msgP4sCANP4uXYZ>:
void can_prep_total_angular_position_msg( sCAN* mMsg, union uXYZ* mData )
{
     404:	0f 93       	push	r16
     406:	1f 93       	push	r17
     408:	cf 93       	push	r28
     40a:	df 93       	push	r29
     40c:	ec 01       	movw	r28, r24
     40e:	8b 01       	movw	r16, r22
	mMsg->id = create_CAN_eid(ID_POSITION_ABC, MyInstance);
     410:	85 e7       	ldi	r24, 0x75	; 117
     412:	90 e0       	ldi	r25, 0x00	; 0
     414:	60 91 b9 02 	lds	r22, 0x02B9
     418:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     41c:	68 83       	st	Y, r22
     41e:	79 83       	std	Y+1, r23	; 0x01
     420:	8a 83       	std	Y+2, r24	; 0x02
     422:	9b 83       	std	Y+3, r25	; 0x03
}

void can_prep_generic_XYZ_msg( sCAN* mMsg, union uXYZ* mData )
{
	// mMsg->id should be set before calling!
	mMsg->data[0] = hi(mData->value[0]);		// hi for atmel goes to the 2nd byte (little endian)
     424:	f8 01       	movw	r30, r16
     426:	81 81       	ldd	r24, Z+1	; 0x01
     428:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] = lo(mData->value[0]);		// We really should go thru the array part of the union
     42a:	80 81       	ld	r24, Z
     42c:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] = hi(mData->value[1]);		// I'd change it, but not sure what else this would effect
     42e:	83 81       	ldd	r24, Z+3	; 0x03
     430:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] = lo(mData->value[1]);		// May cause a problem by other callers.  So Use new function 
     432:	82 81       	ldd	r24, Z+2	; 0x02
     434:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] = hi(mData->value[2]);		// can_prep_generic_XYZ_msg() 
     436:	85 81       	ldd	r24, Z+5	; 0x05
     438:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] = lo(mData->value[2]);
     43a:	84 81       	ldd	r24, Z+4	; 0x04
     43c:	8a 87       	std	Y+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     43e:	8c 81       	ldd	r24, Y+4	; 0x04
     440:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     442:	8c 60       	ori	r24, 0x0C	; 12
     444:	8c 83       	std	Y+4, r24	; 0x04
}
void can_prep_total_angular_position_msg( sCAN* mMsg, union uXYZ* mData )
{
	mMsg->id = create_CAN_eid(ID_POSITION_ABC, MyInstance);
	can_prep_generic_XYZ_msg( mMsg, mData );
}
     446:	df 91       	pop	r29
     448:	cf 91       	pop	r28
     44a:	1f 91       	pop	r17
     44c:	0f 91       	pop	r16
     44e:	08 95       	ret

00000450 <_Z27can_prep_total_velocity_msgP4sCANP4uXYZ>:

// ***** VELOCITY ***** (TRANSLATIONAL & ANGULAR)
void can_prep_total_velocity_msg( sCAN* mMsg, union uXYZ* mData )
{
     450:	0f 93       	push	r16
     452:	1f 93       	push	r17
     454:	cf 93       	push	r28
     456:	df 93       	push	r29
     458:	ec 01       	movw	r28, r24
     45a:	8b 01       	movw	r16, r22
	mMsg->id = create_CAN_eid(ID_VELOCITY_XYZ, MyInstance);
     45c:	86 e7       	ldi	r24, 0x76	; 118
     45e:	90 e0       	ldi	r25, 0x00	; 0
     460:	60 91 b9 02 	lds	r22, 0x02B9
     464:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     468:	68 83       	st	Y, r22
     46a:	79 83       	std	Y+1, r23	; 0x01
     46c:	8a 83       	std	Y+2, r24	; 0x02
     46e:	9b 83       	std	Y+3, r25	; 0x03
}

void can_prep_generic_XYZ_msg( sCAN* mMsg, union uXYZ* mData )
{
	// mMsg->id should be set before calling!
	mMsg->data[0] = hi(mData->value[0]);		// hi for atmel goes to the 2nd byte (little endian)
     470:	f8 01       	movw	r30, r16
     472:	81 81       	ldd	r24, Z+1	; 0x01
     474:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] = lo(mData->value[0]);		// We really should go thru the array part of the union
     476:	80 81       	ld	r24, Z
     478:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] = hi(mData->value[1]);		// I'd change it, but not sure what else this would effect
     47a:	83 81       	ldd	r24, Z+3	; 0x03
     47c:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] = lo(mData->value[1]);		// May cause a problem by other callers.  So Use new function 
     47e:	82 81       	ldd	r24, Z+2	; 0x02
     480:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] = hi(mData->value[2]);		// can_prep_generic_XYZ_msg() 
     482:	85 81       	ldd	r24, Z+5	; 0x05
     484:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] = lo(mData->value[2]);
     486:	84 81       	ldd	r24, Z+4	; 0x04
     488:	8a 87       	std	Y+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     48a:	8c 81       	ldd	r24, Y+4	; 0x04
     48c:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     48e:	8c 60       	ori	r24, 0x0C	; 12
     490:	8c 83       	std	Y+4, r24	; 0x04
// ***** VELOCITY ***** (TRANSLATIONAL & ANGULAR)
void can_prep_total_velocity_msg( sCAN* mMsg, union uXYZ* mData )
{
	mMsg->id = create_CAN_eid(ID_VELOCITY_XYZ, MyInstance);
	can_prep_generic_XYZ_msg( mMsg, mData );	
}
     492:	df 91       	pop	r29
     494:	cf 91       	pop	r28
     496:	1f 91       	pop	r17
     498:	0f 91       	pop	r16
     49a:	08 95       	ret

0000049c <_Z35can_prep_total_angular_velocity_msgP4sCANP4uXYZ>:
void can_prep_total_angular_velocity_msg( sCAN* mMsg, union uXYZ* mData )
{
     49c:	0f 93       	push	r16
     49e:	1f 93       	push	r17
     4a0:	cf 93       	push	r28
     4a2:	df 93       	push	r29
     4a4:	ec 01       	movw	r28, r24
     4a6:	8b 01       	movw	r16, r22
	mMsg->id = create_CAN_eid(ID_VELOCITY_ABC, MyInstance);
     4a8:	87 e7       	ldi	r24, 0x77	; 119
     4aa:	90 e0       	ldi	r25, 0x00	; 0
     4ac:	60 91 b9 02 	lds	r22, 0x02B9
     4b0:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     4b4:	68 83       	st	Y, r22
     4b6:	79 83       	std	Y+1, r23	; 0x01
     4b8:	8a 83       	std	Y+2, r24	; 0x02
     4ba:	9b 83       	std	Y+3, r25	; 0x03
}

void can_prep_generic_XYZ_msg( sCAN* mMsg, union uXYZ* mData )
{
	// mMsg->id should be set before calling!
	mMsg->data[0] = hi(mData->value[0]);		// hi for atmel goes to the 2nd byte (little endian)
     4bc:	f8 01       	movw	r30, r16
     4be:	81 81       	ldd	r24, Z+1	; 0x01
     4c0:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] = lo(mData->value[0]);		// We really should go thru the array part of the union
     4c2:	80 81       	ld	r24, Z
     4c4:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] = hi(mData->value[1]);		// I'd change it, but not sure what else this would effect
     4c6:	83 81       	ldd	r24, Z+3	; 0x03
     4c8:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] = lo(mData->value[1]);		// May cause a problem by other callers.  So Use new function 
     4ca:	82 81       	ldd	r24, Z+2	; 0x02
     4cc:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] = hi(mData->value[2]);		// can_prep_generic_XYZ_msg() 
     4ce:	85 81       	ldd	r24, Z+5	; 0x05
     4d0:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] = lo(mData->value[2]);
     4d2:	84 81       	ldd	r24, Z+4	; 0x04
     4d4:	8a 87       	std	Y+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     4d6:	8c 81       	ldd	r24, Y+4	; 0x04
     4d8:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     4da:	8c 60       	ori	r24, 0x0C	; 12
     4dc:	8c 83       	std	Y+4, r24	; 0x04
}
void can_prep_total_angular_velocity_msg( sCAN* mMsg, union uXYZ* mData )
{
	mMsg->id = create_CAN_eid(ID_VELOCITY_ABC, MyInstance);
	can_prep_generic_XYZ_msg( mMsg, mData );
}
     4de:	df 91       	pop	r29
     4e0:	cf 91       	pop	r28
     4e2:	1f 91       	pop	r17
     4e4:	0f 91       	pop	r16
     4e6:	08 95       	ret

000004e8 <_Z31can_prep_total_acceleration_msgP4sCANP4uXYZ>:

// ***** ACCELERATION *****  (TRANSLATIONAL & ANGULAR)
// these are not supported currently.
void can_prep_total_acceleration_msg( sCAN* mMsg, union uXYZ* mData )
{
     4e8:	0f 93       	push	r16
     4ea:	1f 93       	push	r17
     4ec:	cf 93       	push	r28
     4ee:	df 93       	push	r29
     4f0:	ec 01       	movw	r28, r24
     4f2:	8b 01       	movw	r16, r22
	mMsg->id = create_CAN_eid(ID_ACCELERATION_XYZ, MyInstance);
     4f4:	88 e7       	ldi	r24, 0x78	; 120
     4f6:	90 e0       	ldi	r25, 0x00	; 0
     4f8:	60 91 b9 02 	lds	r22, 0x02B9
     4fc:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     500:	68 83       	st	Y, r22
     502:	79 83       	std	Y+1, r23	; 0x01
     504:	8a 83       	std	Y+2, r24	; 0x02
     506:	9b 83       	std	Y+3, r25	; 0x03
}

void can_prep_generic_XYZ_msg( sCAN* mMsg, union uXYZ* mData )
{
	// mMsg->id should be set before calling!
	mMsg->data[0] = hi(mData->value[0]);		// hi for atmel goes to the 2nd byte (little endian)
     508:	f8 01       	movw	r30, r16
     50a:	81 81       	ldd	r24, Z+1	; 0x01
     50c:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] = lo(mData->value[0]);		// We really should go thru the array part of the union
     50e:	80 81       	ld	r24, Z
     510:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] = hi(mData->value[1]);		// I'd change it, but not sure what else this would effect
     512:	83 81       	ldd	r24, Z+3	; 0x03
     514:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] = lo(mData->value[1]);		// May cause a problem by other callers.  So Use new function 
     516:	82 81       	ldd	r24, Z+2	; 0x02
     518:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] = hi(mData->value[2]);		// can_prep_generic_XYZ_msg() 
     51a:	85 81       	ldd	r24, Z+5	; 0x05
     51c:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] = lo(mData->value[2]);
     51e:	84 81       	ldd	r24, Z+4	; 0x04
     520:	8a 87       	std	Y+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     522:	8c 81       	ldd	r24, Y+4	; 0x04
     524:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     526:	8c 60       	ori	r24, 0x0C	; 12
     528:	8c 83       	std	Y+4, r24	; 0x04
// these are not supported currently.
void can_prep_total_acceleration_msg( sCAN* mMsg, union uXYZ* mData )
{
	mMsg->id = create_CAN_eid(ID_ACCELERATION_XYZ, MyInstance);
	can_prep_generic_XYZ_msg( mMsg, mData );
}
     52a:	df 91       	pop	r29
     52c:	cf 91       	pop	r28
     52e:	1f 91       	pop	r17
     530:	0f 91       	pop	r16
     532:	08 95       	ret

00000534 <_Z39can_prep_total_angular_acceleration_msgP4sCANP4uXYZ>:
void can_prep_total_angular_acceleration_msg( sCAN* mMsg, union uXYZ* mData )
{
     534:	0f 93       	push	r16
     536:	1f 93       	push	r17
     538:	cf 93       	push	r28
     53a:	df 93       	push	r29
     53c:	ec 01       	movw	r28, r24
     53e:	8b 01       	movw	r16, r22
	mMsg->id = create_CAN_eid(ID_ACCELERATION_ABC, MyInstance);
     540:	89 e7       	ldi	r24, 0x79	; 121
     542:	90 e0       	ldi	r25, 0x00	; 0
     544:	60 91 b9 02 	lds	r22, 0x02B9
     548:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     54c:	68 83       	st	Y, r22
     54e:	79 83       	std	Y+1, r23	; 0x01
     550:	8a 83       	std	Y+2, r24	; 0x02
     552:	9b 83       	std	Y+3, r25	; 0x03
}

void can_prep_generic_XYZ_msg( sCAN* mMsg, union uXYZ* mData )
{
	// mMsg->id should be set before calling!
	mMsg->data[0] = hi(mData->value[0]);		// hi for atmel goes to the 2nd byte (little endian)
     554:	f8 01       	movw	r30, r16
     556:	81 81       	ldd	r24, Z+1	; 0x01
     558:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] = lo(mData->value[0]);		// We really should go thru the array part of the union
     55a:	80 81       	ld	r24, Z
     55c:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] = hi(mData->value[1]);		// I'd change it, but not sure what else this would effect
     55e:	83 81       	ldd	r24, Z+3	; 0x03
     560:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] = lo(mData->value[1]);		// May cause a problem by other callers.  So Use new function 
     562:	82 81       	ldd	r24, Z+2	; 0x02
     564:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] = hi(mData->value[2]);		// can_prep_generic_XYZ_msg() 
     566:	85 81       	ldd	r24, Z+5	; 0x05
     568:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] = lo(mData->value[2]);
     56a:	84 81       	ldd	r24, Z+4	; 0x04
     56c:	8a 87       	std	Y+10, r24	; 0x0a
    mMsg->header.DLC = 6;
     56e:	8c 81       	ldd	r24, Y+4	; 0x04
     570:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
     572:	8c 60       	ori	r24, 0x0C	; 12
     574:	8c 83       	std	Y+4, r24	; 0x04
}
void can_prep_total_angular_acceleration_msg( sCAN* mMsg, union uXYZ* mData )
{
	mMsg->id = create_CAN_eid(ID_ACCELERATION_ABC, MyInstance);
	can_prep_generic_XYZ_msg( mMsg, mData );
}
     576:	df 91       	pop	r29
     578:	cf 91       	pop	r28
     57a:	1f 91       	pop	r17
     57c:	0f 91       	pop	r16
     57e:	08 95       	ret

00000580 <_Z10accel_readh>:
FUNCTIONS READ/WRITE TO THE LIS3D ACCELEROMETER CHIP 
*****************************************************/
byte last_read = 0x00;
byte accel_read( byte address )
{
  SET_CS_ACCEL_LOW
     580:	5a 98       	cbi	0x0b, 2	; 11
  byte Address = (address | 0x80);	 // set read bit
     582:	80 68       	ori	r24, 0x80	; 128
  Address     &= ~(0x40);        	 // Clear the MS_ bit for single reg read (address remains same between sequences)
  spi_transfer(Address);			 // 
     584:	8f 7b       	andi	r24, 0xBF	; 191
     586:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  last_read = spi_transfer(0x00);
     58a:	80 e0       	ldi	r24, 0x00	; 0
     58c:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
     590:	80 93 33 02 	sts	0x0233, r24
  SET_CS_ACCEL_HIGH
     594:	5a 9a       	sbi	0x0b, 2	; 11
  return last_read;
}
     596:	08 95       	ret

00000598 <_Z16accel_multi_readhPhh>:

void accel_multi_read( byte address, byte* mData, byte mLength )
{
     598:	cf 92       	push	r12
     59a:	df 92       	push	r13
     59c:	ef 92       	push	r14
     59e:	ff 92       	push	r15
     5a0:	0f 93       	push	r16
     5a2:	1f 93       	push	r17
     5a4:	df 93       	push	r29
     5a6:	cf 93       	push	r28
     5a8:	00 d0       	rcall	.+0      	; 0x5aa <_Z16accel_multi_readhPhh+0x12>
     5aa:	cd b7       	in	r28, 0x3d	; 61
     5ac:	de b7       	in	r29, 0x3e	; 62
     5ae:	e4 2e       	mov	r14, r20
/* The pattern then is 
	OUT_X_L, OUT_X_H, 
	OUT_Y_L, OUT_Y_H
	OUT_Z_L, OUT_Z_H	*/

  SET_CS_ACCEL_LOW
     5b0:	5a 98       	cbi	0x0b, 2	; 11
  byte Address = (address);
  Address |= 0x80;            // set read bit
  Address |= 0x40;            // Set the Multiple bit.  address increment by 1
  spi_transfer(Address);
     5b2:	80 6c       	ori	r24, 0xC0	; 192
     5b4:	69 83       	std	Y+1, r22	; 0x01
     5b6:	7a 83       	std	Y+2, r23	; 0x02
     5b8:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  for (int i=0; i<mLength; i++)
     5bc:	ff 24       	eor	r15, r15
     5be:	69 81       	ldd	r22, Y+1	; 0x01
     5c0:	7a 81       	ldd	r23, Y+2	; 0x02
     5c2:	e1 14       	cp	r14, r1
     5c4:	f1 04       	cpc	r15, r1
     5c6:	81 f0       	breq	.+32     	; 0x5e8 <_Z16accel_multi_readhPhh+0x50>
     5c8:	06 2f       	mov	r16, r22
     5ca:	17 2f       	mov	r17, r23
     5cc:	cc 24       	eor	r12, r12
     5ce:	dd 24       	eor	r13, r13
  {
      mData[i] = spi_transfer(0xFF);
     5d0:	8f ef       	ldi	r24, 0xFF	; 255
     5d2:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
     5d6:	f8 01       	movw	r30, r16
     5d8:	81 93       	st	Z+, r24
     5da:	8f 01       	movw	r16, r30
  SET_CS_ACCEL_LOW
  byte Address = (address);
  Address |= 0x80;            // set read bit
  Address |= 0x40;            // Set the Multiple bit.  address increment by 1
  spi_transfer(Address);
  for (int i=0; i<mLength; i++)
     5dc:	08 94       	sec
     5de:	c1 1c       	adc	r12, r1
     5e0:	d1 1c       	adc	r13, r1
     5e2:	ce 14       	cp	r12, r14
     5e4:	df 04       	cpc	r13, r15
     5e6:	a4 f3       	brlt	.-24     	; 0x5d0 <_Z16accel_multi_readhPhh+0x38>
  {
      mData[i] = spi_transfer(0xFF);
  }
  SET_CS_ACCEL_HIGH
     5e8:	5a 9a       	sbi	0x0b, 2	; 11
}
     5ea:	0f 90       	pop	r0
     5ec:	0f 90       	pop	r0
     5ee:	cf 91       	pop	r28
     5f0:	df 91       	pop	r29
     5f2:	1f 91       	pop	r17
     5f4:	0f 91       	pop	r16
     5f6:	ff 90       	pop	r15
     5f8:	ef 90       	pop	r14
     5fa:	df 90       	pop	r13
     5fc:	cf 90       	pop	r12
     5fe:	08 95       	ret

00000600 <_Z11accel_writehh>:

void accel_write( byte address, byte value )
{
     600:	df 93       	push	r29
     602:	cf 93       	push	r28
     604:	0f 92       	push	r0
     606:	cd b7       	in	r28, 0x3d	; 61
     608:	de b7       	in	r29, 0x3e	; 62
  // For LIS3D, SPI is setup for MSBFIRST.  Meaning RW is msb 
  // and MS is 2nd highest bit.
  SET_CS_ACCEL_LOW  
     60a:	5a 98       	cbi	0x0b, 2	; 11
  // byte Address = (address)|0x40;	 // Write + Auto Increment
  spi_transfer(address);
     60c:	69 83       	std	Y+1, r22	; 0x01
     60e:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  spi_transfer(value);
     612:	69 81       	ldd	r22, Y+1	; 0x01
     614:	86 2f       	mov	r24, r22
     616:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  SET_CS_ACCEL_HIGH
     61a:	5a 9a       	sbi	0x0b, 2	; 11
}
     61c:	0f 90       	pop	r0
     61e:	cf 91       	pop	r28
     620:	df 91       	pop	r29
     622:	08 95       	ret

00000624 <_Z15accel_data_rateh>:

/************** CONFIGURATION ******************************/
// Use one of the defines (SAMPLE_10HZ) in the header.
void accel_data_rate(byte mDataRate )
{
	accel_write( CTRL_REG1, mDataRate|0x07 );
     624:	68 2f       	mov	r22, r24
     626:	67 60       	ori	r22, 0x07	; 7
     628:	80 e2       	ldi	r24, 0x20	; 32
     62a:	0e 94 00 03 	call	0x600	; 0x600 <_Z11accel_writehh>
}
     62e:	08 95       	ret

00000630 <_Z24accel_temperature_enablev>:
void accel_temperature_enable( )
{
	// Turns on aux ADC (external ADC123 pins)
	accel_write( TEMP_CFG_REG, 0xC0 );	
     630:	8f e1       	ldi	r24, 0x1F	; 31
     632:	60 ec       	ldi	r22, 0xC0	; 192
     634:	0e 94 00 03 	call	0x600	; 0x600 <_Z11accel_writehh>
}
     638:	08 95       	ret

0000063a <_Z25accel_temperature_disablev>:
void accel_temperature_disable( )
{
	// Turns on aux ADC (external ADC123 pins)
	accel_write( TEMP_CFG_REG, 0x80 );
     63a:	8f e1       	ldi	r24, 0x1F	; 31
     63c:	60 e8       	ldi	r22, 0x80	; 128
     63e:	0e 94 00 03 	call	0x600	; 0x600 <_Z11accel_writehh>
}
     642:	08 95       	ret

00000644 <_Z17accel_bypass_modev>:

/************** MODES OF OPERATION *************************/
void accel_bypass_mode()
{ // measurements skip over the FIFO
	accel_write( FIFO_CTRL_REG, 0x00);		// bypass
     644:	8e e2       	ldi	r24, 0x2E	; 46
     646:	60 e0       	ldi	r22, 0x00	; 0
     648:	0e 94 00 03 	call	0x600	; 0x600 <_Z11accel_writehh>
}
     64c:	08 95       	ret

0000064e <_Z15accel_FIFO_modev>:
void accel_FIFO_mode()
{ // 32 slots
	accel_write( FIFO_CTRL_REG, 0x40);		
     64e:	8e e2       	ldi	r24, 0x2E	; 46
     650:	60 e4       	ldi	r22, 0x40	; 64
     652:	0e 94 00 03 	call	0x600	; 0x600 <_Z11accel_writehh>
}
     656:	08 95       	ret

00000658 <_Z17accel_stream_modev>:
void accel_stream_mode()
{ 
	accel_write( FIFO_CTRL_REG, 0x80);		
     658:	8e e2       	ldi	r24, 0x2E	; 46
     65a:	60 e8       	ldi	r22, 0x80	; 128
     65c:	0e 94 00 03 	call	0x600	; 0x600 <_Z11accel_writehh>
}
     660:	08 95       	ret

00000662 <_Z18accel_trigger_modev>:
void accel_trigger_mode()	// stream_to_FIFO
{ 
	accel_write( FIFO_CTRL_REG, 0xC0);		
     662:	8e e2       	ldi	r24, 0x2E	; 46
     664:	60 ec       	ldi	r22, 0xC0	; 192
     666:	0e 94 00 03 	call	0x600	; 0x600 <_Z11accel_writehh>
}
     66a:	08 95       	ret

0000066c <_Z21accel_set_sensitivityh>:

// 2g, 4g, 8g, 16g
void accel_set_sensitivity( byte Sensitivity )	
{
	accel_write( CTRL_REG4, Sensitivity<<4 );
     66c:	68 2f       	mov	r22, r24
     66e:	62 95       	swap	r22
     670:	60 7f       	andi	r22, 0xF0	; 240
     672:	83 e2       	ldi	r24, 0x23	; 35
     674:	0e 94 00 03 	call	0x600	; 0x600 <_Z11accel_writehh>
}
     678:	08 95       	ret

0000067a <_Z10accel_initv>:
*****************************************************/
void accel_init()
{
	// MOSI,MISO,SCK Pins are already setup in spi.c init()
	// See CS_DDR_MASK definition in "pin_definitions.h"
	CS_DDR  |= CS_ACCEL;
     67a:	52 9a       	sbi	0x0a, 2	; 10
	INT_DDR &= ~(ACCEL_INT1|ACCEL_INT2);	// Make Interrupt line an input
     67c:	87 b1       	in	r24, 0x07	; 7
     67e:	8f 73       	andi	r24, 0x3F	; 63
     680:	87 b9       	out	0x07, r24	; 7

	spi_setDataMode( SPI_MODE3    );
     682:	8c e0       	ldi	r24, 0x0C	; 12
     684:	0e 94 10 12 	call	0x2420	; 0x2420 <spi_setDataMode>
	accel_data_rate( SAMPLE_400HZ );
     688:	80 e7       	ldi	r24, 0x70	; 112
     68a:	0e 94 12 03 	call	0x624	; 0x624 <_Z15accel_data_rateh>
	accel_bypass_mode();
     68e:	0e 94 22 03 	call	0x644	; 0x644 <_Z17accel_bypass_modev>

	byte reg = getAccelSensitivity();		// Get from EEPROM Config - 0x03 mask
     692:	0e 94 d2 06 	call	0xda4	; 0xda4 <_Z19getAccelSensitivityv>
	accel_set_sensitivity(reg);				// Set in the LIS3D
     696:	0e 94 36 03 	call	0x66c	; 0x66c <_Z21accel_set_sensitivityh>

//	DDRC   |= 0xC0;			// inputs
//	PCMSK1 |= 0xC0;			// Enable Pin Change interrupt pins ACCEL_INT1, ACCEL_INT2 on PC6 & PC7
//	PCICR  |= (1<<PCIE1);	// Enable PinChangeInterrupt 1
}
     69a:	08 95       	ret

0000069c <_Z12accel_read_Xv>:
	accel_write( FIFO_CTRL_REG, 0x00);		
}*/

/******** XYZ DATA ********************************************/
word accel_read_X()
{
     69c:	cf 93       	push	r28
     69e:	df 93       	push	r29
  short result = 0x00;
  result   = accel_read( OUT_X_L );
     6a0:	88 e2       	ldi	r24, 0x28	; 40
     6a2:	0e 94 c0 02 	call	0x580	; 0x580 <_Z10accel_readh>
     6a6:	c8 2f       	mov	r28, r24
     6a8:	d0 e0       	ldi	r29, 0x00	; 0
  byte tmp = accel_read( OUT_X_H );
     6aa:	89 e2       	ldi	r24, 0x29	; 41
     6ac:	0e 94 c0 02 	call	0x580	; 0x580 <_Z10accel_readh>
  result   += (tmp<<8);
     6b0:	38 2f       	mov	r19, r24
     6b2:	20 e0       	ldi	r18, 0x00	; 0
     6b4:	c2 0f       	add	r28, r18
     6b6:	d3 1f       	adc	r29, r19
  return result;
}
     6b8:	ce 01       	movw	r24, r28
     6ba:	df 91       	pop	r29
     6bc:	cf 91       	pop	r28
     6be:	08 95       	ret

000006c0 <_Z12accel_read_Yv>:
word accel_read_Y()
{
     6c0:	cf 93       	push	r28
     6c2:	df 93       	push	r29
  short result = 0x00;
  result   = accel_read( OUT_Y_L );
     6c4:	8a e2       	ldi	r24, 0x2A	; 42
     6c6:	0e 94 c0 02 	call	0x580	; 0x580 <_Z10accel_readh>
     6ca:	c8 2f       	mov	r28, r24
     6cc:	d0 e0       	ldi	r29, 0x00	; 0
  byte tmp = accel_read( OUT_Y_H );
     6ce:	8b e2       	ldi	r24, 0x2B	; 43
     6d0:	0e 94 c0 02 	call	0x580	; 0x580 <_Z10accel_readh>
  result += (tmp<<8);
     6d4:	38 2f       	mov	r19, r24
     6d6:	20 e0       	ldi	r18, 0x00	; 0
     6d8:	c2 0f       	add	r28, r18
     6da:	d3 1f       	adc	r29, r19
  return result;
}
     6dc:	ce 01       	movw	r24, r28
     6de:	df 91       	pop	r29
     6e0:	cf 91       	pop	r28
     6e2:	08 95       	ret

000006e4 <_Z12accel_read_Zv>:
word accel_read_Z()
{
     6e4:	cf 93       	push	r28
     6e6:	df 93       	push	r29
  short result = 0x00;
  result   = accel_read( OUT_Z_L );
     6e8:	8c e2       	ldi	r24, 0x2C	; 44
     6ea:	0e 94 c0 02 	call	0x580	; 0x580 <_Z10accel_readh>
     6ee:	c8 2f       	mov	r28, r24
     6f0:	d0 e0       	ldi	r29, 0x00	; 0
  byte tmp = accel_read( OUT_Z_H );
     6f2:	8d e2       	ldi	r24, 0x2D	; 45
     6f4:	0e 94 c0 02 	call	0x580	; 0x580 <_Z10accel_readh>
  result += (tmp<<8);
     6f8:	38 2f       	mov	r19, r24
     6fa:	20 e0       	ldi	r18, 0x00	; 0
     6fc:	c2 0f       	add	r28, r18
     6fe:	d3 1f       	adc	r29, r19
  return result;
}
     700:	ce 01       	movw	r24, r28
     702:	df 91       	pop	r29
     704:	cf 91       	pop	r28
     706:	08 95       	ret

00000708 <_Z14accel_read_xyzP4uXYZ>:
void accel_read_xyz( uXYZ* mXYZ)
{
     708:	bc 01       	movw	r22, r24
   accel_multi_read( OUT_X_L, mXYZ->array, 6 );
     70a:	88 e2       	ldi	r24, 0x28	; 40
     70c:	46 e0       	ldi	r20, 0x06	; 6
     70e:	0e 94 cc 02 	call	0x598	; 0x598 <_Z16accel_multi_readhPhh>
}
     712:	08 95       	ret

00000714 <__vector_23>:

/*****************************************************
ISR - READ DATA WHEN COMPLETE
*****************************************************/
ISR( PCINT1_vect )
{
     714:	1f 92       	push	r1
     716:	0f 92       	push	r0
     718:	0f b6       	in	r0, 0x3f	; 63
     71a:	0f 92       	push	r0
     71c:	11 24       	eor	r1, r1
     71e:	2f 93       	push	r18
     720:	3f 93       	push	r19
     722:	4f 93       	push	r20
     724:	5f 93       	push	r21
     726:	6f 93       	push	r22
     728:	7f 93       	push	r23
     72a:	8f 93       	push	r24
     72c:	9f 93       	push	r25
     72e:	af 93       	push	r26
     730:	bf 93       	push	r27
     732:	ef 93       	push	r30
     734:	ff 93       	push	r31
	//This is also vector for Gyro Int.
	if ((INT_PORT_IN & ACCEL_INT1) && (INT_PORT_IN & ACCEL_INT2))
     736:	36 9b       	sbis	0x06, 6	; 6
     738:	02 c0       	rjmp	.+4      	; 0x73e <__vector_23+0x2a>
     73a:	37 99       	sbic	0x06, 7	; 6
     73c:	15 c0       	rjmp	.+42     	; 0x768 <__vector_23+0x54>
	{
		accel_read_xyz		( &accel );
		swap_bytes			( &accel );	
		ReadyToSend = TRUE;
	}
	else if (INT_PORT_IN & GYRO_INT1)
     73e:	31 9b       	sbis	0x06, 1	; 6
     740:	02 c0       	rjmp	.+4      	; 0x746 <__vector_23+0x32>
		gyro_isr();
     742:	0e 94 4d 04 	call	0x89a	; 0x89a <_Z8gyro_isrv>
}
     746:	ff 91       	pop	r31
     748:	ef 91       	pop	r30
     74a:	bf 91       	pop	r27
     74c:	af 91       	pop	r26
     74e:	9f 91       	pop	r25
     750:	8f 91       	pop	r24
     752:	7f 91       	pop	r23
     754:	6f 91       	pop	r22
     756:	5f 91       	pop	r21
     758:	4f 91       	pop	r20
     75a:	3f 91       	pop	r19
     75c:	2f 91       	pop	r18
     75e:	0f 90       	pop	r0
     760:	0f be       	out	0x3f, r0	; 63
     762:	0f 90       	pop	r0
     764:	1f 90       	pop	r1
     766:	18 95       	reti
ISR( PCINT1_vect )
{
	//This is also vector for Gyro Int.
	if ((INT_PORT_IN & ACCEL_INT1) && (INT_PORT_IN & ACCEL_INT2))
	{
		accel_read_xyz		( &accel );
     768:	86 e2       	ldi	r24, 0x26	; 38
     76a:	92 e0       	ldi	r25, 0x02	; 2
     76c:	0e 94 84 03 	call	0x708	; 0x708 <_Z14accel_read_xyzP4uXYZ>
}

void swap_bytes(  uXYZ* mXYZ )
{
	short tmp = mXYZ->coords.x;
	mXYZ->coords.x = hi(tmp) + (lo(tmp)<<8);
     770:	30 91 26 02 	lds	r19, 0x0226
     774:	20 e0       	ldi	r18, 0x00	; 0
     776:	80 91 27 02 	lds	r24, 0x0227
     77a:	90 e0       	ldi	r25, 0x00	; 0
     77c:	82 0f       	add	r24, r18
     77e:	93 1f       	adc	r25, r19
     780:	90 93 27 02 	sts	0x0227, r25
     784:	80 93 26 02 	sts	0x0226, r24
	tmp = mXYZ->coords.y;
	mXYZ->coords.y = hi(tmp) + (lo(tmp)<<8);
     788:	30 91 28 02 	lds	r19, 0x0228
     78c:	20 e0       	ldi	r18, 0x00	; 0
     78e:	80 91 29 02 	lds	r24, 0x0229
     792:	90 e0       	ldi	r25, 0x00	; 0
     794:	82 0f       	add	r24, r18
     796:	93 1f       	adc	r25, r19
     798:	90 93 29 02 	sts	0x0229, r25
     79c:	80 93 28 02 	sts	0x0228, r24
	tmp = mXYZ->coords.z;
	mXYZ->coords.z = hi(tmp) + (lo(tmp)<<8);
     7a0:	30 91 2a 02 	lds	r19, 0x022A
     7a4:	20 e0       	ldi	r18, 0x00	; 0
     7a6:	80 91 2b 02 	lds	r24, 0x022B
     7aa:	90 e0       	ldi	r25, 0x00	; 0
     7ac:	82 0f       	add	r24, r18
     7ae:	93 1f       	adc	r25, r19
     7b0:	90 93 2b 02 	sts	0x022B, r25
     7b4:	80 93 2a 02 	sts	0x022A, r24
	//This is also vector for Gyro Int.
	if ((INT_PORT_IN & ACCEL_INT1) && (INT_PORT_IN & ACCEL_INT2))
	{
		accel_read_xyz		( &accel );
		swap_bytes			( &accel );	
		ReadyToSend = TRUE;
     7b8:	81 e0       	ldi	r24, 0x01	; 1
     7ba:	80 93 32 02 	sts	0x0232, r24
     7be:	c3 cf       	rjmp	.-122    	; 0x746 <__vector_23+0x32>

000007c0 <_Z10swap_bytesP4uXYZ>:
{
   accel_multi_read( OUT_X_L, mXYZ->array, 6 );
}

void swap_bytes(  uXYZ* mXYZ )
{
     7c0:	fc 01       	movw	r30, r24
	short tmp = mXYZ->coords.x;
	mXYZ->coords.x = hi(tmp) + (lo(tmp)<<8);
     7c2:	30 81       	ld	r19, Z
     7c4:	20 e0       	ldi	r18, 0x00	; 0
     7c6:	81 81       	ldd	r24, Z+1	; 0x01
     7c8:	90 e0       	ldi	r25, 0x00	; 0
     7ca:	82 0f       	add	r24, r18
     7cc:	93 1f       	adc	r25, r19
     7ce:	91 83       	std	Z+1, r25	; 0x01
     7d0:	80 83       	st	Z, r24
	tmp = mXYZ->coords.y;
	mXYZ->coords.y = hi(tmp) + (lo(tmp)<<8);
     7d2:	32 81       	ldd	r19, Z+2	; 0x02
     7d4:	20 e0       	ldi	r18, 0x00	; 0
     7d6:	83 81       	ldd	r24, Z+3	; 0x03
     7d8:	90 e0       	ldi	r25, 0x00	; 0
     7da:	82 0f       	add	r24, r18
     7dc:	93 1f       	adc	r25, r19
     7de:	93 83       	std	Z+3, r25	; 0x03
     7e0:	82 83       	std	Z+2, r24	; 0x02
	tmp = mXYZ->coords.z;
	mXYZ->coords.z = hi(tmp) + (lo(tmp)<<8);
     7e2:	34 81       	ldd	r19, Z+4	; 0x04
     7e4:	20 e0       	ldi	r18, 0x00	; 0
     7e6:	85 81       	ldd	r24, Z+5	; 0x05
     7e8:	90 e0       	ldi	r25, 0x00	; 0
     7ea:	82 0f       	add	r24, r18
     7ec:	93 1f       	adc	r25, r19
     7ee:	95 83       	std	Z+5, r25	; 0x05
     7f0:	84 83       	std	Z+4, r24	; 0x04
}
     7f2:	08 95       	ret

000007f4 <_Z20accel_new_data_availv>:

byte accel_new_data_avail()
{
  byte result = accel_read( STATUS_REG_AUX );
     7f4:	87 e0       	ldi	r24, 0x07	; 7
     7f6:	0e 94 c0 02 	call	0x580	; 0x580 <_Z10accel_readh>
/*  if ((result & 0x03) > 0)
    result = 1;
  else 
    result = 0; */
  return result;
}
     7fa:	08 95       	ret

000007fc <_Z19can_blank_accel_msghh>:

void can_blank_accel_msg(byte m1, byte m2)
{
     7fc:	cf 93       	push	r28
     7fe:	df 93       	push	r29
     800:	d8 2f       	mov	r29, r24
     802:	c6 2f       	mov	r28, r22
    msg2.id = create_CAN_eid( ID_ACCEL_XYZ, MyInstance );
     804:	81 e7       	ldi	r24, 0x71	; 113
     806:	90 e0       	ldi	r25, 0x00	; 0
     808:	60 91 b9 02 	lds	r22, 0x02B9
     80c:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
     810:	60 93 8d 02 	sts	0x028D, r22
     814:	70 93 8e 02 	sts	0x028E, r23
     818:	80 93 8f 02 	sts	0x028F, r24
     81c:	90 93 90 02 	sts	0x0290, r25
    msg2.data[0] = m1;
     820:	d0 93 92 02 	sts	0x0292, r29
    msg2.data[1] = m2;
     824:	c0 93 93 02 	sts	0x0293, r28
    msg2.data[2] = 0x33;
     828:	83 e3       	ldi	r24, 0x33	; 51
     82a:	80 93 94 02 	sts	0x0294, r24
    msg2.data[3] = 0x44;
     82e:	84 e4       	ldi	r24, 0x44	; 68
     830:	80 93 95 02 	sts	0x0295, r24
    msg2.header.DLC = 4;
     834:	80 91 91 02 	lds	r24, 0x0291
     838:	80 7e       	andi	r24, 0xE0	; 224
    msg2.header.rtr = 0;
     83a:	88 60       	ori	r24, 0x08	; 8
     83c:	80 93 91 02 	sts	0x0291, r24
}
     840:	df 91       	pop	r29
     842:	cf 91       	pop	r28
     844:	08 95       	ret

00000846 <_Z15accel_timeslicev>:

/****** HIGH LEVEL FUNCTIONS **************************************/
// Guestimated to take less than 0.5ms !
void accel_timeslice()
{
   spi_setDataMode( SPI_MODE3 );
     846:	8c e0       	ldi	r24, 0x0C	; 12
     848:	0e 94 10 12 	call	0x2420	; 0x2420 <spi_setDataMode>
   byte avail = accel_new_data_avail();
     84c:	0e 94 fa 03 	call	0x7f4	; 0x7f4 <_Z20accel_new_data_availv>
extern byte config_byte_3 ;
extern byte config_byte_4 ;
extern byte sys_config_byte;

inline byte isConfigured (byte Test)	{  return ((config_byte_1 & Test)>0); };
inline byte isConfigured2(byte Test)	{  return ((config_byte_2 & Test)>0); };
     850:	60 91 39 03 	lds	r22, 0x0339
     854:	61 70       	andi	r22, 0x01	; 1
   byte send  = isConfigured2(MODE_SEND_ACCEL);
   if ((avail&0x07) && (send))
     856:	28 2f       	mov	r18, r24
     858:	30 e0       	ldi	r19, 0x00	; 0
     85a:	27 70       	andi	r18, 0x07	; 7
     85c:	30 70       	andi	r19, 0x00	; 0
     85e:	21 15       	cp	r18, r1
     860:	31 05       	cpc	r19, r1
     862:	11 f0       	breq	.+4      	; 0x868 <_Z15accel_timeslicev+0x22>
     864:	66 23       	and	r22, r22
     866:	41 f4       	brne	.+16     	; 0x878 <_Z15accel_timeslicev+0x32>
      can_send_msg_no_wait( 0, &msg2 	  );
      //can_send_msg( 0, &msg2 	  );
   }
   else 
   {
      can_blank_accel_msg ( avail, send	  );
     868:	0e 94 fe 03 	call	0x7fc	; 0x7fc <_Z19can_blank_accel_msghh>
      can_send_msg_no_wait( 0,     &msg2  );
     86c:	80 e0       	ldi	r24, 0x00	; 0
     86e:	6d e8       	ldi	r22, 0x8D	; 141
     870:	72 e0       	ldi	r23, 0x02	; 2
     872:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
     876:	08 95       	ret
   spi_setDataMode( SPI_MODE3 );
   byte avail = accel_new_data_avail();
   byte send  = isConfigured2(MODE_SEND_ACCEL);
   if ((avail&0x07) && (send))
   {
	  SET_LED_1(); 
     878:	58 9a       	sbi	0x0b, 0	; 11
      accel_read_xyz	  ( &accel 		  );
     87a:	86 e2       	ldi	r24, 0x26	; 38
     87c:	92 e0       	ldi	r25, 0x02	; 2
     87e:	0e 94 84 03 	call	0x708	; 0x708 <_Z14accel_read_xyzP4uXYZ>
      can_prep_accel_msg  ( &msg2, &accel );
     882:	8d e8       	ldi	r24, 0x8D	; 141
     884:	92 e0       	ldi	r25, 0x02	; 2
     886:	66 e2       	ldi	r22, 0x26	; 38
     888:	72 e0       	ldi	r23, 0x02	; 2
     88a:	0e 94 6a 01 	call	0x2d4	; 0x2d4 <_Z18can_prep_accel_msgP4sCANP4uXYZ>
      can_send_msg_no_wait( 0, &msg2 	  );
     88e:	80 e0       	ldi	r24, 0x00	; 0
     890:	6d e8       	ldi	r22, 0x8D	; 141
     892:	72 e0       	ldi	r23, 0x02	; 2
     894:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
     898:	08 95       	ret

0000089a <_Z8gyro_isrv>:

// See ISR( PCINT1_vect ) in "accelerometer.c" for gyro vector
//			it calls this function:
void gyro_isr()
{
}
     89a:	08 95       	ret

0000089c <_Z9gyro_readh>:
* INPUT:  address  - 6 bit in lsbs.  [0..63]
*       value - 8 bit data to be written
************************************************/
byte gyro_read( byte address )
{
  SET_CS_GYRO_LOW 
     89c:	5b 98       	cbi	0x0b, 3	; 11
  byte Address = (address << 2);
  spi_transfer(Address);
     89e:	88 0f       	add	r24, r24
     8a0:	88 0f       	add	r24, r24
     8a2:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  byte retval = spi_transfer(0xFF);
     8a6:	8f ef       	ldi	r24, 0xFF	; 255
     8a8:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  SET_CS_GYRO_HIGH
     8ac:	5b 9a       	sbi	0x0b, 3	; 11
  return retval;
}
     8ae:	08 95       	ret

000008b0 <_Z15gyro_multi_readhPhh>:

void gyro_multi_read( byte address, byte* mData, byte mLength )
{
     8b0:	cf 92       	push	r12
     8b2:	df 92       	push	r13
     8b4:	ef 92       	push	r14
     8b6:	ff 92       	push	r15
     8b8:	0f 93       	push	r16
     8ba:	1f 93       	push	r17
     8bc:	df 93       	push	r29
     8be:	cf 93       	push	r28
     8c0:	00 d0       	rcall	.+0      	; 0x8c2 <_Z15gyro_multi_readhPhh+0x12>
     8c2:	cd b7       	in	r28, 0x3d	; 61
     8c4:	de b7       	in	r29, 0x3e	; 62
     8c6:	e4 2e       	mov	r14, r20
  SET_CS_GYRO_LOW  
     8c8:	5b 98       	cbi	0x0b, 3	; 11
  byte Address = (address << 2);
  spi_transfer(Address);
     8ca:	88 0f       	add	r24, r24
     8cc:	88 0f       	add	r24, r24
     8ce:	69 83       	std	Y+1, r22	; 0x01
     8d0:	7a 83       	std	Y+2, r23	; 0x02
     8d2:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  for (int i=0; i<mLength; i++)
     8d6:	ff 24       	eor	r15, r15
     8d8:	69 81       	ldd	r22, Y+1	; 0x01
     8da:	7a 81       	ldd	r23, Y+2	; 0x02
     8dc:	e1 14       	cp	r14, r1
     8de:	f1 04       	cpc	r15, r1
     8e0:	81 f0       	breq	.+32     	; 0x902 <_Z15gyro_multi_readhPhh+0x52>
     8e2:	06 2f       	mov	r16, r22
     8e4:	17 2f       	mov	r17, r23
     8e6:	cc 24       	eor	r12, r12
     8e8:	dd 24       	eor	r13, r13
    mData[i] = spi_transfer(0xFF);
     8ea:	8f ef       	ldi	r24, 0xFF	; 255
     8ec:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
     8f0:	f8 01       	movw	r30, r16
     8f2:	81 93       	st	Z+, r24
     8f4:	8f 01       	movw	r16, r30
void gyro_multi_read( byte address, byte* mData, byte mLength )
{
  SET_CS_GYRO_LOW  
  byte Address = (address << 2);
  spi_transfer(Address);
  for (int i=0; i<mLength; i++)
     8f6:	08 94       	sec
     8f8:	c1 1c       	adc	r12, r1
     8fa:	d1 1c       	adc	r13, r1
     8fc:	ce 14       	cp	r12, r14
     8fe:	df 04       	cpc	r13, r15
     900:	a4 f3       	brlt	.-24     	; 0x8ea <_Z15gyro_multi_readhPhh+0x3a>
    mData[i] = spi_transfer(0xFF);
  SET_CS_GYRO_HIGH
     902:	5b 9a       	sbi	0x0b, 3	; 11
}
     904:	0f 90       	pop	r0
     906:	0f 90       	pop	r0
     908:	cf 91       	pop	r28
     90a:	df 91       	pop	r29
     90c:	1f 91       	pop	r17
     90e:	0f 91       	pop	r16
     910:	ff 90       	pop	r15
     912:	ef 90       	pop	r14
     914:	df 90       	pop	r13
     916:	cf 90       	pop	r12
     918:	08 95       	ret

0000091a <_Z10gyro_writehh>:
* Data bits 7..0 for write operation.  Don't care X for reads 
* INPUT:  address  - 6 bit in lsbs.  [0..63]
*       value - 8 bit data to be written
************************************************/
void gyro_write( byte address, byte value )
{
     91a:	df 93       	push	r29
     91c:	cf 93       	push	r28
     91e:	0f 92       	push	r0
     920:	cd b7       	in	r28, 0x3d	; 61
     922:	de b7       	in	r29, 0x3e	; 62
  SET_CS_GYRO_LOW  
     924:	5b 98       	cbi	0x0b, 3	; 11
  byte Address = (address << 2) + 0x02;
     926:	88 0f       	add	r24, r24
     928:	88 0f       	add	r24, r24
  spi_transfer(Address);
     92a:	8e 5f       	subi	r24, 0xFE	; 254
     92c:	69 83       	std	Y+1, r22	; 0x01
     92e:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  spi_transfer(value);
     932:	69 81       	ldd	r22, Y+1	; 0x01
     934:	86 2f       	mov	r24, r22
     936:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  SET_CS_GYRO_HIGH
     93a:	5b 9a       	sbi	0x0b, 3	; 11
}
     93c:	0f 90       	pop	r0
     93e:	cf 91       	pop	r28
     940:	df 91       	pop	r29
     942:	08 95       	ret

00000944 <_Z16gyro_disable_i2cv>:

/***************************************************/
void gyro_disable_i2c()
{
   // READ/MODIFY/WRITE:
   byte prevValue = gyro_read( CTRL );
     944:	82 e0       	ldi	r24, 0x02	; 2
     946:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
   prevValue |= I2C_DIS;
   prevValue |= INT_DIS;
     94a:	68 2f       	mov	r22, r24
     94c:	61 61       	ori	r22, 0x11	; 17
   gyro_write( CTRL, prevValue );
     94e:	82 e0       	ldi	r24, 0x02	; 2
     950:	0e 94 8d 04 	call	0x91a	; 0x91a <_Z10gyro_writehh>
}
     954:	08 95       	ret

00000956 <_Z10gyro_resetv>:
void gyro_reset()
{
  gyro_write( CTRL, RESET ); 
     956:	82 e0       	ldi	r24, 0x02	; 2
     958:	60 e8       	ldi	r22, 0x80	; 128
     95a:	0e 94 8d 04 	call	0x91a	; 0x91a <_Z10gyro_writehh>
  delay(2);
     95e:	62 e0       	ldi	r22, 0x02	; 2
     960:	70 e0       	ldi	r23, 0x00	; 0
     962:	80 e0       	ldi	r24, 0x00	; 0
     964:	90 e0       	ldi	r25, 0x00	; 0
     966:	0e 94 4a 14 	call	0x2894	; 0x2894 <_Z5delayl>
}
     96a:	08 95       	ret

0000096c <_Z13gyro_set_modeh>:

/********** POWER MODING *********************/
void gyro_set_mode( byte Mode )
{
     96c:	cf 93       	push	r28
     96e:	c8 2f       	mov	r28, r24
   byte prevValue = gyro_read( CTRL );
     970:	82 e0       	ldi	r24, 0x02	; 2
     972:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
   prevValue &= 0xF9;
     976:	89 7f       	andi	r24, 0xF9	; 249
   prevValue |= (Mode << 1);
     978:	6c 2f       	mov	r22, r28
     97a:	66 0f       	add	r22, r22
     97c:	68 2b       	or	r22, r24
   gyro_write(CTRL, prevValue );
     97e:	82 e0       	ldi	r24, 0x02	; 2
     980:	0e 94 8d 04 	call	0x91a	; 0x91a <_Z10gyro_writehh>
}
     984:	cf 91       	pop	r28
     986:	08 95       	ret

00000988 <_Z14gyro_powerdownv>:

// Longer time required to wakeup than standby.
void gyro_powerdown()
{
  gyro_set_mode( 0 );
     988:	80 e0       	ldi	r24, 0x00	; 0
     98a:	0e 94 b6 04 	call	0x96c	; 0x96c <_Z13gyro_set_modeh>
}
     98e:	08 95       	ret

00000990 <_Z12gyro_standbyv>:
// quick recovery to measurement mode.
void gyro_standby()
{
  gyro_set_mode( 1 );
     990:	81 e0       	ldi	r24, 0x01	; 1
     992:	0e 94 b6 04 	call	0x96c	; 0x96c <_Z13gyro_set_modeh>
}
     996:	08 95       	ret

00000998 <_Z21gyro_measurement_modev>:
void gyro_measurement_mode()
{
  gyro_set_mode( 2 );  // BandWidth = 20Hz
     998:	82 e0       	ldi	r24, 0x02	; 2
     99a:	0e 94 b6 04 	call	0x96c	; 0x96c <_Z13gyro_set_modeh>
}
     99e:	08 95       	ret

000009a0 <_Z22gyro_fast_measure_modev>:
void gyro_fast_measure_mode()
{
  gyro_set_mode( 3 );  // BandWidth = 80Hz
     9a0:	83 e0       	ldi	r24, 0x03	; 3
     9a2:	0e 94 b6 04 	call	0x96c	; 0x96c <_Z13gyro_set_modeh>
}
     9a6:	08 95       	ret

000009a8 <_Z9gyro_initv>:
USES SPI MODE 0 Clk Polarity=0 (idles low)
	            Clk Phase : Sample data on Rising edge of Clk.
**************************************************************/
void gyro_init()
{
	spi_setDataMode( SPI_MODE0 );
     9a8:	80 e0       	ldi	r24, 0x00	; 0
     9aa:	0e 94 10 12 	call	0x2420	; 0x2420 <spi_setDataMode>
	CS_DDR |= CS_GYRO;
     9ae:	53 9a       	sbi	0x0a, 3	; 10
	INT_DDR &= ~(GYRO_INT1);		// Make Interrupt line an input.
     9b0:	39 98       	cbi	0x07, 1	; 7

	gyro_reset();
     9b2:	0e 94 ab 04 	call	0x956	; 0x956 <_Z10gyro_resetv>
	delay(one_second/2);
     9b6:	60 e4       	ldi	r22, 0x40	; 64
     9b8:	7d e0       	ldi	r23, 0x0D	; 13
     9ba:	83 e0       	ldi	r24, 0x03	; 3
     9bc:	90 e0       	ldi	r25, 0x00	; 0
     9be:	0e 94 4a 14 	call	0x2894	; 0x2894 <_Z5delayl>
	gyro_disable_i2c();
     9c2:	0e 94 a2 04 	call	0x944	; 0x944 <_Z16gyro_disable_i2cv>
	delay(one_second/2);	
     9c6:	60 e4       	ldi	r22, 0x40	; 64
     9c8:	7d e0       	ldi	r23, 0x0D	; 13
     9ca:	83 e0       	ldi	r24, 0x03	; 3
     9cc:	90 e0       	ldi	r25, 0x00	; 0
     9ce:	0e 94 4a 14 	call	0x2894	; 0x2894 <_Z5delayl>
	gyro_fast_measure_mode();
     9d2:	0e 94 d0 04 	call	0x9a0	; 0x9a0 <_Z22gyro_fast_measure_modev>
	delay(one_second/2);	
     9d6:	60 e4       	ldi	r22, 0x40	; 64
     9d8:	7d e0       	ldi	r23, 0x0D	; 13
     9da:	83 e0       	ldi	r24, 0x03	; 3
     9dc:	90 e0       	ldi	r25, 0x00	; 0
     9de:	0e 94 4a 14 	call	0x2894	; 0x2894 <_Z5delayl>
}
     9e2:	08 95       	ret

000009e4 <_Z15gyro_int_enablev>:
}

void gyro_int_enable(  )
{
   // READ/MODIFY/WRITE:
   byte prevValue = gyro_read( CTRL );
     9e4:	82 e0       	ldi	r24, 0x02	; 2
     9e6:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
   prevValue |= (INT_DIS | INT_LEVEL);
     9ea:	68 2f       	mov	r22, r24
     9ec:	61 64       	ori	r22, 0x41	; 65
   gyro_write( CTRL, prevValue );
     9ee:	82 e0       	ldi	r24, 0x02	; 2
     9f0:	0e 94 8d 04 	call	0x91a	; 0x91a <_Z10gyro_writehh>
}
     9f4:	08 95       	ret

000009f6 <_Z11gyro_read_xv>:

word gyro_read_x(  )
{
     9f6:	cf 93       	push	r28
	byte msb = gyro_read( X_MSB ) ;//& 0x1F;
     9f8:	8d e0       	ldi	r24, 0x0D	; 13
     9fa:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     9fe:	c8 2f       	mov	r28, r24
	word X   = gyro_read( X_LSB );
     a00:	8c e0       	ldi	r24, 0x0C	; 12
     a02:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     a06:	28 2f       	mov	r18, r24
     a08:	30 e0       	ldi	r19, 0x00	; 0
	X |= (msb<<8);
     a0a:	5c 2f       	mov	r21, r28
     a0c:	40 e0       	ldi	r20, 0x00	; 0
     a0e:	24 2b       	or	r18, r20
     a10:	35 2b       	or	r19, r21
	return X;
}
     a12:	c9 01       	movw	r24, r18
     a14:	cf 91       	pop	r28
     a16:	08 95       	ret

00000a18 <_Z11gyro_read_yv>:
word gyro_read_y(  )
{
     a18:	cf 93       	push	r28
	byte msb = gyro_read( Y_MSB );// & 0x1F;
     a1a:	8f e0       	ldi	r24, 0x0F	; 15
     a1c:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     a20:	c8 2f       	mov	r28, r24
	word Y   = gyro_read( Y_LSB );
     a22:	8e e0       	ldi	r24, 0x0E	; 14
     a24:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     a28:	28 2f       	mov	r18, r24
     a2a:	30 e0       	ldi	r19, 0x00	; 0
	Y |= (msb<<8);
     a2c:	5c 2f       	mov	r21, r28
     a2e:	40 e0       	ldi	r20, 0x00	; 0
     a30:	24 2b       	or	r18, r20
     a32:	35 2b       	or	r19, r21
	return Y;
}
     a34:	c9 01       	movw	r24, r18
     a36:	cf 91       	pop	r28
     a38:	08 95       	ret

00000a3a <_Z11gyro_read_zv>:
word gyro_read_z(  )
{
     a3a:	cf 93       	push	r28
	byte msb = gyro_read( Z_MSB );  // & 0x1F;
     a3c:	81 e1       	ldi	r24, 0x11	; 17
     a3e:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     a42:	c8 2f       	mov	r28, r24
	word Z   = gyro_read( Z_LSB );
     a44:	80 e1       	ldi	r24, 0x10	; 16
     a46:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     a4a:	28 2f       	mov	r18, r24
     a4c:	30 e0       	ldi	r19, 0x00	; 0
	Z |= (msb<<8);
     a4e:	5c 2f       	mov	r21, r28
     a50:	40 e0       	ldi	r20, 0x00	; 0
     a52:	24 2b       	or	r18, r20
     a54:	35 2b       	or	r19, r21
	return Z;
}
     a56:	c9 01       	movw	r24, r18
     a58:	cf 91       	pop	r28
     a5a:	08 95       	ret

00000a5c <_Z13gyro_read_xyzP4uXYZ>:

void gyro_read_xyz( uXYZ* mData )
{
     a5c:	bc 01       	movw	r22, r24
    // multiple reads decrement, so start highest.
	gyro_multi_read( X_LSB, mData->array, 6 );		// Z_MSB
     a5e:	8c e0       	ldi	r24, 0x0C	; 12
     a60:	46 e0       	ldi	r20, 0x06	; 6
     a62:	0e 94 58 04 	call	0x8b0	; 0x8b0 <_Z15gyro_multi_readhPhh>
}
     a66:	08 95       	ret

00000a68 <_Z14gyro_timeslicev>:

void gyro_timeslice( )
{
	spi_setDataMode( SPI_MODE0 );
     a68:	80 e0       	ldi	r24, 0x00	; 0
     a6a:	0e 94 10 12 	call	0x2420	; 0x2420 <spi_setDataMode>
     a6e:	80 91 39 03 	lds	r24, 0x0339
	byte send = isConfigured2(MODE_SEND_GYRO);
	if (send)
     a72:	81 ff       	sbrs	r24, 1
     a74:	1e c0       	rjmp	.+60     	; 0xab2 <_Z14gyro_timeslicev+0x4a>
	{
		SET_LED_2();
     a76:	59 9a       	sbi	0x0b, 1	; 11
		gyro.coords.x = gyro_read_x();
     a78:	0e 94 fb 04 	call	0x9f6	; 0x9f6 <_Z11gyro_read_xv>
     a7c:	90 93 35 02 	sts	0x0235, r25
     a80:	80 93 34 02 	sts	0x0234, r24
		gyro.coords.y = gyro_read_y();
     a84:	0e 94 0c 05 	call	0xa18	; 0xa18 <_Z11gyro_read_yv>
     a88:	90 93 37 02 	sts	0x0237, r25
     a8c:	80 93 36 02 	sts	0x0236, r24
		gyro.coords.z = gyro_read_z();
     a90:	0e 94 1d 05 	call	0xa3a	; 0xa3a <_Z11gyro_read_zv>
     a94:	90 93 39 02 	sts	0x0239, r25
     a98:	80 93 38 02 	sts	0x0238, r24
		//gyro_read_xyz( &gyro 	 );
		can_prep_gyro_msg( &msg1, &gyro );
     a9c:	8e e7       	ldi	r24, 0x7E	; 126
     a9e:	92 e0       	ldi	r25, 0x02	; 2
     aa0:	64 e3       	ldi	r22, 0x34	; 52
     aa2:	72 e0       	ldi	r23, 0x02	; 2
     aa4:	0e 94 90 01 	call	0x320	; 0x320 <_Z17can_prep_gyro_msgP4sCANP4uXYZ>
		can_send_msg_no_wait( 2, &msg1  );
     aa8:	82 e0       	ldi	r24, 0x02	; 2
     aaa:	6e e7       	ldi	r22, 0x7E	; 126
     aac:	72 e0       	ldi	r23, 0x02	; 2
     aae:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
	}
	spi_setDataMode  ( SPI_MODE3 );
     ab2:	8c e0       	ldi	r24, 0x0C	; 12
     ab4:	0e 94 10 12 	call	0x2420	; 0x2420 <spi_setDataMode>
}
     ab8:	08 95       	ret

00000aba <_Z17can_init_test_msghhhh>:


#include "can_eid.h"

void can_init_test_msg(byte m1, byte m2, byte m3, byte m4)
{
     aba:	ef 92       	push	r14
     abc:	ff 92       	push	r15
     abe:	0f 93       	push	r16
     ac0:	1f 93       	push	r17
     ac2:	cf 93       	push	r28
     ac4:	df 93       	push	r29
     ac6:	f8 2e       	mov	r15, r24
     ac8:	d6 2f       	mov	r29, r22
     aca:	c4 2f       	mov	r28, r20
     acc:	e2 2e       	mov	r14, r18
	static word count = 0;
	count++;
     ace:	e0 91 3a 02 	lds	r30, 0x023A
     ad2:	f0 91 3b 02 	lds	r31, 0x023B
     ad6:	31 96       	adiw	r30, 0x01	; 1
     ad8:	f0 93 3b 02 	sts	0x023B, r31
     adc:	e0 93 3a 02 	sts	0x023A, r30
    msg1.id 	 = create_CAN_eid( 0x02, 0x0004, 0x01);
     ae0:	82 e0       	ldi	r24, 0x02	; 2
     ae2:	64 e0       	ldi	r22, 0x04	; 4
     ae4:	70 e0       	ldi	r23, 0x00	; 0
     ae6:	41 e0       	ldi	r20, 0x01	; 1
     ae8:	0e 94 44 0d 	call	0x1a88	; 0x1a88 <_Z14create_CAN_eidhth>
     aec:	60 93 7e 02 	sts	0x027E, r22
     af0:	70 93 7f 02 	sts	0x027F, r23
     af4:	80 93 80 02 	sts	0x0280, r24
     af8:	90 93 81 02 	sts	0x0281, r25
    msg1.data[0] = m1;
     afc:	f0 92 83 02 	sts	0x0283, r15
    msg1.data[1] = m2;    
     b00:	d0 93 84 02 	sts	0x0284, r29
    msg1.data[2] = m3;
     b04:	c0 93 85 02 	sts	0x0285, r28
    msg1.data[3] = m4;
     b08:	e0 92 86 02 	sts	0x0286, r14
    
    msg1.data[4] = hi(count);
     b0c:	80 91 3a 02 	lds	r24, 0x023A
     b10:	90 91 3b 02 	lds	r25, 0x023B
     b14:	90 93 87 02 	sts	0x0287, r25
    msg1.data[5] = lo(count);
     b18:	80 93 88 02 	sts	0x0288, r24
    msg1.data[6] = 0xEE;
     b1c:	8e ee       	ldi	r24, 0xEE	; 238
     b1e:	80 93 89 02 	sts	0x0289, r24
    msg1.data[7] = 0xFF;
     b22:	8f ef       	ldi	r24, 0xFF	; 255
     b24:	80 93 8a 02 	sts	0x028A, r24
    msg1.header.DLC = 8;
     b28:	80 91 82 02 	lds	r24, 0x0282
     b2c:	80 7e       	andi	r24, 0xE0	; 224
    msg1.header.rtr = 0;
     b2e:	80 61       	ori	r24, 0x10	; 16
     b30:	80 93 82 02 	sts	0x0282, r24
}
     b34:	df 91       	pop	r29
     b36:	cf 91       	pop	r28
     b38:	1f 91       	pop	r17
     b3a:	0f 91       	pop	r16
     b3c:	ff 90       	pop	r15
     b3e:	ef 90       	pop	r14
     b40:	08 95       	ret

00000b42 <_Z10gyro_testsv>:

void gyro_tests()
{
     b42:	1f 93       	push	r17
     b44:	df 93       	push	r29
     b46:	cf 93       	push	r28
     b48:	00 d0       	rcall	.+0      	; 0xb4a <_Z10gyro_testsv+0x8>
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	spi_setDataMode  ( SPI_MODE0 );
     b4e:	80 e0       	ldi	r24, 0x00	; 0
     b50:	0e 94 10 12 	call	0x2420	; 0x2420 <spi_setDataMode>
  // VERIFY OPERATION BY READING REG & SETTING LED IF MATCH:
  byte result1 = gyro_read( GYRO_WHO_AM_I );		//0x43
     b54:	80 e0       	ldi	r24, 0x00	; 0
     b56:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     b5a:	18 2f       	mov	r17, r24
  byte result2 = gyro_read( REVID );				//0x21
     b5c:	81 e0       	ldi	r24, 0x01	; 1
     b5e:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     b62:	68 2f       	mov	r22, r24
  byte result3 = gyro_read( CTRL );  
     b64:	82 e0       	ldi	r24, 0x02	; 2
     b66:	6a 83       	std	Y+2, r22	; 0x02
     b68:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     b6c:	48 2f       	mov	r20, r24
  byte result4 = gyro_read( STATUS );    
     b6e:	83 e0       	ldi	r24, 0x03	; 3
     b70:	49 83       	std	Y+1, r20	; 0x01
     b72:	0e 94 4e 04 	call	0x89c	; 0x89c <_Z9gyro_readh>
     b76:	28 2f       	mov	r18, r24
  SET_LED_2()
     b78:	59 9a       	sbi	0x0b, 1	; 11
  can_init_test_msg( result1, result2, result3, result4 );
     b7a:	81 2f       	mov	r24, r17
     b7c:	6a 81       	ldd	r22, Y+2	; 0x02
     b7e:	49 81       	ldd	r20, Y+1	; 0x01
     b80:	0e 94 5d 05 	call	0xaba	; 0xaba <_Z17can_init_test_msghhhh>
  
//  result = gyro_read( REVID );
//  if (result == 0x33)  digitalWrite( LED_2, HIGH );
	//can_prep_gyro_msg( &msg2, &gyro );
	can_send_msg_no_wait( 0, &msg1  );
     b84:	80 e0       	ldi	r24, 0x00	; 0
     b86:	6e e7       	ldi	r22, 0x7E	; 126
     b88:	72 e0       	ldi	r23, 0x02	; 2
     b8a:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
	delay(one_second);
     b8e:	60 e8       	ldi	r22, 0x80	; 128
     b90:	7a e1       	ldi	r23, 0x1A	; 26
     b92:	86 e0       	ldi	r24, 0x06	; 6
     b94:	90 e0       	ldi	r25, 0x00	; 0
     b96:	0e 94 4a 14 	call	0x2894	; 0x2894 <_Z5delayl>
}
     b9a:	0f 90       	pop	r0
     b9c:	0f 90       	pop	r0
     b9e:	cf 91       	pop	r28
     ba0:	df 91       	pop	r29
     ba2:	1f 91       	pop	r17
     ba4:	08 95       	ret

00000ba6 <_Z8mag_readh>:
}

/*********************** READ & WRITE ROUTINES ***********************/
byte mag_read( byte address )
{
  SET_CS_MAGNET_LOW  
     ba6:	5c 98       	cbi	0x0b, 4	; 11
  byte Address = (address | 0x80);
  spi_transfer(Address);
     ba8:	80 68       	ori	r24, 0x80	; 128
     baa:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  byte retval = spi_transfer(0xFF);
     bae:	8f ef       	ldi	r24, 0xFF	; 255
     bb0:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  SET_CS_MAGNET_HIGH
     bb4:	5c 9a       	sbi	0x0b, 4	; 11
  return retval;
}
     bb6:	08 95       	ret

00000bb8 <_Z14mag_multi_readhPhh>:

void mag_multi_read( byte address, byte* mData, byte mLength )
{
     bb8:	cf 92       	push	r12
     bba:	df 92       	push	r13
     bbc:	ef 92       	push	r14
     bbe:	ff 92       	push	r15
     bc0:	0f 93       	push	r16
     bc2:	1f 93       	push	r17
     bc4:	df 93       	push	r29
     bc6:	cf 93       	push	r28
     bc8:	00 d0       	rcall	.+0      	; 0xbca <_Z14mag_multi_readhPhh+0x12>
     bca:	cd b7       	in	r28, 0x3d	; 61
     bcc:	de b7       	in	r29, 0x3e	; 62
     bce:	e4 2e       	mov	r14, r20
  SET_CS_MAGNET_LOW  
     bd0:	5c 98       	cbi	0x0b, 4	; 11
  byte Address = (address | 0x80 | 0x40 );
  spi_transfer(Address);
     bd2:	80 6c       	ori	r24, 0xC0	; 192
     bd4:	69 83       	std	Y+1, r22	; 0x01
     bd6:	7a 83       	std	Y+2, r23	; 0x02
     bd8:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  for (int i=0; i<mLength; i++) {
     bdc:	ff 24       	eor	r15, r15
     bde:	69 81       	ldd	r22, Y+1	; 0x01
     be0:	7a 81       	ldd	r23, Y+2	; 0x02
     be2:	e1 14       	cp	r14, r1
     be4:	f1 04       	cpc	r15, r1
     be6:	81 f0       	breq	.+32     	; 0xc08 <_Z14mag_multi_readhPhh+0x50>
     be8:	06 2f       	mov	r16, r22
     bea:	17 2f       	mov	r17, r23
     bec:	cc 24       	eor	r12, r12
     bee:	dd 24       	eor	r13, r13
      mData[i] = spi_transfer(0xFF);
     bf0:	8f ef       	ldi	r24, 0xFF	; 255
     bf2:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
     bf6:	f8 01       	movw	r30, r16
     bf8:	81 93       	st	Z+, r24
     bfa:	8f 01       	movw	r16, r30
void mag_multi_read( byte address, byte* mData, byte mLength )
{
  SET_CS_MAGNET_LOW  
  byte Address = (address | 0x80 | 0x40 );
  spi_transfer(Address);
  for (int i=0; i<mLength; i++) {
     bfc:	08 94       	sec
     bfe:	c1 1c       	adc	r12, r1
     c00:	d1 1c       	adc	r13, r1
     c02:	ce 14       	cp	r12, r14
     c04:	df 04       	cpc	r13, r15
     c06:	a4 f3       	brlt	.-24     	; 0xbf0 <_Z14mag_multi_readhPhh+0x38>
      mData[i] = spi_transfer(0xFF);
      //mData[i] = i;
      }
  SET_CS_MAGNET_HIGH
     c08:	5c 9a       	sbi	0x0b, 4	; 11
}
     c0a:	0f 90       	pop	r0
     c0c:	0f 90       	pop	r0
     c0e:	cf 91       	pop	r28
     c10:	df 91       	pop	r29
     c12:	1f 91       	pop	r17
     c14:	0f 91       	pop	r16
     c16:	ff 90       	pop	r15
     c18:	ef 90       	pop	r14
     c1a:	df 90       	pop	r13
     c1c:	cf 90       	pop	r12
     c1e:	08 95       	ret

00000c20 <_Z9mag_writehh>:

void mag_write( byte address, byte value )
{
     c20:	df 93       	push	r29
     c22:	cf 93       	push	r28
     c24:	0f 92       	push	r0
     c26:	cd b7       	in	r28, 0x3d	; 61
     c28:	de b7       	in	r29, 0x3e	; 62
  SET_CS_MAGNET_LOW  
     c2a:	5c 98       	cbi	0x0b, 4	; 11
  byte Address = (address << 2) + 0x02;
     c2c:	88 0f       	add	r24, r24
     c2e:	88 0f       	add	r24, r24
  spi_transfer(Address);
     c30:	8e 5f       	subi	r24, 0xFE	; 254
     c32:	69 83       	std	Y+1, r22	; 0x01
     c34:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  spi_transfer(value);
     c38:	69 81       	ldd	r22, Y+1	; 0x01
     c3a:	86 2f       	mov	r24, r22
     c3c:	0e 94 7a 12 	call	0x24f4	; 0x24f4 <spi_transfer>
  SET_CS_MAGNET_HIGH
     c40:	5c 9a       	sbi	0x0b, 4	; 11
}
     c42:	0f 90       	pop	r0
     c44:	cf 91       	pop	r28
     c46:	df 91       	pop	r29
     c48:	08 95       	ret

00000c4a <_Z12mag_read_xyzP4uXYZ>:

void mag_read_xyz( uXYZ* mXYZ )
{
     c4a:	bc 01       	movw	r22, r24
  mag_multi_read(DATA_OUTPUT_X_HI, mXYZ->array, 6 );
     c4c:	83 e0       	ldi	r24, 0x03	; 3
     c4e:	46 e0       	ldi	r20, 0x06	; 6
     c50:	0e 94 dc 05 	call	0xbb8	; 0xbb8 <_Z14mag_multi_readhPhh>
}
     c54:	08 95       	ret

00000c56 <_Z22mag_enable_temperatureh>:

/******************** MISC ROUTINES ******************************/
void mag_enable_temperature( byte mDataRate)
{
	byte cfg_a = mag_read( CONFIG_REG_A );
     c56:	80 e0       	ldi	r24, 0x00	; 0
     c58:	0e 94 d3 05 	call	0xba6	; 0xba6 <_Z8mag_readh>
	byte value = (cfg_a | TS);
     c5c:	68 2f       	mov	r22, r24
     c5e:	60 68       	ori	r22, 0x80	; 128
	mag_write( CONFIG_REG_A, value );
     c60:	80 e0       	ldi	r24, 0x00	; 0
     c62:	0e 94 10 06 	call	0xc20	; 0xc20 <_Z9mag_writehh>
}
     c66:	08 95       	ret

00000c68 <_Z23mag_disable_temperatureh>:
void mag_disable_temperature( byte mDataRate)
{
	byte cfg_a = mag_read( CONFIG_REG_A );
     c68:	80 e0       	ldi	r24, 0x00	; 0
     c6a:	0e 94 d3 05 	call	0xba6	; 0xba6 <_Z8mag_readh>
	byte value = (cfg_a & (~TS));
     c6e:	68 2f       	mov	r22, r24
     c70:	6f 77       	andi	r22, 0x7F	; 127
	mag_write( CONFIG_REG_A, value );
     c72:	80 e0       	ldi	r24, 0x00	; 0
     c74:	0e 94 10 06 	call	0xc20	; 0xc20 <_Z9mag_writehh>
}
     c78:	08 95       	ret

00000c7a <_Z19mag_average_samplesh>:

void mag_average_samples( byte mNConst )
{
     c7a:	cf 93       	push	r28
     c7c:	c8 2f       	mov	r28, r24
	byte cfg_a = mag_read( CONFIG_REG_A );
     c7e:	80 e0       	ldi	r24, 0x00	; 0
     c80:	0e 94 d3 05 	call	0xba6	; 0xba6 <_Z8mag_readh>
	byte value = (cfg_a & 0x9F);
     c84:	8f 79       	andi	r24, 0x9F	; 159
	value |= (mNConst<<5);
     c86:	6c 2f       	mov	r22, r28
     c88:	62 95       	swap	r22
     c8a:	66 0f       	add	r22, r22
     c8c:	60 7e       	andi	r22, 0xE0	; 224
     c8e:	68 2b       	or	r22, r24
	mag_write( CONFIG_REG_A, value );
     c90:	80 e0       	ldi	r24, 0x00	; 0
     c92:	0e 94 10 06 	call	0xc20	; 0xc20 <_Z9mag_writehh>
}
     c96:	cf 91       	pop	r28
     c98:	08 95       	ret

00000c9a <_Z17mag_set_data_rateh>:

void mag_set_data_rate( byte mSampleRate)
{
     c9a:	cf 93       	push	r28
     c9c:	c8 2f       	mov	r28, r24
	byte cfg_a = mag_read( CONFIG_REG_A );
     c9e:	80 e0       	ldi	r24, 0x00	; 0
     ca0:	0e 94 d3 05 	call	0xba6	; 0xba6 <_Z8mag_readh>
	byte value = (cfg_a & 0x63);
     ca4:	83 76       	andi	r24, 0x63	; 99
	value |= (mSampleRate<<2);
     ca6:	6c 2f       	mov	r22, r28
     ca8:	66 0f       	add	r22, r22
     caa:	66 0f       	add	r22, r22
     cac:	68 2b       	or	r22, r24
	mag_write( CONFIG_REG_A, value );
     cae:	80 e0       	ldi	r24, 0x00	; 0
     cb0:	0e 94 10 06 	call	0xc20	; 0xc20 <_Z9mag_writehh>
}
     cb4:	cf 91       	pop	r28
     cb6:	08 95       	ret

00000cb8 <_Z8mag_initv>:
union uXYZ magnet;


void mag_init()
{  
	spi_setDataMode( SPI_MODE3 );
     cb8:	8c e0       	ldi	r24, 0x0C	; 12
     cba:	0e 94 10 12 	call	0x2420	; 0x2420 <spi_setDataMode>
	CS_DDR |= CS_MAGNET;
     cbe:	54 9a       	sbi	0x0a, 4	; 10
	/* Note:  SAMPLE_30_HZ results in all FF's for the data.
			  Not sure why this sample rate does not work. 
			  SAMPLE_15_HZ results in all not all FF's but unchanging data. (even when sensor direction is changed).
			  SAMPLE_75_HZ produces data which appears correct.
			  */
	mag_set_data_rate  ( SAMPLE_75_HZ );	
     cc0:	86 e0       	ldi	r24, 0x06	; 6
     cc2:	0e 94 4d 06 	call	0xc9a	; 0xc9a <_Z17mag_set_data_rateh>
	mag_average_samples( AVG_2_SAMPLE );
     cc6:	81 e0       	ldi	r24, 0x01	; 1
     cc8:	0e 94 3d 06 	call	0xc7a	; 0xc7a <_Z19mag_average_samplesh>
	mag_write( MODE_REGISTER, 0X00 );		// Continuous Measure Mode
     ccc:	82 e0       	ldi	r24, 0x02	; 2
     cce:	60 e0       	ldi	r22, 0x00	; 0
     cd0:	0e 94 10 06 	call	0xc20	; 0xc20 <_Z9mag_writehh>
}
     cd4:	08 95       	ret

00000cd6 <_Z12mag_set_gainh>:
	mag_write( CONFIG_REG_A, value );
}

void mag_set_gain( byte mGain )
{
	if (mGain > MAX_GAIN) return;
     cd6:	88 30       	cpi	r24, 0x08	; 8
     cd8:	08 f0       	brcs	.+2      	; 0xcdc <_Z12mag_set_gainh+0x6>
     cda:	08 95       	ret
	mag_write( CONFIG_REG_B, (mGain<<5) );
     cdc:	68 2f       	mov	r22, r24
     cde:	62 95       	swap	r22
     ce0:	66 0f       	add	r22, r22
     ce2:	60 7e       	andi	r22, 0xE0	; 224
     ce4:	81 e0       	ldi	r24, 0x01	; 1
     ce6:	0e 94 10 06 	call	0xc20	; 0xc20 <_Z9mag_writehh>
     cea:	08 95       	ret

00000cec <_Z13mag_timeslicev>:
     cec:	80 91 39 03 	lds	r24, 0x0339
}

void mag_timeslice( )
{
	byte send = isConfigured2(MODE_SEND_MAGNET);
	if (send)
     cf0:	82 ff       	sbrs	r24, 2
     cf2:	08 95       	ret
	{	
		SET_LED_3();
     cf4:	5e 9a       	sbi	0x0b, 6	; 11
		spi_setDataMode	    ( SPI_MODE3 	 );
     cf6:	8c e0       	ldi	r24, 0x0C	; 12
     cf8:	0e 94 10 12 	call	0x2420	; 0x2420 <spi_setDataMode>
		mag_read_xyz        ( &magnet 		 );
     cfc:	8c e3       	ldi	r24, 0x3C	; 60
     cfe:	92 e0       	ldi	r25, 0x02	; 2
     d00:	0e 94 25 06 	call	0xc4a	; 0xc4a <_Z12mag_read_xyzP4uXYZ>
		can_prep_magnet_msg ( &msg2, &magnet );
     d04:	8d e8       	ldi	r24, 0x8D	; 141
     d06:	92 e0       	ldi	r25, 0x02	; 2
     d08:	6c e3       	ldi	r22, 0x3C	; 60
     d0a:	72 e0       	ldi	r23, 0x02	; 2
     d0c:	0e 94 b6 01 	call	0x36c	; 0x36c <_Z19can_prep_magnet_msgP4sCANP4uXYZ>
		can_send_msg_no_wait( 4, &msg2 		 );
     d10:	84 e0       	ldi	r24, 0x04	; 4
     d12:	6d e8       	ldi	r22, 0x8D	; 141
     d14:	72 e0       	ldi	r23, 0x02	; 2
     d16:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
     d1a:	08 95       	ret

00000d1c <_Z12mag_id_testsv>:
}

byte mag_id_tests( )
{
  // VERIFY OPERATION BY READING REG & SETTING LED IF MATCH:
  byte result = mag_read( ID_REG_A );
     d1c:	8a e0       	ldi	r24, 0x0A	; 10
     d1e:	0e 94 d3 05 	call	0xba6	; 0xba6 <_Z8mag_readh>
  if (result == 'H') {
     d22:	88 34       	cpi	r24, 0x48	; 72
     d24:	19 f0       	breq	.+6      	; 0xd2c <_Z12mag_id_testsv+0x10>
	  		result = mag_read( ID_REG_C );
	  		if (result == '3')
				return TRUE;
	  }
  }
  return FALSE;
     d26:	90 e0       	ldi	r25, 0x00	; 0
}
     d28:	89 2f       	mov	r24, r25
     d2a:	08 95       	ret
byte mag_id_tests( )
{
  // VERIFY OPERATION BY READING REG & SETTING LED IF MATCH:
  byte result = mag_read( ID_REG_A );
  if (result == 'H') {
	  result = mag_read( ID_REG_B );
     d2c:	8b e0       	ldi	r24, 0x0B	; 11
     d2e:	0e 94 d3 05 	call	0xba6	; 0xba6 <_Z8mag_readh>
	  if (result == '4') {
     d32:	84 33       	cpi	r24, 0x34	; 52
     d34:	c1 f7       	brne	.-16     	; 0xd26 <_Z12mag_id_testsv+0xa>
	  		result = mag_read( ID_REG_C );
     d36:	8c e0       	ldi	r24, 0x0C	; 12
     d38:	0e 94 d3 05 	call	0xba6	; 0xba6 <_Z8mag_readh>
		can_prep_magnet_msg ( &msg2, &magnet );
		can_send_msg_no_wait( 4, &msg2 		 );
	}
}

byte mag_id_tests( )
     d3c:	91 e0       	ldi	r25, 0x01	; 1
     d3e:	83 33       	cpi	r24, 0x33	; 51
     d40:	91 f7       	brne	.-28     	; 0xd26 <_Z12mag_id_testsv+0xa>
     d42:	f2 cf       	rjmp	.-28     	; 0xd28 <_Z12mag_id_testsv+0xc>

00000d44 <_Z11data_gatherv>:
		We'll estimate it by going by the SPI clock rate & amount of data.
		for accel_timeslice there are ~64 clock periods.	at a rate of 250kbps.  
			= 0.5ms	
			Guestimated to take less than 0.5ms each!
	*/
	accel_timeslice();
     d44:	0e 94 23 04 	call	0x846	; 0x846 <_Z15accel_timeslicev>
	gyro_timeslice ();		// can only go 80Hz or 20Hz!	
     d48:	0e 94 34 05 	call	0xa68	; 0xa68 <_Z14gyro_timeslicev>
	mag_timeslice  ();
     d4c:	0e 94 76 06 	call	0xcec	; 0xcec <_Z13mag_timeslicev>

/*		if ((isConfigured(MODE_SEND_COMBINED_ANGLES))  ||
			(isConfigured(MODE_SEND_COMBINED_LINEAR)))
			orient_timeslice();			*/ 
}
     d50:	08 95       	ret

00000d52 <_Z11OS_Dispatchv>:

void OS_Dispatch()
{	
	if ((OS_Event_TIC_Counter % 5) == 0)	// 5ms tasks
     d52:	80 91 32 03 	lds	r24, 0x0332
     d56:	90 91 33 03 	lds	r25, 0x0333
     d5a:	65 e0       	ldi	r22, 0x05	; 5
     d5c:	70 e0       	ldi	r23, 0x00	; 0
     d5e:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <__divmodhi4>
     d62:	00 97       	sbiw	r24, 0x00	; 0
     d64:	09 f0       	breq	.+2      	; 0xd68 <_Z11OS_Dispatchv+0x16>
     d66:	08 95       	ret
	{
		RESET_LED_1();
     d68:	58 98       	cbi	0x0b, 0	; 11
		RESET_LED_2();
     d6a:	59 98       	cbi	0x0b, 1	; 11
		RESET_LED_3();
     d6c:	5e 98       	cbi	0x0b, 6	; 11
		if (getReportRate() != MODE_SEND_UPDATES_NONE)
     d6e:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <_Z13getReportRatev>
     d72:	88 23       	and	r24, r24
     d74:	c1 f3       	breq	.-16     	; 0xd66 <_Z11OS_Dispatchv+0x14>
		{
			if ((--ReportCounter)==0)
     d76:	80 91 00 01 	lds	r24, 0x0100
     d7a:	81 50       	subi	r24, 0x01	; 1
     d7c:	80 93 00 01 	sts	0x0100, r24
     d80:	88 23       	and	r24, r24
     d82:	89 f7       	brne	.-30     	; 0xd66 <_Z11OS_Dispatchv+0x14>
			{
				ReportCounter = getReportRate();		// Refill		
     d84:	0e 94 e8 06 	call	0xdd0	; 0xdd0 <_Z13getReportRatev>
     d88:	80 93 00 01 	sts	0x0100, r24
				data_gather();
     d8c:	0e 94 a2 06 	call	0xd44	; 0xd44 <_Z11data_gatherv>
     d90:	08 95       	ret

00000d92 <_Z25app_default_configurationv>:
	Only 1 time for the life of the board (or until it is reflashed)  
	To set the application defaults.		*/
void app_default_configuration()
{
	config_byte_2 = MODE_SEND_UPDATES_30ms;
	config_byte_2 |= (MODE_SEND_ACCEL | MODE_SEND_GYRO | MODE_SEND_MAGNET);
     d92:	87 e4       	ldi	r24, 0x47	; 71
     d94:	80 93 39 03 	sts	0x0339, r24
	config_byte_3 |= (MODE_ACCEL_2g | MAGNET_DATA_RATE_30 | MAGNET_AVGS_ONE);	
     d98:	80 91 3a 03 	lds	r24, 0x033A
     d9c:	84 61       	ori	r24, 0x14	; 20
     d9e:	80 93 3a 03 	sts	0x033A, r24
}
     da2:	08 95       	ret

00000da4 <_Z19getAccelSensitivityv>:

byte getAccelSensitivity() { return (config_byte_3 & MODE_ACCEL_SENSITIVITY_MASK);	}
     da4:	80 91 3a 03 	lds	r24, 0x033A
     da8:	83 70       	andi	r24, 0x03	; 3
     daa:	08 95       	ret

00000dac <_Z17getMagnetDataRatev>:
byte getMagnetDataRate()   { return (config_byte_3 & MAGNET_DATA_RATE_MASK); 		}
     dac:	80 91 3a 03 	lds	r24, 0x033A
     db0:	8c 71       	andi	r24, 0x1C	; 28
     db2:	08 95       	ret

00000db4 <_Z13getMagnetAvgsv>:
byte getMagnetAvgs()   	   { return (config_byte_3 & MAGNET_AVGS_MASK);		 		}
     db4:	80 91 3a 03 	lds	r24, 0x033A
     db8:	80 76       	andi	r24, 0x60	; 96
     dba:	08 95       	ret

00000dbc <_Z20getTemperatureEnablev>:
byte getTemperatureEnable() { return (config_byte_3 & MODE_READ_TEMPERATURE);		}
     dbc:	80 91 3a 03 	lds	r24, 0x033A
     dc0:	80 78       	andi	r24, 0x80	; 128
     dc2:	08 95       	ret

00000dc4 <_Z8save_calv>:
Saves to EEPROM 
***********************************************************/
byte* save_cal()
{
	byte* addr;
	addr = save_configuration();
     dc4:	0e 94 20 16 	call	0x2c40	; 0x2c40 <_Z18save_configurationv>
	return addr;
};
     dc8:	08 95       	ret

00000dca <_Z8read_calv>:
Read from EEPROM, and stores into the RAM
*************************************************************/
byte* read_cal()
{
	byte* addr;
	addr = read_configuration();
     dca:	0e 94 7a 16 	call	0x2cf4	; 0x2cf4 <_Z18read_configurationv>
	return addr;	
};
     dce:	08 95       	ret

00000dd0 <_Z13getReportRatev>:
			counter in 5ms timeslice.
		   -1 means no Report desired!
*************************************************************/
byte getReportRate()  			
{  
	byte num_10_ms =  ((config_byte_2 & 0xF0)>>4);
     dd0:	80 91 39 03 	lds	r24, 0x0339
	return num_10_ms;
}	
     dd4:	82 95       	swap	r24
     dd6:	8f 70       	andi	r24, 0x0F	; 15
     dd8:	08 95       	ret

00000dda <_Z11orient_initv>:
 orient_init()
PURPOSE: main init for all code to calculate orientation	
*********************************************************/
void orient_init()
{
	gyro_integrated_angles.coords.x = 0;
     dda:	10 92 73 02 	sts	0x0273, r1
     dde:	10 92 72 02 	sts	0x0272, r1
	gyro_integrated_angles.coords.y = 0;
     de2:	10 92 75 02 	sts	0x0275, r1
     de6:	10 92 74 02 	sts	0x0274, r1
	gyro_integrated_angles.coords.z = 0;
     dea:	10 92 77 02 	sts	0x0277, r1
     dee:	10 92 76 02 	sts	0x0276, r1

	// MORE TO COME...
}
     df2:	08 95       	ret

00000df4 <_Z16orient_timeslicev>:
	if (isConfigured(MODE_SEND_COMBINED_LINEAR_VELOCITY))  {
		//can_prep_total_velocity_msg( &msg1, );
		can_send_msg_no_wait(2, &msg1);		
	} */
	//int magnitude = magnitude(accel);
}
     df4:	08 95       	ret

00000df6 <_Z21integrate_gyro_anglesv>:
{
	/*gyro_integrated_angles.coords.x += gyro.coords.x;
	gyro_integrated_angles.coords.y += gyro.coords.y;
	gyro_integrated_angles.coords.z += gyro.coords.z;	*/
	// Problem is not initialized upon startup, assumed to be zeros
}
     df6:	08 95       	ret

00000df8 <_Z17accel_calc_anglesv>:
	//float angle_y = asin(ys);

/*	accel_angles.coords.x;
	accel_angles.coords.y;
	accel_angles.coords.y; */
}
     df8:	08 95       	ret

00000dfa <_Z23difference_accel_anglesv>:
{
	// delta between BestAngles and latest calculation of Angles.
/*	accel_delta_angles.coords.x = (BestAnglesPosition.coords.x - accel_angles.coords.x);
	accel_delta_angles.coords.y = (BestAnglesPosition.coords.y - accel_angles.coords.y);
	accel_delta_angles.coords.z = (BestAnglesPosition.coords.z - accel_angles.coords.z);
*/}
     dfa:	08 95       	ret

00000dfc <_Z10accumulateR4uXYZS_>:

/************************************************************************
 ******************************* UTILITY   ******************************
 ************************************************************************/
void accumulate( uXYZ &mValue1, uXYZ mDelta )
{
     dfc:	df 93       	push	r29
     dfe:	cf 93       	push	r28
     e00:	00 d0       	rcall	.+0      	; 0xe02 <_Z10accumulateR4uXYZS_+0x6>
     e02:	00 d0       	rcall	.+0      	; 0xe04 <_Z10accumulateR4uXYZS_+0x8>
     e04:	00 d0       	rcall	.+0      	; 0xe06 <_Z10accumulateR4uXYZS_+0xa>
     e06:	cd b7       	in	r28, 0x3d	; 61
     e08:	de b7       	in	r29, 0x3e	; 62
     e0a:	fc 01       	movw	r30, r24
     e0c:	29 83       	std	Y+1, r18	; 0x01
     e0e:	3a 83       	std	Y+2, r19	; 0x02
     e10:	4b 83       	std	Y+3, r20	; 0x03
     e12:	5c 83       	std	Y+4, r21	; 0x04
     e14:	6d 83       	std	Y+5, r22	; 0x05
     e16:	7e 83       	std	Y+6, r23	; 0x06
	mValue1.coords.x += mDelta.coords.x;
     e18:	80 81       	ld	r24, Z
     e1a:	91 81       	ldd	r25, Z+1	; 0x01
     e1c:	29 81       	ldd	r18, Y+1	; 0x01
     e1e:	3a 81       	ldd	r19, Y+2	; 0x02
     e20:	82 0f       	add	r24, r18
     e22:	93 1f       	adc	r25, r19
     e24:	91 83       	std	Z+1, r25	; 0x01
     e26:	80 83       	st	Z, r24
	mValue1.coords.y += mDelta.coords.y;
     e28:	82 81       	ldd	r24, Z+2	; 0x02
     e2a:	93 81       	ldd	r25, Z+3	; 0x03
     e2c:	2b 81       	ldd	r18, Y+3	; 0x03
     e2e:	3c 81       	ldd	r19, Y+4	; 0x04
     e30:	82 0f       	add	r24, r18
     e32:	93 1f       	adc	r25, r19
     e34:	93 83       	std	Z+3, r25	; 0x03
     e36:	82 83       	std	Z+2, r24	; 0x02
	mValue1.coords.z += mDelta.coords.z;
     e38:	84 81       	ldd	r24, Z+4	; 0x04
     e3a:	95 81       	ldd	r25, Z+5	; 0x05
     e3c:	2d 81       	ldd	r18, Y+5	; 0x05
     e3e:	3e 81       	ldd	r19, Y+6	; 0x06
     e40:	82 0f       	add	r24, r18
     e42:	93 1f       	adc	r25, r19
     e44:	95 83       	std	Z+5, r25	; 0x05
     e46:	84 83       	std	Z+4, r24	; 0x04
}
     e48:	26 96       	adiw	r28, 0x06	; 6
     e4a:	0f b6       	in	r0, 0x3f	; 63
     e4c:	f8 94       	cli
     e4e:	de bf       	out	0x3e, r29	; 62
     e50:	0f be       	out	0x3f, r0	; 63
     e52:	cd bf       	out	0x3d, r28	; 61
     e54:	cf 91       	pop	r28
     e56:	df 91       	pop	r29
     e58:	08 95       	ret

00000e5a <_Z7compareiii>:
 
BOOL compare( int mIndependantValue1, int mMin, int mMax )
{
     e5a:	9c 01       	movw	r18, r24
	if ((mIndependantValue1 > mMin) &&
     e5c:	68 17       	cp	r22, r24
     e5e:	79 07       	cpc	r23, r25
     e60:	2c f4       	brge	.+10     	; 0xe6c <_Z7compareiii+0x12>
	mValue1.coords.x += mDelta.coords.x;
	mValue1.coords.y += mDelta.coords.y;
	mValue1.coords.z += mDelta.coords.z;
}
 
BOOL compare( int mIndependantValue1, int mMin, int mMax )
     e62:	81 e0       	ldi	r24, 0x01	; 1
     e64:	24 17       	cp	r18, r20
     e66:	35 07       	cpc	r19, r21
     e68:	1c f4       	brge	.+6      	; 0xe70 <_Z7compareiii+0x16>
{
	if ((mIndependantValue1 > mMin) &&
		(mIndependantValue1 < mMax))
		return TRUE;	
	return FALSE;	
}
     e6a:	08 95       	ret
BOOL compare( int mIndependantValue1, int mMin, int mMax )
{
	if ((mIndependantValue1 > mMin) &&
		(mIndependantValue1 < mMax))
		return TRUE;	
	return FALSE;	
     e6c:	80 e0       	ldi	r24, 0x00	; 0
}
     e6e:	08 95       	ret
	mValue1.coords.x += mDelta.coords.x;
	mValue1.coords.y += mDelta.coords.y;
	mValue1.coords.z += mDelta.coords.z;
}
 
BOOL compare( int mIndependantValue1, int mMin, int mMax )
     e70:	80 e0       	ldi	r24, 0x00	; 0
     e72:	08 95       	ret

00000e74 <_Z14compare_withiniif>:
		(mIndependantValue1 < mMax))
		return TRUE;	
	return FALSE;	
}
BOOL compare_within( int mIndependantValue1, int mDependantValue2, float mPercentError )
{
     e74:	ef 92       	push	r14
     e76:	ff 92       	push	r15
     e78:	0f 93       	push	r16
     e7a:	1f 93       	push	r17
     e7c:	cf 93       	push	r28
     e7e:	df 93       	push	r29
     e80:	ec 01       	movw	r28, r24
     e82:	79 01       	movw	r14, r18
     e84:	8a 01       	movw	r16, r20
	short ten_percent = ((float)mIndependantValue1 * mPercentError);  // 10% margin of error.
     e86:	be 01       	movw	r22, r28
     e88:	88 27       	eor	r24, r24
     e8a:	77 fd       	sbrc	r23, 7
     e8c:	80 95       	com	r24
     e8e:	98 2f       	mov	r25, r24
     e90:	0e 94 ea 1a 	call	0x35d4	; 0x35d4 <__floatsisf>
     e94:	a8 01       	movw	r20, r16
     e96:	97 01       	movw	r18, r14
     e98:	0e 94 b2 18 	call	0x3164	; 0x3164 <__mulsf3>
     e9c:	0e 94 4a 1b 	call	0x3694	; 0x3694 <__fixsfsi>
	short lower_threshold_1g = mIndependantValue1 - ten_percent;  
     ea0:	ce 01       	movw	r24, r28
     ea2:	86 1b       	sub	r24, r22
     ea4:	97 0b       	sbc	r25, r23
	mValue1.coords.z += mDelta.coords.z;
}
 
BOOL compare( int mIndependantValue1, int mMin, int mMax )
{
	if ((mIndependantValue1 > mMin) &&
     ea6:	8c 17       	cp	r24, r28
     ea8:	9d 07       	cpc	r25, r29
     eaa:	6c f4       	brge	.+26     	; 0xec6 <_Z14compare_withiniif+0x52>
}
BOOL compare_within( int mIndependantValue1, int mDependantValue2, float mPercentError )
{
	short ten_percent = ((float)mIndependantValue1 * mPercentError);  // 10% margin of error.
	short lower_threshold_1g = mIndependantValue1 - ten_percent;  
	short upper_threshold_1g = mIndependantValue1 + ten_percent;  	
     eac:	6c 0f       	add	r22, r28
     eae:	7d 1f       	adc	r23, r29
	if ((mIndependantValue1 > mMin) &&
		(mIndependantValue1 < mMax))
		return TRUE;	
	return FALSE;	
}
BOOL compare_within( int mIndependantValue1, int mDependantValue2, float mPercentError )
     eb0:	81 e0       	ldi	r24, 0x01	; 1
     eb2:	c6 17       	cp	r28, r22
     eb4:	d7 07       	cpc	r29, r23
     eb6:	3c f4       	brge	.+14     	; 0xec6 <_Z14compare_withiniif+0x52>
{
	short ten_percent = ((float)mIndependantValue1 * mPercentError);  // 10% margin of error.
	short lower_threshold_1g = mIndependantValue1 - ten_percent;  
	short upper_threshold_1g = mIndependantValue1 + ten_percent;  	
	return compare( mIndependantValue1, lower_threshold_1g, upper_threshold_1g );
}
     eb8:	df 91       	pop	r29
     eba:	cf 91       	pop	r28
     ebc:	1f 91       	pop	r17
     ebe:	0f 91       	pop	r16
     ec0:	ff 90       	pop	r15
     ec2:	ef 90       	pop	r14
     ec4:	08 95       	ret
BOOL compare( int mIndependantValue1, int mMin, int mMax )
{
	if ((mIndependantValue1 > mMin) &&
		(mIndependantValue1 < mMax))
		return TRUE;	
	return FALSE;	
     ec6:	80 e0       	ldi	r24, 0x00	; 0
{
	short ten_percent = ((float)mIndependantValue1 * mPercentError);  // 10% margin of error.
	short lower_threshold_1g = mIndependantValue1 - ten_percent;  
	short upper_threshold_1g = mIndependantValue1 + ten_percent;  	
	return compare( mIndependantValue1, lower_threshold_1g, upper_threshold_1g );
}
     ec8:	df 91       	pop	r29
     eca:	cf 91       	pop	r28
     ecc:	1f 91       	pop	r17
     ece:	0f 91       	pop	r16
     ed0:	ff 90       	pop	r15
     ed2:	ef 90       	pop	r14
     ed4:	08 95       	ret

00000ed6 <_Z28compare_magnitude_to_gravityi>:

BOOL compare_magnitude_to_gravity( int mMagnitude )
{
	return compare( one_g, mMagnitude, 0.01 );
     ed6:	20 91 01 01 	lds	r18, 0x0101
     eda:	30 91 02 01 	lds	r19, 0x0102
	mValue1.coords.z += mDelta.coords.z;
}
 
BOOL compare( int mIndependantValue1, int mMin, int mMax )
{
	if ((mIndependantValue1 > mMin) &&
     ede:	82 17       	cp	r24, r18
     ee0:	93 07       	cpc	r25, r19
     ee2:	2c f4       	brge	.+10     	; 0xeee <_Z28compare_magnitude_to_gravityi+0x18>
	short lower_threshold_1g = mIndependantValue1 - ten_percent;  
	short upper_threshold_1g = mIndependantValue1 + ten_percent;  	
	return compare( mIndependantValue1, lower_threshold_1g, upper_threshold_1g );
}

BOOL compare_magnitude_to_gravity( int mMagnitude )
     ee4:	83 2f       	mov	r24, r19
     ee6:	88 1f       	adc	r24, r24
     ee8:	88 27       	eor	r24, r24
     eea:	88 1f       	adc	r24, r24
     eec:	08 95       	ret
BOOL compare( int mIndependantValue1, int mMin, int mMax )
{
	if ((mIndependantValue1 > mMin) &&
		(mIndependantValue1 < mMax))
		return TRUE;	
	return FALSE;	
     eee:	80 e0       	ldi	r24, 0x00	; 0
}

BOOL compare_magnitude_to_gravity( int mMagnitude )
{
	return compare( one_g, mMagnitude, 0.01 );
}
     ef0:	08 95       	ret

00000ef2 <_Z7average4uXYZS_>:

uXYZ average( uXYZ mRead1, uXYZ mRead2 )
{
     ef2:	ef 92       	push	r14
     ef4:	ff 92       	push	r15
     ef6:	0f 93       	push	r16
     ef8:	1f 93       	push	r17
     efa:	df 93       	push	r29
     efc:	cf 93       	push	r28
     efe:	cd b7       	in	r28, 0x3d	; 61
     f00:	de b7       	in	r29, 0x3e	; 62
     f02:	62 97       	sbiw	r28, 0x12	; 18
     f04:	0f b6       	in	r0, 0x3f	; 63
     f06:	f8 94       	cli
     f08:	de bf       	out	0x3e, r29	; 62
     f0a:	0f be       	out	0x3f, r0	; 63
     f0c:	cd bf       	out	0x3d, r28	; 61
     f0e:	4f 83       	std	Y+7, r20	; 0x07
     f10:	58 87       	std	Y+8, r21	; 0x08
     f12:	69 87       	std	Y+9, r22	; 0x09
     f14:	7a 87       	std	Y+10, r23	; 0x0a
     f16:	8b 87       	std	Y+11, r24	; 0x0b
     f18:	9c 87       	std	Y+12, r25	; 0x0c
     f1a:	ed 86       	std	Y+13, r14	; 0x0d
     f1c:	fe 86       	std	Y+14, r15	; 0x0e
     f1e:	0f 87       	std	Y+15, r16	; 0x0f
     f20:	18 8b       	std	Y+16, r17	; 0x10
     f22:	29 8b       	std	Y+17, r18	; 0x11
     f24:	3a 8b       	std	Y+18, r19	; 0x12
	static uXYZ avg;
	avg.coords.x = (mRead1.coords.x + mRead2.coords.x) / 2;
     f26:	8d 85       	ldd	r24, Y+13	; 0x0d
     f28:	9e 85       	ldd	r25, Y+14	; 0x0e
     f2a:	2f 81       	ldd	r18, Y+7	; 0x07
     f2c:	38 85       	ldd	r19, Y+8	; 0x08
     f2e:	82 0f       	add	r24, r18
     f30:	93 1f       	adc	r25, r19
     f32:	97 fd       	sbrc	r25, 7
     f34:	43 c0       	rjmp	.+134    	; 0xfbc <_Z7average4uXYZS_+0xca>
     f36:	95 95       	asr	r25
     f38:	87 95       	ror	r24
     f3a:	90 93 79 02 	sts	0x0279, r25
     f3e:	80 93 78 02 	sts	0x0278, r24
	avg.coords.y = (mRead1.coords.y + mRead2.coords.y) / 2;
     f42:	8f 85       	ldd	r24, Y+15	; 0x0f
     f44:	98 89       	ldd	r25, Y+16	; 0x10
     f46:	29 85       	ldd	r18, Y+9	; 0x09
     f48:	3a 85       	ldd	r19, Y+10	; 0x0a
     f4a:	82 0f       	add	r24, r18
     f4c:	93 1f       	adc	r25, r19
     f4e:	97 fd       	sbrc	r25, 7
     f50:	33 c0       	rjmp	.+102    	; 0xfb8 <_Z7average4uXYZS_+0xc6>
     f52:	95 95       	asr	r25
     f54:	87 95       	ror	r24
     f56:	90 93 7b 02 	sts	0x027B, r25
     f5a:	80 93 7a 02 	sts	0x027A, r24
	avg.coords.z = (mRead1.coords.z + mRead2.coords.z) / 2;
     f5e:	89 89       	ldd	r24, Y+17	; 0x11
     f60:	9a 89       	ldd	r25, Y+18	; 0x12
     f62:	2b 85       	ldd	r18, Y+11	; 0x0b
     f64:	3c 85       	ldd	r19, Y+12	; 0x0c
     f66:	82 0f       	add	r24, r18
     f68:	93 1f       	adc	r25, r19
     f6a:	97 fd       	sbrc	r25, 7
     f6c:	23 c0       	rjmp	.+70     	; 0xfb4 <_Z7average4uXYZS_+0xc2>
     f6e:	95 95       	asr	r25
     f70:	87 95       	ror	r24
     f72:	90 93 7d 02 	sts	0x027D, r25
     f76:	80 93 7c 02 	sts	0x027C, r24
	return avg;
     f7a:	de 01       	movw	r26, r28
     f7c:	11 96       	adiw	r26, 0x01	; 1
     f7e:	e8 e7       	ldi	r30, 0x78	; 120
     f80:	f2 e0       	ldi	r31, 0x02	; 2
     f82:	86 e0       	ldi	r24, 0x06	; 6
     f84:	01 90       	ld	r0, Z+
     f86:	0d 92       	st	X+, r0
     f88:	81 50       	subi	r24, 0x01	; 1
     f8a:	e1 f7       	brne	.-8      	; 0xf84 <_Z7average4uXYZS_+0x92>
     f8c:	29 81       	ldd	r18, Y+1	; 0x01
     f8e:	3a 81       	ldd	r19, Y+2	; 0x02
     f90:	4b 81       	ldd	r20, Y+3	; 0x03
     f92:	5c 81       	ldd	r21, Y+4	; 0x04
     f94:	6d 81       	ldd	r22, Y+5	; 0x05
     f96:	7e 81       	ldd	r23, Y+6	; 0x06
}
     f98:	90 e0       	ldi	r25, 0x00	; 0
     f9a:	62 96       	adiw	r28, 0x12	; 18
     f9c:	0f b6       	in	r0, 0x3f	; 63
     f9e:	f8 94       	cli
     fa0:	de bf       	out	0x3e, r29	; 62
     fa2:	0f be       	out	0x3f, r0	; 63
     fa4:	cd bf       	out	0x3d, r28	; 61
     fa6:	cf 91       	pop	r28
     fa8:	df 91       	pop	r29
     faa:	1f 91       	pop	r17
     fac:	0f 91       	pop	r16
     fae:	ff 90       	pop	r15
     fb0:	ef 90       	pop	r14
     fb2:	08 95       	ret
uXYZ average( uXYZ mRead1, uXYZ mRead2 )
{
	static uXYZ avg;
	avg.coords.x = (mRead1.coords.x + mRead2.coords.x) / 2;
	avg.coords.y = (mRead1.coords.y + mRead2.coords.y) / 2;
	avg.coords.z = (mRead1.coords.z + mRead2.coords.z) / 2;
     fb4:	01 96       	adiw	r24, 0x01	; 1
     fb6:	db cf       	rjmp	.-74     	; 0xf6e <_Z7average4uXYZS_+0x7c>

uXYZ average( uXYZ mRead1, uXYZ mRead2 )
{
	static uXYZ avg;
	avg.coords.x = (mRead1.coords.x + mRead2.coords.x) / 2;
	avg.coords.y = (mRead1.coords.y + mRead2.coords.y) / 2;
     fb8:	01 96       	adiw	r24, 0x01	; 1
     fba:	cb cf       	rjmp	.-106    	; 0xf52 <_Z7average4uXYZS_+0x60>
}

uXYZ average( uXYZ mRead1, uXYZ mRead2 )
{
	static uXYZ avg;
	avg.coords.x = (mRead1.coords.x + mRead2.coords.x) / 2;
     fbc:	01 96       	adiw	r24, 0x01	; 1
     fbe:	bb cf       	rjmp	.-138    	; 0xf36 <_Z7average4uXYZS_+0x44>

00000fc0 <_Z9magnitude4uXYZ>:
	avg.coords.z = (mRead1.coords.z + mRead2.coords.z) / 2;
	return avg;
}

int magnitude( uXYZ mReadings )
{
     fc0:	df 93       	push	r29
     fc2:	cf 93       	push	r28
     fc4:	00 d0       	rcall	.+0      	; 0xfc6 <_Z9magnitude4uXYZ+0x6>
     fc6:	00 d0       	rcall	.+0      	; 0xfc8 <_Z9magnitude4uXYZ+0x8>
     fc8:	00 d0       	rcall	.+0      	; 0xfca <_Z9magnitude4uXYZ+0xa>
     fca:	cd b7       	in	r28, 0x3d	; 61
     fcc:	de b7       	in	r29, 0x3e	; 62
     fce:	49 83       	std	Y+1, r20	; 0x01
     fd0:	5a 83       	std	Y+2, r21	; 0x02
     fd2:	6b 83       	std	Y+3, r22	; 0x03
     fd4:	7c 83       	std	Y+4, r23	; 0x04
     fd6:	8d 83       	std	Y+5, r24	; 0x05
     fd8:	9e 83       	std	Y+6, r25	; 0x06
	int magnitude = ((mReadings.coords.x * mReadings.coords.x) +
	 (mReadings.coords.y * mReadings.coords.y) +
	 (mReadings.coords.z * mReadings.coords.z));
     fda:	29 81       	ldd	r18, Y+1	; 0x01
     fdc:	3a 81       	ldd	r19, Y+2	; 0x02
     fde:	4b 81       	ldd	r20, Y+3	; 0x03
     fe0:	5c 81       	ldd	r21, Y+4	; 0x04
     fe2:	8d 81       	ldd	r24, Y+5	; 0x05
     fe4:	9e 81       	ldd	r25, Y+6	; 0x06
     fe6:	44 9f       	mul	r20, r20
     fe8:	b0 01       	movw	r22, r0
     fea:	45 9f       	mul	r20, r21
     fec:	70 0d       	add	r23, r0
     fee:	54 9f       	mul	r21, r20
     ff0:	70 0d       	add	r23, r0
     ff2:	11 24       	eor	r1, r1
     ff4:	22 9f       	mul	r18, r18
     ff6:	a0 01       	movw	r20, r0
     ff8:	23 9f       	mul	r18, r19
     ffa:	50 0d       	add	r21, r0
     ffc:	32 9f       	mul	r19, r18
     ffe:	50 0d       	add	r21, r0
    1000:	11 24       	eor	r1, r1
    1002:	64 0f       	add	r22, r20
    1004:	75 1f       	adc	r23, r21
    1006:	88 9f       	mul	r24, r24
    1008:	90 01       	movw	r18, r0
    100a:	89 9f       	mul	r24, r25
    100c:	30 0d       	add	r19, r0
    100e:	98 9f       	mul	r25, r24
    1010:	30 0d       	add	r19, r0
    1012:	11 24       	eor	r1, r1
    1014:	62 0f       	add	r22, r18
    1016:	73 1f       	adc	r23, r19
	return sqrt(magnitude);
    1018:	88 27       	eor	r24, r24
    101a:	77 fd       	sbrc	r23, 7
    101c:	80 95       	com	r24
    101e:	98 2f       	mov	r25, r24
    1020:	0e 94 ea 1a 	call	0x35d4	; 0x35d4 <__floatsisf>
    1024:	0e 94 f6 1e 	call	0x3dec	; 0x3dec <sqrt>
    1028:	0e 94 4a 1b 	call	0x3694	; 0x3694 <__fixsfsi>
}
    102c:	cb 01       	movw	r24, r22
    102e:	26 96       	adiw	r28, 0x06	; 6
    1030:	0f b6       	in	r0, 0x3f	; 63
    1032:	f8 94       	cli
    1034:	de bf       	out	0x3e, r29	; 62
    1036:	0f be       	out	0x3f, r0	; 63
    1038:	cd bf       	out	0x3d, r28	; 61
    103a:	cf 91       	pop	r28
    103c:	df 91       	pop	r29
    103e:	08 95       	ret

00001040 <_Z15set_rx_callbackPFvP4sCANE>:
DESCRIPTION:  CAN ISR will call the function sent here on a Receive interrupt
			which is not handled by the can_board_msg.c system message handler
******************************************************************************/
void set_rx_callback( void (*mCallback)(struct sCAN*) )
{
	rx_call_back = mCallback;
    1040:	90 93 b6 02 	sts	0x02B6, r25
    1044:	80 93 b5 02 	sts	0x02B5, r24
}
    1048:	08 95       	ret

0000104a <_Z15set_tx_callbackPFvvE>:
DESCRIPTION:  CAN ISR will call the function sent here on a Transmit interrupt
			which is not handled by the can_board_msg.c system message handler
*****************************************************************************/
void set_tx_callback( void (*mCallback)() )
{
	tx_call_back = mCallback;
    104a:	90 93 b8 02 	sts	0x02B8, r25
    104e:	80 93 b7 02 	sts	0x02B7, r24
}
    1052:	08 95       	ret

00001054 <_Z26can_add_instance_to_filterht>:
* This requires that the instance matches this module's MyInstance
   before the message is accepted.  After doing this, the software check 
   is not required for that MOb.
*****************************************************************************/
void can_add_instance_to_filter( byte mMOb_Number, word mInstance )
{
    1054:	cf 93       	push	r28
    1056:	df 93       	push	r29
	int8_t savecanpage;
	savecanpage = CANPAGE;         		// Save current MOB
    1058:	ed ee       	ldi	r30, 0xED	; 237
    105a:	f0 e0       	ldi	r31, 0x00	; 0
    105c:	20 81       	ld	r18, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    105e:	82 95       	swap	r24
    1060:	80 7f       	andi	r24, 0xF0	; 240
    1062:	80 83       	st	Z, r24

	byte idt3 = (CANIDT3 & 0xF8) | ((mInstance & 0xE0)>>5);
    1064:	c1 ef       	ldi	r28, 0xF1	; 241
    1066:	d0 e0       	ldi	r29, 0x00	; 0
    1068:	38 81       	ld	r19, Y
    106a:	cb 01       	movw	r24, r22
    106c:	80 7e       	andi	r24, 0xE0	; 224
    106e:	90 70       	andi	r25, 0x00	; 0
    1070:	96 95       	lsr	r25
    1072:	87 95       	ror	r24
    1074:	92 95       	swap	r25
    1076:	82 95       	swap	r24
    1078:	8f 70       	andi	r24, 0x0F	; 15
    107a:	89 27       	eor	r24, r25
    107c:	9f 70       	andi	r25, 0x0F	; 15
    107e:	89 27       	eor	r24, r25
    1080:	38 7f       	andi	r19, 0xF8	; 248
    1082:	38 2b       	or	r19, r24
	byte idt4 = ((mInstance<<3)  | (CANIDT4 & 0x07));
    1084:	a0 ef       	ldi	r26, 0xF0	; 240
    1086:	b0 e0       	ldi	r27, 0x00	; 0
    1088:	8c 91       	ld	r24, X
    108a:	66 0f       	add	r22, r22
    108c:	66 0f       	add	r22, r22
    108e:	66 0f       	add	r22, r22
    1090:	87 70       	andi	r24, 0x07	; 7
    1092:	68 2b       	or	r22, r24

	CANIDT3 = idt3;
    1094:	38 83       	st	Y, r19
	CANIDT4 = idt4;	
    1096:	6c 93       	st	X, r22
	CANIDM3 |= 0x07;
    1098:	a5 ef       	ldi	r26, 0xF5	; 245
    109a:	b0 e0       	ldi	r27, 0x00	; 0
    109c:	8c 91       	ld	r24, X
    109e:	87 60       	ori	r24, 0x07	; 7
    10a0:	8c 93       	st	X, r24
	CANIDM4 |= 0xF8;	
    10a2:	a4 ef       	ldi	r26, 0xF4	; 244
    10a4:	b0 e0       	ldi	r27, 0x00	; 0
    10a6:	8c 91       	ld	r24, X
    10a8:	88 6f       	ori	r24, 0xF8	; 248
    10aa:	8c 93       	st	X, r24
	CANPAGE = savecanpage;
    10ac:	20 83       	st	Z, r18
}
    10ae:	df 91       	pop	r29
    10b0:	cf 91       	pop	r28
    10b2:	08 95       	ret

000010b4 <_Z31can_remove_instance_from_filterh>:
  and all Instances. Use this for broadcast messages (intended for all receivers)
*****************************************************************************/
void can_remove_instance_from_filter( byte mMOb_Number )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;					// Save current MOB
    10b4:	ed ee       	ldi	r30, 0xED	; 237
    10b6:	f0 e0       	ldi	r31, 0x00	; 0
    10b8:	90 81       	ld	r25, Z
	CANPAGE  = ( mMOb_Number << MOBNB0 );	
    10ba:	82 95       	swap	r24
    10bc:	80 7f       	andi	r24, 0xF0	; 240
    10be:	80 83       	st	Z, r24
	CANIDM3 &= 0xF8;
    10c0:	a5 ef       	ldi	r26, 0xF5	; 245
    10c2:	b0 e0       	ldi	r27, 0x00	; 0
    10c4:	8c 91       	ld	r24, X
    10c6:	88 7f       	andi	r24, 0xF8	; 248
    10c8:	8c 93       	st	X, r24
	CANIDM4 &= 0x07;
    10ca:	a4 ef       	ldi	r26, 0xF4	; 244
    10cc:	b0 e0       	ldi	r27, 0x00	; 0
    10ce:	8c 91       	ld	r24, X
    10d0:	87 70       	andi	r24, 0x07	; 7
    10d2:	8c 93       	st	X, r24
	CANPAGE = savecanpage;
    10d4:	90 83       	st	Z, r25
}
    10d6:	08 95       	ret

000010d8 <_Z10can_set_idh6idType>:
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
void can_set_id( byte mMOb_Number, tID id )
{
    10d8:	25 2f       	mov	r18, r21
    10da:	36 2f       	mov	r19, r22
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    10dc:	ed ee       	ldi	r30, 0xED	; 237
    10de:	f0 e0       	ldi	r31, 0x00	; 0
    10e0:	50 81       	ld	r21, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    10e2:	82 95       	swap	r24
    10e4:	80 7f       	andi	r24, 0xF0	; 240
    10e6:	80 83       	st	Z, r24
	
	// Set CAN id
	// Block (5 bits) & Upper 3 of ID
	byte idt1 = ((id.group.block & 0x1F)<<3) | ((id.group.id & 0xE000)>>13);
    10e8:	86 2f       	mov	r24, r22
    10ea:	82 95       	swap	r24
    10ec:	86 95       	lsr	r24
    10ee:	87 70       	andi	r24, 0x07	; 7
    10f0:	44 0f       	add	r20, r20
    10f2:	44 0f       	add	r20, r20
    10f4:	44 0f       	add	r20, r20
    10f6:	48 2b       	or	r20, r24
	byte idt2 = ((id.group.id & 0x1FE0)>>5);
    10f8:	c9 01       	movw	r24, r18
    10fa:	80 7e       	andi	r24, 0xE0	; 224
    10fc:	9f 71       	andi	r25, 0x1F	; 31
    10fe:	96 95       	lsr	r25
    1100:	87 95       	ror	r24
    1102:	92 95       	swap	r25
    1104:	82 95       	swap	r24
    1106:	8f 70       	andi	r24, 0x0F	; 15
    1108:	89 27       	eor	r24, r25
    110a:	9f 70       	andi	r25, 0x0F	; 15
    110c:	89 27       	eor	r24, r25
	byte idt3 = ((id.group.id & 0x001F)<<3)  | ((id.group.instance & 0xE0)>>5);
    110e:	22 0f       	add	r18, r18
    1110:	22 0f       	add	r18, r18
    1112:	22 0f       	add	r18, r18
    1114:	37 2f       	mov	r19, r23
    1116:	32 95       	swap	r19
    1118:	36 95       	lsr	r19
    111a:	37 70       	andi	r19, 0x07	; 7
    111c:	23 2b       	or	r18, r19
	byte idt4 =  (id.group.instance<<3) | 0x00;		// RTR bits
    111e:	77 0f       	add	r23, r23
    1120:	77 0f       	add	r23, r23
    1122:	77 0f       	add	r23, r23
	CANIDT1 = idt1;
    1124:	40 93 f3 00 	sts	0x00F3, r20
	CANIDT2 = idt2;
    1128:	80 93 f2 00 	sts	0x00F2, r24
	CANIDT3 = idt3;
    112c:	20 93 f1 00 	sts	0x00F1, r18
	CANIDT4 = idt4;
    1130:	70 93 f0 00 	sts	0x00F0, r23
	CANPAGE = savecanpage;
    1134:	50 83       	st	Z, r21
}
    1136:	08 95       	ret

00001138 <_Z20can_add_id_to_filterhtt>:
		mID_mask	- Mask of which bits in the ID portion of the tID are important
		mID_tag		- Tag (value) of the ID bits which must be matched.
* This is done independent of the instance filtering.  
*****************************************************************************/
void can_add_id_to_filter( byte mMOb_Number, word mID_mask, word mID_tag )
{
    1138:	ff 92       	push	r15
    113a:	0f 93       	push	r16
    113c:	1f 93       	push	r17
    113e:	cf 93       	push	r28
    1140:	df 93       	push	r29
    1142:	f8 2e       	mov	r15, r24
    1144:	8b 01       	movw	r16, r22
    1146:	ca 01       	movw	r24, r20
	tID id   = create_CAN_eid( mID_tag,  0 );
    1148:	60 e0       	ldi	r22, 0x00	; 0
    114a:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    114e:	c7 2f       	mov	r28, r23
    1150:	d8 2f       	mov	r29, r24
	tID mask = create_CAN_eid( mID_mask, 0 );
    1152:	c8 01       	movw	r24, r16
    1154:	60 e0       	ldi	r22, 0x00	; 0
    1156:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    115a:	27 2f       	mov	r18, r23
    115c:	38 2f       	mov	r19, r24

	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    115e:	ed ee       	ldi	r30, 0xED	; 237
    1160:	f0 e0       	ldi	r31, 0x00	; 0
    1162:	00 81       	ld	r16, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1164:	f2 94       	swap	r15
    1166:	b0 ef       	ldi	r27, 0xF0	; 240
    1168:	fb 22       	and	r15, r27
    116a:	f0 82       	st	Z, r15
	
	// Ignore Block & Instance
	byte idt1 = (CANIDT1 & 0xF8) | ((id.group.id & 0xE000)>>13);
    116c:	43 ef       	ldi	r20, 0xF3	; 243
    116e:	50 e0       	ldi	r21, 0x00	; 0
    1170:	da 01       	movw	r26, r20
    1172:	6c 91       	ld	r22, X
    1174:	8d 2f       	mov	r24, r29
    1176:	82 95       	swap	r24
    1178:	86 95       	lsr	r24
    117a:	87 70       	andi	r24, 0x07	; 7
    117c:	68 7f       	andi	r22, 0xF8	; 248
    117e:	68 2b       	or	r22, r24
	byte idt2 = ((id.group.id & 0x1FE0)>>5);
    1180:	ce 01       	movw	r24, r28
    1182:	80 7e       	andi	r24, 0xE0	; 224
    1184:	9f 71       	andi	r25, 0x1F	; 31
    1186:	96 95       	lsr	r25
    1188:	87 95       	ror	r24
    118a:	92 95       	swap	r25
    118c:	82 95       	swap	r24
    118e:	8f 70       	andi	r24, 0x0F	; 15
    1190:	89 27       	eor	r24, r25
    1192:	9f 70       	andi	r25, 0x0F	; 15
    1194:	89 27       	eor	r24, r25
	byte idt3 = ((id.group.id & 0x001F)<<3) | (CANIDT3 & 0x07);
    1196:	a1 ef       	ldi	r26, 0xF1	; 241
    1198:	b0 e0       	ldi	r27, 0x00	; 0
    119a:	7c 91       	ld	r23, X
    119c:	fc 2e       	mov	r15, r28
    119e:	ff 0c       	add	r15, r15
    11a0:	ff 0c       	add	r15, r15
    11a2:	ff 0c       	add	r15, r15
    11a4:	77 70       	andi	r23, 0x07	; 7
    11a6:	f7 2a       	or	r15, r23
	CANIDT1 = idt1;
    11a8:	ea 01       	movw	r28, r20
    11aa:	68 83       	st	Y, r22
	CANIDT2 = idt2;
    11ac:	80 93 f2 00 	sts	0x00F2, r24
	CANIDT3 = idt3;
    11b0:	fc 92       	st	X, r15

	// Ignore Block & Instance
	byte idm1 = (CANIDM1 & 0xF8) | ((mask.group.id & 0xE000)>>13);
    11b2:	c7 ef       	ldi	r28, 0xF7	; 247
    11b4:	d0 e0       	ldi	r29, 0x00	; 0
    11b6:	48 81       	ld	r20, Y
    11b8:	83 2f       	mov	r24, r19
    11ba:	82 95       	swap	r24
    11bc:	86 95       	lsr	r24
    11be:	87 70       	andi	r24, 0x07	; 7
    11c0:	48 7f       	andi	r20, 0xF8	; 248
    11c2:	48 2b       	or	r20, r24
	byte idm2 = ((mask.group.id & 0x1FE0)>>5);
    11c4:	c9 01       	movw	r24, r18
    11c6:	80 7e       	andi	r24, 0xE0	; 224
    11c8:	9f 71       	andi	r25, 0x1F	; 31
    11ca:	96 95       	lsr	r25
    11cc:	87 95       	ror	r24
    11ce:	92 95       	swap	r25
    11d0:	82 95       	swap	r24
    11d2:	8f 70       	andi	r24, 0x0F	; 15
    11d4:	89 27       	eor	r24, r25
    11d6:	9f 70       	andi	r25, 0x0F	; 15
    11d8:	89 27       	eor	r24, r25
	byte idm3 = ((mask.group.id & 0x001F)<<3) | (CANIDM3 & 0x07);
    11da:	a5 ef       	ldi	r26, 0xF5	; 245
    11dc:	b0 e0       	ldi	r27, 0x00	; 0
    11de:	5c 91       	ld	r21, X
    11e0:	22 0f       	add	r18, r18
    11e2:	22 0f       	add	r18, r18
    11e4:	22 0f       	add	r18, r18
    11e6:	57 70       	andi	r21, 0x07	; 7
    11e8:	25 2b       	or	r18, r21
	CANIDM1 = idm1;
    11ea:	48 83       	st	Y, r20
	CANIDM2 = idm2;
    11ec:	80 93 f6 00 	sts	0x00F6, r24
	CANIDM3 = idm3;
    11f0:	2c 93       	st	X, r18
	CANPAGE = savecanpage;
    11f2:	00 83       	st	Z, r16
}
    11f4:	df 91       	pop	r29
    11f6:	cf 91       	pop	r28
    11f8:	1f 91       	pop	r17
    11fa:	0f 91       	pop	r16
    11fc:	ff 90       	pop	r15
    11fe:	08 95       	ret

00001200 <_Z25can_remove_id_from_filterh>:
  and all Instances. Use this for broadcast messages (intended for all receivers)
*****************************************************************************/
void can_remove_id_from_filter( byte mMOb_Number )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB	
    1200:	ed ee       	ldi	r30, 0xED	; 237
    1202:	f0 e0       	ldi	r31, 0x00	; 0
    1204:	90 81       	ld	r25, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1206:	82 95       	swap	r24
    1208:	80 7f       	andi	r24, 0xF0	; 240
    120a:	80 83       	st	Z, r24
	byte idm1 = 0xF8;
	byte idm2 = 0;
	byte idm3 = 0x07;
	CANIDM1 &= idm1;
    120c:	a7 ef       	ldi	r26, 0xF7	; 247
    120e:	b0 e0       	ldi	r27, 0x00	; 0
    1210:	8c 91       	ld	r24, X
    1212:	88 7f       	andi	r24, 0xF8	; 248
    1214:	8c 93       	st	X, r24
	CANIDM2 &= idm2;
    1216:	a6 ef       	ldi	r26, 0xF6	; 246
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	8c 91       	ld	r24, X
    121c:	1c 92       	st	X, r1
	CANIDM3 &= idm3;
    121e:	a5 ef       	ldi	r26, 0xF5	; 245
    1220:	b0 e0       	ldi	r27, 0x00	; 0
    1222:	8c 91       	ld	r24, X
    1224:	87 70       	andi	r24, 0x07	; 7
    1226:	8c 93       	st	X, r24
	CANPAGE = savecanpage;
    1228:	90 83       	st	Z, r25
}
    122a:	08 95       	ret

0000122c <_Z12can_set_maskhss>:
Description:    This function sets up a MOB for reception
*****************************************************************************/
void can_set_mask(byte mMOb_Number, short mMaskLow, short mMaskHigh )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    122c:	ed ee       	ldi	r30, 0xED	; 237
    122e:	f0 e0       	ldi	r31, 0x00	; 0
    1230:	90 81       	ld	r25, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1232:	82 95       	swap	r24
    1234:	80 7f       	andi	r24, 0xF0	; 240
    1236:	80 83       	st	Z, r24
	
	CANIDM1 = ((mMaskLow & 0x00FF)>>0);    	
    1238:	60 93 f7 00 	sts	0x00F7, r22
	CANIDM2 = ((mMaskLow & 0xFF00)>>8);    	
    123c:	70 93 f6 00 	sts	0x00F6, r23
	CANIDM3 = ((mMaskHigh & 0x00FF)>>0);    	
    1240:	40 93 f5 00 	sts	0x00F5, r20
	CANIDM4 = ((mMaskHigh & 0xFF00)>>8);
    1244:	50 93 f4 00 	sts	0x00F4, r21
	
	CANPAGE = savecanpage;
    1248:	90 83       	st	Z, r25
}
    124a:	08 95       	ret

0000124c <_Z11can_set_taghss>:
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
void can_set_tag(byte mMOb_Number, short mTagLow, short mTagHigh )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    124c:	ed ee       	ldi	r30, 0xED	; 237
    124e:	f0 e0       	ldi	r31, 0x00	; 0
    1250:	90 81       	ld	r25, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    1252:	82 95       	swap	r24
    1254:	80 7f       	andi	r24, 0xF0	; 240
    1256:	80 83       	st	Z, r24
	
	CANIDM1 = ((mTagLow & 0x00FF)>>0);    	// 
    1258:	60 93 f7 00 	sts	0x00F7, r22
	CANIDM2 = ((mTagLow & 0xFF00)>>8);    	// 
    125c:	70 93 f6 00 	sts	0x00F6, r23
	CANIDM3 = ((mTagHigh & 0x00FF)>>0);    	// 
    1260:	40 93 f5 00 	sts	0x00F5, r20
	CANIDM4 = ((mTagHigh & 0xFF00)>>8);    	// 	
    1264:	50 93 f4 00 	sts	0x00F4, r21
	CANPAGE = savecanpage;
    1268:	90 83       	st	Z, r25
}
    126a:	08 95       	ret

0000126c <_Z21can_setup_receive_mobhssh>:
	mDLC		: Data Length Check (0..8)
Returns:        none
Description:    This function sets up a MOB for reception
*****************************************************************************/
void can_setup_receive_mob( byte mMobNumber, short mMaskLow, short mMaskHigh, byte mDLC )
{
    126c:	1f 93       	push	r17
    126e:	cf 93       	push	r28
    1270:	df 93       	push	r29
	int8_t savecanpage;
	savecanpage = CANPAGE;         			// Save current MOB
    1272:	ed ee       	ldi	r30, 0xED	; 237
    1274:	f0 e0       	ldi	r31, 0x00	; 0
    1276:	10 81       	ld	r17, Z

	CANPAGE= ( mMobNumber << MOBNB0 );    	// Select MOB n
    1278:	38 2f       	mov	r19, r24
    127a:	32 95       	swap	r19
    127c:	30 7f       	andi	r19, 0xF0	; 240
    127e:	30 83       	st	Z, r19
	// SETUP MOBn for RECEPTION : 
	CANIE2 |= ( 1 << mMobNumber );     		// Enable interrupts on mob1 for reception and transmission		
    1280:	ce ed       	ldi	r28, 0xDE	; 222
    1282:	d0 e0       	ldi	r29, 0x00	; 0
    1284:	98 81       	ld	r25, Y
    1286:	a1 e0       	ldi	r26, 0x01	; 1
    1288:	b0 e0       	ldi	r27, 0x00	; 0
    128a:	02 c0       	rjmp	.+4      	; 0x1290 <_Z21can_setup_receive_mobhssh+0x24>
    128c:	aa 0f       	add	r26, r26
    128e:	bb 1f       	adc	r27, r27
    1290:	8a 95       	dec	r24
    1292:	e2 f7       	brpl	.-8      	; 0x128c <_Z21can_setup_receive_mobhssh+0x20>
    1294:	9a 2b       	or	r25, r26
    1296:	98 83       	st	Y, r25
Description:    This function sets up a MOB for reception
*****************************************************************************/
void can_set_mask(byte mMOb_Number, short mMaskLow, short mMaskHigh )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;         // Save current MOB
    1298:	80 81       	ld	r24, Z
	CANPAGE   = ( mMOb_Number << MOBNB0 );
    129a:	30 83       	st	Z, r19
	
	CANIDM1 = ((mMaskLow & 0x00FF)>>0);    	
    129c:	60 93 f7 00 	sts	0x00F7, r22
	CANIDM2 = ((mMaskLow & 0xFF00)>>8);    	
    12a0:	70 93 f6 00 	sts	0x00F6, r23
	CANIDM3 = ((mMaskHigh & 0x00FF)>>0);    	
    12a4:	40 93 f5 00 	sts	0x00F5, r20
	CANIDM4 = ((mMaskHigh & 0xFF00)>>8);
    12a8:	50 93 f4 00 	sts	0x00F4, r21
	
	CANPAGE = savecanpage;
    12ac:	80 83       	st	Z, r24

	CANPAGE= ( mMobNumber << MOBNB0 );    	// Select MOB n
	// SETUP MOBn for RECEPTION : 
	CANIE2 |= ( 1 << mMobNumber );     		// Enable interrupts on mob1 for reception and transmission		
	can_set_mask( mMobNumber, mMaskLow, mMaskHigh );	
	CANCDMOB = ( 1 << CONMOB1) | ( 1 << IDE ) | ( mDLC << DLC0);  // Enable Reception 29 bit IDE DLC8
    12ae:	20 69       	ori	r18, 0x90	; 144
    12b0:	20 93 ef 00 	sts	0x00EF, r18
	CANGCON |= ( 1 << ENASTB );         // Enable mode. CAN channel enters in enable mode once 11 recessive bits have been read
    12b4:	a8 ed       	ldi	r26, 0xD8	; 216
    12b6:	b0 e0       	ldi	r27, 0x00	; 0
    12b8:	8c 91       	ld	r24, X
    12ba:	82 60       	ori	r24, 0x02	; 2
    12bc:	8c 93       	st	X, r24
	
	CANPAGE = savecanpage;   
    12be:	10 83       	st	Z, r17
}
    12c0:	df 91       	pop	r29
    12c2:	cf 91       	pop	r28
    12c4:	1f 91       	pop	r17
    12c6:	08 95       	ret

000012c8 <_Z13can_init_mobsv>:
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
void can_init_mobs()
{
    12c8:	ef 92       	push	r14
    12ca:	ff 92       	push	r15
    12cc:	0f 93       	push	r16
    12ce:	1f 93       	push	r17
    12d0:	cf 93       	push	r28
    12d2:	df 93       	push	r29
   // SETUP MOB0 for Module Specific Transmit (MyInstance tagged)
   
   // SETUP MOB1 for Module Specific Reception (MyInstance filtered)
   can_setup_receive_mob	 ( 1, 0x0000, 0x0000, 8 );
    12d4:	81 e0       	ldi	r24, 0x01	; 1
    12d6:	60 e0       	ldi	r22, 0x00	; 0
    12d8:	70 e0       	ldi	r23, 0x00	; 0
    12da:	40 e0       	ldi	r20, 0x00	; 0
    12dc:	50 e0       	ldi	r21, 0x00	; 0
    12de:	28 e0       	ldi	r18, 0x08	; 8
    12e0:	0e 94 36 09 	call	0x126c	; 0x126c <_Z21can_setup_receive_mobhssh>
   can_add_instance_to_filter( 1, MyInstance 		);
    12e4:	60 91 b9 02 	lds	r22, 0x02B9
    12e8:	81 e0       	ldi	r24, 0x01	; 1
    12ea:	70 e0       	ldi	r23, 0x00	; 0
    12ec:	0e 94 2a 08 	call	0x1054	; 0x1054 <_Z26can_add_instance_to_filterht>

   // SETUP MOB2 Unused
   

   // SETUP MOB3 for ID_INSTANCE_CLAIM (no Instance - checks done in software):
   can_setup_receive_mob		  ( 3, 0x0000, 0x0000, 8 );
    12f0:	83 e0       	ldi	r24, 0x03	; 3
    12f2:	60 e0       	ldi	r22, 0x00	; 0
    12f4:	70 e0       	ldi	r23, 0x00	; 0
    12f6:	40 e0       	ldi	r20, 0x00	; 0
    12f8:	50 e0       	ldi	r21, 0x00	; 0
    12fa:	28 e0       	ldi	r18, 0x08	; 8
    12fc:	0e 94 36 09 	call	0x126c	; 0x126c <_Z21can_setup_receive_mobhssh>
  and all Instances. Use this for broadcast messages (intended for all receivers)
*****************************************************************************/
void can_remove_instance_from_filter( byte mMOb_Number )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;					// Save current MOB
    1300:	cd ee       	ldi	r28, 0xED	; 237
    1302:	d0 e0       	ldi	r29, 0x00	; 0
    1304:	98 81       	ld	r25, Y
	CANPAGE  = ( mMOb_Number << MOBNB0 );	
    1306:	80 e3       	ldi	r24, 0x30	; 48
    1308:	88 83       	st	Y, r24
	CANIDM3 &= 0xF8;
    130a:	05 ef       	ldi	r16, 0xF5	; 245
    130c:	10 e0       	ldi	r17, 0x00	; 0
    130e:	f8 01       	movw	r30, r16
    1310:	80 81       	ld	r24, Z
    1312:	88 7f       	andi	r24, 0xF8	; 248
    1314:	80 83       	st	Z, r24
	CANIDM4 &= 0x07;
    1316:	84 ef       	ldi	r24, 0xF4	; 244
    1318:	e8 2e       	mov	r14, r24
    131a:	f1 2c       	mov	r15, r1
    131c:	f7 01       	movw	r30, r14
    131e:	80 81       	ld	r24, Z
    1320:	87 70       	andi	r24, 0x07	; 7
    1322:	80 83       	st	Z, r24
	CANPAGE = savecanpage;
    1324:	98 83       	st	Y, r25
   

   // SETUP MOB3 for ID_INSTANCE_CLAIM (no Instance - checks done in software):
   can_setup_receive_mob		  ( 3, 0x0000, 0x0000, 8 );
   can_remove_instance_from_filter( 3 					 );
   can_add_id_to_filter			  ( 3, ID_INSTANCE_CLAIM, ID_INSTANCE_CLAIM );
    1326:	83 e0       	ldi	r24, 0x03	; 3
    1328:	63 e2       	ldi	r22, 0x23	; 35
    132a:	7c ef       	ldi	r23, 0xFC	; 252
    132c:	43 e2       	ldi	r20, 0x23	; 35
    132e:	5c ef       	ldi	r21, 0xFC	; 252
    1330:	0e 94 9c 08 	call	0x1138	; 0x1138 <_Z20can_add_id_to_filterhtt>
/* can_setup_receive_mob		  ( 4, 0x0000, 0x0000, 8 );
   can_remove_instance_from_filter( 4 					 );
   can_add_id_to_filter			  ( 4, ID_INSTANCE_QUERY, ID_INSTANCE_QUERY ); */

   // SETUP MOB5 for BROADCAST RECEIVE (no Instance):
   can_setup_receive_mob		  ( 5, 0x0000, 0x0000, 8 );
    1334:	85 e0       	ldi	r24, 0x05	; 5
    1336:	60 e0       	ldi	r22, 0x00	; 0
    1338:	70 e0       	ldi	r23, 0x00	; 0
    133a:	40 e0       	ldi	r20, 0x00	; 0
    133c:	50 e0       	ldi	r21, 0x00	; 0
    133e:	28 e0       	ldi	r18, 0x08	; 8
    1340:	0e 94 36 09 	call	0x126c	; 0x126c <_Z21can_setup_receive_mobhssh>
  and all Instances. Use this for broadcast messages (intended for all receivers)
*****************************************************************************/
void can_remove_instance_from_filter( byte mMOb_Number )
{
	int8_t savecanpage;
	savecanpage = CANPAGE;					// Save current MOB
    1344:	98 81       	ld	r25, Y
	CANPAGE  = ( mMOb_Number << MOBNB0 );	
    1346:	80 e5       	ldi	r24, 0x50	; 80
    1348:	88 83       	st	Y, r24
	CANIDM3 &= 0xF8;
    134a:	f8 01       	movw	r30, r16
    134c:	80 81       	ld	r24, Z
    134e:	88 7f       	andi	r24, 0xF8	; 248
    1350:	80 83       	st	Z, r24
	CANIDM4 &= 0x07;
    1352:	f7 01       	movw	r30, r14
    1354:	80 81       	ld	r24, Z
    1356:	87 70       	andi	r24, 0x07	; 7
    1358:	80 83       	st	Z, r24
	CANPAGE = savecanpage;
    135a:	98 83       	st	Y, r25
   can_add_id_to_filter			  ( 4, ID_INSTANCE_QUERY, ID_INSTANCE_QUERY ); */

   // SETUP MOB5 for BROADCAST RECEIVE (no Instance):
   can_setup_receive_mob		  ( 5, 0x0000, 0x0000, 8 );
   can_remove_instance_from_filter( 5 					 );
   can_add_id_to_filter			  ( 5, ID_SYSTEM_REQUEST_MASK, ID_SYSTEM_REQUEST_MASK );
    135c:	85 e0       	ldi	r24, 0x05	; 5
    135e:	60 e0       	ldi	r22, 0x00	; 0
    1360:	7c ef       	ldi	r23, 0xFC	; 252
    1362:	40 e0       	ldi	r20, 0x00	; 0
    1364:	5c ef       	ldi	r21, 0xFC	; 252
    1366:	0e 94 9c 08 	call	0x1138	; 0x1138 <_Z20can_add_id_to_filterhtt>
}
    136a:	df 91       	pop	r29
    136c:	cf 91       	pop	r28
    136e:	1f 91       	pop	r17
    1370:	0f 91       	pop	r16
    1372:	ff 90       	pop	r15
    1374:	ef 90       	pop	r14
    1376:	08 95       	ret

00001378 <_Z15can_disable_mobh>:
			ID_INSTANCE_RESERVE_REQUEST 
******************************************************************************/

void can_disable_mob( byte mob )
{
	  byte restore = CANPAGE;
    1378:	ed ee       	ldi	r30, 0xED	; 237
    137a:	f0 e0       	ldi	r31, 0x00	; 0
    137c:	90 81       	ld	r25, Z
      CANPAGE  = ( mob << 4 );    // Selects Message Object 0-5
    137e:	82 95       	swap	r24
    1380:	80 7f       	andi	r24, 0xF0	; 240
    1382:	80 83       	st	Z, r24
      CANCDMOB = 0x00;           // Disable mob
    1384:	10 92 ef 00 	sts	0x00EF, r1
      CANSTMOB = 0x00;           // Clear mob status register
    1388:	10 92 ee 00 	sts	0x00EE, r1
      CANPAGE  = restore;
    138c:	90 83       	st	Z, r25
}
    138e:	08 95       	ret

00001390 <_Z15can_retrieve_idP4sCAN>:
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
void can_retrieve_id( struct sCAN* mMsg )
{
    1390:	fc 01       	movw	r30, r24
	// Retrieve CAN id
	word idt1 = CANIDT1;
    1392:	40 91 f3 00 	lds	r20, 0x00F3
    1396:	50 e0       	ldi	r21, 0x00	; 0
	word idt2 = CANIDT2;
    1398:	20 91 f2 00 	lds	r18, 0x00F2
	word idt3 = CANIDT3;
    139c:	80 91 f1 00 	lds	r24, 0x00F1
    13a0:	90 e0       	ldi	r25, 0x00	; 0
	word idt4 = CANIDT4;
    13a2:	a0 91 f0 00 	lds	r26, 0x00F0
	mMsg->id.group.block = (idt1 >> 3);		// BLOCK = UPPER NIBBLE+1 (5 BITS)
    13a6:	ba 01       	movw	r22, r20
    13a8:	76 95       	lsr	r23
    13aa:	67 95       	ror	r22
    13ac:	76 95       	lsr	r23
    13ae:	67 95       	ror	r22
    13b0:	76 95       	lsr	r23
    13b2:	67 95       	ror	r22
    13b4:	60 83       	st	Z, r22
*****************************************************************************/
void can_retrieve_id( struct sCAN* mMsg )
{
	// Retrieve CAN id
	word idt1 = CANIDT1;
	word idt2 = CANIDT2;
    13b6:	30 e0       	ldi	r19, 0x00	; 0
	word idt3 = CANIDT3;
	word idt4 = CANIDT4;
	mMsg->id.group.block = (idt1 >> 3);		// BLOCK = UPPER NIBBLE+1 (5 BITS)

	word tmpW1 = ((idt1 & 0x07)<<(5+8));	// Lowest 3 make the highest 3 of id
	word tmpW2 = (idt2<<5);					// all 8 bits shifted up snug.
    13b8:	22 0f       	add	r18, r18
    13ba:	33 1f       	adc	r19, r19
    13bc:	22 95       	swap	r18
    13be:	32 95       	swap	r19
    13c0:	30 7f       	andi	r19, 0xF0	; 240
    13c2:	32 27       	eor	r19, r18
    13c4:	20 7f       	andi	r18, 0xF0	; 240
    13c6:	32 27       	eor	r19, r18
	word idt2 = CANIDT2;
	word idt3 = CANIDT3;
	word idt4 = CANIDT4;
	mMsg->id.group.block = (idt1 >> 3);		// BLOCK = UPPER NIBBLE+1 (5 BITS)

	word tmpW1 = ((idt1 & 0x07)<<(5+8));	// Lowest 3 make the highest 3 of id
    13c8:	54 2f       	mov	r21, r20
    13ca:	44 27       	eor	r20, r20
    13cc:	52 95       	swap	r21
    13ce:	55 0f       	add	r21, r21
    13d0:	50 7e       	andi	r21, 0xE0	; 224
	word tmpW2 = (idt2<<5);					// all 8 bits shifted up snug.
	word tmpW3 = (idt3 & 0xF8)>>3;		// 5 more form the least significant bits.
	mMsg->id.group.id = tmpW1 | tmpW2 | tmpW3;
    13d2:	24 2b       	or	r18, r20
    13d4:	35 2b       	or	r19, r21
	word idt4 = CANIDT4;
	mMsg->id.group.block = (idt1 >> 3);		// BLOCK = UPPER NIBBLE+1 (5 BITS)

	word tmpW1 = ((idt1 & 0x07)<<(5+8));	// Lowest 3 make the highest 3 of id
	word tmpW2 = (idt2<<5);					// all 8 bits shifted up snug.
	word tmpW3 = (idt3 & 0xF8)>>3;		// 5 more form the least significant bits.
    13d6:	ac 01       	movw	r20, r24
    13d8:	56 95       	lsr	r21
    13da:	47 95       	ror	r20
    13dc:	56 95       	lsr	r21
    13de:	47 95       	ror	r20
    13e0:	56 95       	lsr	r21
    13e2:	47 95       	ror	r20
	mMsg->id.group.id = tmpW1 | tmpW2 | tmpW3;
    13e4:	24 2b       	or	r18, r20
    13e6:	35 2b       	or	r19, r21
    13e8:	32 83       	std	Z+2, r19	; 0x02
    13ea:	21 83       	std	Z+1, r18	; 0x01

	tmpW1 = ((idt3 & 0x07)<<5);
    13ec:	82 95       	swap	r24
    13ee:	88 0f       	add	r24, r24
    13f0:	80 7e       	andi	r24, 0xE0	; 224
	mMsg->id.group.instance = ( tmpW1 | (idt4>>3));		// INSTANCE
    13f2:	a6 95       	lsr	r26
    13f4:	a6 95       	lsr	r26
    13f6:	a6 95       	lsr	r26
    13f8:	a8 2b       	or	r26, r24
    13fa:	a3 83       	std	Z+3, r26	; 0x03
}
    13fc:	08 95       	ret

000013fe <_Z17can_retrieve_dataP4sCAN>:
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
byte can_retrieve_data( struct sCAN* mMsg )
{
    13fe:	cf 93       	push	r28
    1400:	df 93       	push	r29
    1402:	ec 01       	movw	r28, r24
	// Retrieve CAN id
	can_retrieve_id( mMsg );
    1404:	0e 94 c8 09 	call	0x1390	; 0x1390 <_Z15can_retrieve_idP4sCAN>

	// Read DLC out of reg
	mMsg->header.DLC = ( CANCDMOB & 0x0F );   // DLC, number of bytes to be received
    1408:	80 91 ef 00 	lds	r24, 0x00EF
    140c:	8f 70       	andi	r24, 0x0F	; 15
    140e:	28 2f       	mov	r18, r24
    1410:	22 0f       	add	r18, r18
    1412:	9c 81       	ldd	r25, Y+4	; 0x04
    1414:	91 7e       	andi	r25, 0xE1	; 225
    1416:	92 2b       	or	r25, r18
    1418:	9c 83       	std	Y+4, r25	; 0x04
	for (int i=0; i<mMsg->header.DLC; i++)
    141a:	48 2f       	mov	r20, r24
    141c:	50 e0       	ldi	r21, 0x00	; 0
    141e:	41 15       	cp	r20, r1
    1420:	51 05       	cpc	r21, r1
    1422:	59 f0       	breq	.+22     	; 0x143a <_Z17can_retrieve_dataP4sCAN+0x3c>
INPUT 		: mMsg - a sCAN structure must have memory already allocated.
OUTPUT		: mMsg - The data fields of this structure will get updated
RETURN		: DLC
DESCRIPTION:  Operates on the currently selected CANPAGE
*****************************************************************************/
byte can_retrieve_data( struct sCAN* mMsg )
    1424:	25 96       	adiw	r28, 0x05	; 5
	// Retrieve CAN id
	can_retrieve_id( mMsg );

	// Read DLC out of reg
	mMsg->header.DLC = ( CANCDMOB & 0x0F );   // DLC, number of bytes to be received
	for (int i=0; i<mMsg->header.DLC; i++)
    1426:	20 e0       	ldi	r18, 0x00	; 0
    1428:	30 e0       	ldi	r19, 0x00	; 0
	{
		mMsg->data[i] = CANMSG;
    142a:	90 91 fa 00 	lds	r25, 0x00FA
    142e:	99 93       	st	Y+, r25
	// Retrieve CAN id
	can_retrieve_id( mMsg );

	// Read DLC out of reg
	mMsg->header.DLC = ( CANCDMOB & 0x0F );   // DLC, number of bytes to be received
	for (int i=0; i<mMsg->header.DLC; i++)
    1430:	2f 5f       	subi	r18, 0xFF	; 255
    1432:	3f 4f       	sbci	r19, 0xFF	; 255
    1434:	24 17       	cp	r18, r20
    1436:	35 07       	cpc	r19, r21
    1438:	c4 f3       	brlt	.-16     	; 0x142a <_Z17can_retrieve_dataP4sCAN+0x2c>
	{
		mMsg->data[i] = CANMSG;
	}
	return mMsg->header.DLC;
}
    143a:	df 91       	pop	r29
    143c:	cf 91       	pop	r28
    143e:	08 95       	ret

00001440 <__vector_18>:
extern void protected_led_on(byte mindex);
extern void protected_led_off(byte mindex);

//***** Reception ISR **********************************
ISR ( CAN_INT_vect )
{
    1440:	1f 92       	push	r1
    1442:	0f 92       	push	r0
    1444:	0f b6       	in	r0, 0x3f	; 63
    1446:	0f 92       	push	r0
    1448:	11 24       	eor	r1, r1
    144a:	2f 93       	push	r18
    144c:	3f 93       	push	r19
    144e:	4f 93       	push	r20
    1450:	5f 93       	push	r21
    1452:	6f 93       	push	r22
    1454:	7f 93       	push	r23
    1456:	8f 93       	push	r24
    1458:	9f 93       	push	r25
    145a:	af 93       	push	r26
    145c:	bf 93       	push	r27
    145e:	cf 93       	push	r28
    1460:	ef 93       	push	r30
    1462:	ff 93       	push	r31
   int8_t savecanpage;
   savecanpage = CANPAGE;         // Save current MOB
    1464:	c0 91 ed 00 	lds	r28, 0x00ED
   int8_t mob = (CANHPMOB & 0xF0) >> 4;
    1468:	40 91 ec 00 	lds	r20, 0x00EC
    146c:	42 95       	swap	r20
    146e:	4f 70       	andi	r20, 0x0F	; 15
   if (mob == 0x0F)  { CANGIT |= 0; return; }	   
    1470:	4f 30       	cpi	r20, 0x0F	; 15
    1472:	09 f4       	brne	.+2      	; 0x1476 <__vector_18+0x36>
    1474:	87 c0       	rjmp	.+270    	; 0x1584 <__vector_18+0x144>
   CANPAGE = CANHPMOB & 0xF0;     // Selects MOB with highest priority interrupt
    1476:	80 91 ec 00 	lds	r24, 0x00EC
    147a:	80 7f       	andi	r24, 0xF0	; 240
    147c:	80 93 ed 00 	sts	0x00ED, r24

   if ( ANY_ERROR_FLAG ) {  
    1480:	80 91 ee 00 	lds	r24, 0x00EE
    1484:	90 e0       	ldi	r25, 0x00	; 0
    1486:	8f 71       	andi	r24, 0x1F	; 31
    1488:	90 70       	andi	r25, 0x00	; 0
    148a:	00 97       	sbiw	r24, 0x00	; 0
    148c:	09 f4       	brne	.+2      	; 0x1490 <__vector_18+0x50>
    148e:	40 c0       	rjmp	.+128    	; 0x1510 <__vector_18+0xd0>
		 byte st = CANSTMOB;
    1490:	80 91 ee 00 	lds	r24, 0x00EE
		 if (st & BERR)	{ CANSTMOB &= ~(1<<BERR);  /* Bit Error (transmission only) */	};
    1494:	90 e0       	ldi	r25, 0x00	; 0
    1496:	82 ff       	sbrs	r24, 2
    1498:	05 c0       	rjmp	.+10     	; 0x14a4 <__vector_18+0x64>
    149a:	20 91 ee 00 	lds	r18, 0x00EE
    149e:	2f 7e       	andi	r18, 0xEF	; 239
    14a0:	20 93 ee 00 	sts	0x00EE, r18
		 if (st & SERR)	{ CANSTMOB &= ~(1<<SERR);  /* Stuff Error */		 			};
    14a4:	9c 01       	movw	r18, r24
    14a6:	23 70       	andi	r18, 0x03	; 3
    14a8:	30 70       	andi	r19, 0x00	; 0
    14aa:	21 15       	cp	r18, r1
    14ac:	31 05       	cpc	r19, r1
    14ae:	29 f0       	breq	.+10     	; 0x14ba <__vector_18+0x7a>
    14b0:	20 91 ee 00 	lds	r18, 0x00EE
    14b4:	27 7f       	andi	r18, 0xF7	; 247
    14b6:	20 93 ee 00 	sts	0x00EE, r18
		 if (st & CERR)	{ CANSTMOB &= ~(1<<CERR);  /* CRC Error - pos bad CAN connection(s), bad transmitter, faulty hardware receiver. */ };
    14ba:	81 ff       	sbrs	r24, 1
    14bc:	05 c0       	rjmp	.+10     	; 0x14c8 <__vector_18+0x88>
    14be:	20 91 ee 00 	lds	r18, 0x00EE
    14c2:	2b 7f       	andi	r18, 0xFB	; 251
    14c4:	20 93 ee 00 	sts	0x00EE, r18
		 if (st & FERR)	{ CANSTMOB &= ~(1<<FERR);  /* Form Error */		 				};
    14c8:	80 ff       	sbrs	r24, 0
    14ca:	05 c0       	rjmp	.+10     	; 0x14d6 <__vector_18+0x96>
    14cc:	80 91 ee 00 	lds	r24, 0x00EE
    14d0:	8d 7f       	andi	r24, 0xFD	; 253
    14d2:	80 93 ee 00 	sts	0x00EE, r24
		 if (st & AERR)	{ CANSTMOB &= ~(1<<AERR);  /* Acknowledge Error */		 		};

		//protected_led_on( 3 );
		if ((mob==5) || (mob==1)|| (mob==3))		// receives
    14d6:	45 30       	cpi	r20, 0x05	; 5
    14d8:	09 f4       	brne	.+2      	; 0x14dc <__vector_18+0x9c>
    14da:	4b c0       	rjmp	.+150    	; 0x1572 <__vector_18+0x132>
    14dc:	41 30       	cpi	r20, 0x01	; 1
    14de:	09 f4       	brne	.+2      	; 0x14e2 <__vector_18+0xa2>
    14e0:	48 c0       	rjmp	.+144    	; 0x1572 <__vector_18+0x132>
    14e2:	43 30       	cpi	r20, 0x03	; 3
    14e4:	09 f4       	brne	.+2      	; 0x14e8 <__vector_18+0xa8>
    14e6:	45 c0       	rjmp	.+138    	; 0x1572 <__vector_18+0x132>
   		// We wont get these (as is observed)
   		// 		even though ENTX is enabled.  IE2 for MOB0 needs to be enabled
   		CANCDMOB = 0x00;	   	  // Disable Transmission
   		CANSTMOB = 0x00; //~(1<<TXOK);   // Clear TXOK flag
   }		
   CANPAGE = savecanpage;      // Restore original MOB
    14e8:	c0 93 ed 00 	sts	0x00ED, r28
}
    14ec:	ff 91       	pop	r31
    14ee:	ef 91       	pop	r30
    14f0:	cf 91       	pop	r28
    14f2:	bf 91       	pop	r27
    14f4:	af 91       	pop	r26
    14f6:	9f 91       	pop	r25
    14f8:	8f 91       	pop	r24
    14fa:	7f 91       	pop	r23
    14fc:	6f 91       	pop	r22
    14fe:	5f 91       	pop	r21
    1500:	4f 91       	pop	r20
    1502:	3f 91       	pop	r19
    1504:	2f 91       	pop	r18
    1506:	0f 90       	pop	r0
    1508:	0f be       	out	0x3f, r0	; 63
    150a:	0f 90       	pop	r0
    150c:	1f 90       	pop	r1
    150e:	18 95       	reti
		{
			CANCDMOB = (( 1 << CONMOB1 ) | ( 1 << IDE ) | ( 8 << DLC0));
			CANSTMOB &= ~(1<<RXOK);      // Reset reason on selected channel
		}
   }
   else if ( RXOK_FLAG ) {   		
    1510:	80 91 ee 00 	lds	r24, 0x00EE
    1514:	85 fd       	sbrc	r24, 5
    1516:	13 c0       	rjmp	.+38     	; 0x153e <__vector_18+0xfe>
      	CANCDMOB = (( 1 << CONMOB1 ) | ( 1 << IDE ) | ( 8 << DLC0));
      	// Note - the DLC field of the CANCDMO register is updated by the received MOb. 
      	// If the value differs from expected DLC, an error is set
	  	CANSTMOB &= ~(1<<RXOK);      // Reset reason on selected channel
   }
   else if (TXOK_FLAG)
    1518:	80 91 ee 00 	lds	r24, 0x00EE
    151c:	86 ff       	sbrs	r24, 6
    151e:	e4 cf       	rjmp	.-56     	; 0x14e8 <__vector_18+0xa8>
   {  
       	if (tx_call_back != NULL)
    1520:	e0 91 b7 02 	lds	r30, 0x02B7
    1524:	f0 91 b8 02 	lds	r31, 0x02B8
    1528:	30 97       	sbiw	r30, 0x00	; 0
    152a:	09 f0       	breq	.+2      	; 0x152e <__vector_18+0xee>
       		tx_call_back( );			// possibly send next message.
    152c:	09 95       	icall

		TransmittedSuccesfully = TRUE;
    152e:	81 e0       	ldi	r24, 0x01	; 1
    1530:	80 93 ac 02 	sts	0x02AC, r24
   		// We wont get these (as is observed)
   		// 		even though ENTX is enabled.  IE2 for MOB0 needs to be enabled
   		CANCDMOB = 0x00;	   	  // Disable Transmission
    1534:	10 92 ef 00 	sts	0x00EF, r1
   		CANSTMOB = 0x00; //~(1<<TXOK);   // Clear TXOK flag
    1538:	10 92 ee 00 	sts	0x00EE, r1
    153c:	d5 cf       	rjmp	.-86     	; 0x14e8 <__vector_18+0xa8>
			CANCDMOB = (( 1 << CONMOB1 ) | ( 1 << IDE ) | ( 8 << DLC0));
			CANSTMOB &= ~(1<<RXOK);      // Reset reason on selected channel
		}
   }
   else if ( RXOK_FLAG ) {   		
       	NewMessageReceivedFlag = TRUE;
    153e:	81 e0       	ldi	r24, 0x01	; 1
    1540:	80 93 ab 02 	sts	0x02AB, r24
       	can_retrieve_data( &LastReceivedMsg );
    1544:	8c e9       	ldi	r24, 0x9C	; 156
    1546:	92 e0       	ldi	r25, 0x02	; 2
    1548:	0e 94 ff 09 	call	0x13fe	; 0x13fe <_Z17can_retrieve_dataP4sCAN>
		BOOL handled = can_board_msg_responder( &LastReceivedMsg );
    154c:	8c e9       	ldi	r24, 0x9C	; 156
    154e:	92 e0       	ldi	r25, 0x02	; 2
    1550:	0e 94 af 0e 	call	0x1d5e	; 0x1d5e <_Z23can_board_msg_responderP4sCAN>
		if (!handled) {
    1554:	88 23       	and	r24, r24
    1556:	69 f4       	brne	.+26     	; 0x1572 <__vector_18+0x132>
	       	QueueMessage( &LastReceivedMsg );
    1558:	8c e9       	ldi	r24, 0x9C	; 156
    155a:	92 e0       	ldi	r25, 0x02	; 2
    155c:	0e 94 80 10 	call	0x2100	; 0x2100 <_Z12QueueMessageP4sCAN>
	       	if (rx_call_back != NULL)
    1560:	e0 91 b5 02 	lds	r30, 0x02B5
    1564:	f0 91 b6 02 	lds	r31, 0x02B6
    1568:	30 97       	sbiw	r30, 0x00	; 0
    156a:	19 f0       	breq	.+6      	; 0x1572 <__vector_18+0x132>
    	   		rx_call_back( &LastReceivedMsg );
    156c:	8c e9       	ldi	r24, 0x9C	; 156
    156e:	92 e0       	ldi	r25, 0x02	; 2
    1570:	09 95       	icall
		}
		
		// (Re)Enable Reception 29 bit IDE DLC8:
      	CANCDMOB = (( 1 << CONMOB1 ) | ( 1 << IDE ) | ( 8 << DLC0));
    1572:	88 e9       	ldi	r24, 0x98	; 152
    1574:	80 93 ef 00 	sts	0x00EF, r24
      	// Note - the DLC field of the CANCDMO register is updated by the received MOb. 
      	// If the value differs from expected DLC, an error is set
	  	CANSTMOB &= ~(1<<RXOK);      // Reset reason on selected channel
    1578:	80 91 ee 00 	lds	r24, 0x00EE
    157c:	8f 7d       	andi	r24, 0xDF	; 223
    157e:	80 93 ee 00 	sts	0x00EE, r24
    1582:	b2 cf       	rjmp	.-156    	; 0x14e8 <__vector_18+0xa8>
ISR ( CAN_INT_vect )
{
   int8_t savecanpage;
   savecanpage = CANPAGE;         // Save current MOB
   int8_t mob = (CANHPMOB & 0xF0) >> 4;
   if (mob == 0x0F)  { CANGIT |= 0; return; }	   
    1584:	80 91 da 00 	lds	r24, 0x00DA
    1588:	80 93 da 00 	sts	0x00DA, r24
    158c:	af cf       	rjmp	.-162    	; 0x14ec <__vector_18+0xac>

0000158e <_Z20can_send_msg_no_waithP4sCAN>:
   {   	/* if ANY_ERROR break */   };
#endif
}

void can_send_msg_no_wait( byte mMOb_Number, struct sCAN* mMsg )
{  
    158e:	cf 93       	push	r28
    1590:	df 93       	push	r29
    1592:	eb 01       	movw	r28, r22
   byte page = 0;
   page		|= (mMOb_Number << 4);
    1594:	98 2f       	mov	r25, r24
    1596:	92 95       	swap	r25
    1598:	90 7f       	andi	r25, 0xF0	; 240
   cli();
    159a:	f8 94       	cli
   CANPAGE = page;
    159c:	90 93 ed 00 	sts	0x00ED, r25

   // while ((CANEN2 & (_BV(mMOb_Number))) >0) {};  // Wait for MOb 0 to be free
   CANSTMOB = 0x00;     	// Clear mob status register
    15a0:	10 92 ee 00 	sts	0x00EE, r1
   can_set_id( mMOb_Number, mMsg->id );
    15a4:	48 81       	ld	r20, Y
    15a6:	59 81       	ldd	r21, Y+1	; 0x01
    15a8:	6a 81       	ldd	r22, Y+2	; 0x02
    15aa:	7b 81       	ldd	r23, Y+3	; 0x03
    15ac:	0e 94 6c 08 	call	0x10d8	; 0x10d8 <_Z10can_set_idh6idType>

   for (int i=0; i<mMsg->header.DLC; i++)
    15b0:	8c 81       	ldd	r24, Y+4	; 0x04
    15b2:	86 95       	lsr	r24
    15b4:	8f 70       	andi	r24, 0x0F	; 15
    15b6:	79 f0       	breq	.+30     	; 0x15d6 <_Z20can_send_msg_no_waithP4sCAN+0x48>
   while ( (CANSTMOB & (1<<TXOK))==0 )	// wait for TXOK flag set
   {   	/* if ANY_ERROR break */   };
#endif
}

void can_send_msg_no_wait( byte mMOb_Number, struct sCAN* mMsg )
    15b8:	fe 01       	movw	r30, r28
    15ba:	35 96       	adiw	r30, 0x05	; 5

   // while ((CANEN2 & (_BV(mMOb_Number))) >0) {};  // Wait for MOb 0 to be free
   CANSTMOB = 0x00;     	// Clear mob status register
   can_set_id( mMOb_Number, mMsg->id );

   for (int i=0; i<mMsg->header.DLC; i++)
    15bc:	80 e0       	ldi	r24, 0x00	; 0
    15be:	90 e0       	ldi	r25, 0x00	; 0
   {
      CANMSG = mMsg->data[i];
    15c0:	21 91       	ld	r18, Z+
    15c2:	20 93 fa 00 	sts	0x00FA, r18

   // while ((CANEN2 & (_BV(mMOb_Number))) >0) {};  // Wait for MOb 0 to be free
   CANSTMOB = 0x00;     	// Clear mob status register
   can_set_id( mMOb_Number, mMsg->id );

   for (int i=0; i<mMsg->header.DLC; i++)
    15c6:	01 96       	adiw	r24, 0x01	; 1
    15c8:	2c 81       	ldd	r18, Y+4	; 0x04
    15ca:	26 95       	lsr	r18
    15cc:	2f 70       	andi	r18, 0x0F	; 15
    15ce:	30 e0       	ldi	r19, 0x00	; 0
    15d0:	82 17       	cp	r24, r18
    15d2:	93 07       	cpc	r25, r19
    15d4:	ac f3       	brlt	.-22     	; 0x15c0 <_Z20can_send_msg_no_waithP4sCAN+0x32>
   {
      CANMSG = mMsg->data[i];
   }
   Can_clear_rtr();
    15d6:	80 91 f0 00 	lds	r24, 0x00F0
    15da:	8b 7f       	andi	r24, 0xFB	; 251
    15dc:	80 93 f0 00 	sts	0x00F0, r24
   CANCDMOB = TRANSMIT | ( 1 << IDE ) | ( mMsg->header.DLC );    // Enable transmission, data length=1 (CAN Standard rev 2.0B(29 bit identifiers))
    15e0:	8c 81       	ldd	r24, Y+4	; 0x04
    15e2:	86 95       	lsr	r24
    15e4:	8f 70       	andi	r24, 0x0F	; 15
    15e6:	80 65       	ori	r24, 0x50	; 80
    15e8:	80 93 ef 00 	sts	0x00EF, r24
   sei();
    15ec:	78 94       	sei
}
    15ee:	df 91       	pop	r29
    15f0:	cf 91       	pop	r28
    15f2:	08 95       	ret

000015f4 <_Z12can_send_msghP4sCAN>:
	can_send_msg()
    Stuff the parameters into the CAN registers 
************************************************************/
void can_send_msg( byte mMOb_Number, struct sCAN* mMsg )
{  
	can_send_msg_no_wait( mMOb_Number, mMsg );
    15f4:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
/* TX INTERRUPTS DO NOT WORK.  GETS STUCK IN ABOVE LOOP.  THOUGH THE TXOK GOES HIGH.
//	while ( (CANSTMOB & (1<<TXOK))==0 )		// wait for TXOK flag set
//	{   	 if ANY_ERROR break    }; */
#else
   //CANCDMOB = TRANSMIT | ( 1 << IDE ) | ( mMsg->header.DLC );    // Enable transmission, data length=1 (CAN Standard rev 2.0B(29 bit identifiers))
   while ( (CANSTMOB & (1<<TXOK))==0 )	// wait for TXOK flag set
    15f8:	80 91 ee 00 	lds	r24, 0x00EE
    15fc:	86 ff       	sbrs	r24, 6
    15fe:	fc cf       	rjmp	.-8      	; 0x15f8 <_Z12can_send_msghP4sCAN+0x4>
   {   	/* if ANY_ERROR break */   };
#endif
}
    1600:	08 95       	ret

00001602 <_Z17can_get_timestampv>:
  Gets timestamp out of the CAN timer registers 
************************************************************/
word can_get_timestamp()
{
  word retval = 0;
  retval = CANSTML;
    1602:	20 91 f8 00 	lds	r18, 0x00F8
    1606:	30 e0       	ldi	r19, 0x00	; 0
  retval |= (CANSTMH<<8);
    1608:	40 91 f9 00 	lds	r20, 0x00F9
    160c:	94 2f       	mov	r25, r20
    160e:	80 e0       	ldi	r24, 0x00	; 0
    1610:	28 2b       	or	r18, r24
    1612:	39 2b       	or	r19, r25
  return retval;
}
    1614:	c9 01       	movw	r24, r18
    1616:	08 95       	ret

00001618 <_Z11can_get_msgP4sCAN>:
can_get_msg()
  Operates on the currently selected CANPAGE MOB.
  Adds a timestamp in addition to can_retrieve_data();	
************************************************************/
void can_get_msg( struct sCAN* mMsg )
{
    1618:	cf 93       	push	r28
    161a:	df 93       	push	r29
    161c:	ec 01       	movw	r28, r24
  mMsg->header.DLC = can_retrieve_data( mMsg );
    161e:	0e 94 ff 09 	call	0x13fe	; 0x13fe <_Z17can_retrieve_dataP4sCAN>
    1622:	8f 70       	andi	r24, 0x0F	; 15
    1624:	88 0f       	add	r24, r24
    1626:	9c 81       	ldd	r25, Y+4	; 0x04
    1628:	91 7e       	andi	r25, 0xE1	; 225
    162a:	98 2b       	or	r25, r24
    162c:	9c 83       	std	Y+4, r25	; 0x04
  Gets timestamp out of the CAN timer registers 
************************************************************/
word can_get_timestamp()
{
  word retval = 0;
  retval = CANSTML;
    162e:	80 91 f8 00 	lds	r24, 0x00F8
    1632:	90 e0       	ldi	r25, 0x00	; 0
  retval |= (CANSTMH<<8);
    1634:	40 91 f9 00 	lds	r20, 0x00F9
    1638:	34 2f       	mov	r19, r20
    163a:	20 e0       	ldi	r18, 0x00	; 0
    163c:	82 2b       	or	r24, r18
    163e:	93 2b       	or	r25, r19
  Adds a timestamp in addition to can_retrieve_data();	
************************************************************/
void can_get_msg( struct sCAN* mMsg )
{
  mMsg->header.DLC = can_retrieve_data( mMsg );
  mMsg->time_stamp = can_get_timestamp();
    1640:	9e 87       	std	Y+14, r25	; 0x0e
    1642:	8d 87       	std	Y+13, r24	; 0x0d
}
    1644:	df 91       	pop	r29
    1646:	cf 91       	pop	r28
    1648:	08 95       	ret

0000164a <_Z8set_baudh>:
Returns:        none
Description:    This function: sets baudrate, enables Mob0 for Reception
*****************************************************************************/
void set_baud(byte mSpeed)
{
	switch (mSpeed)
    164a:	83 30       	cpi	r24, 0x03	; 3
    164c:	61 f0       	breq	.+24     	; 0x1666 <_Z8set_baudh+0x1c>
    164e:	84 30       	cpi	r24, 0x04	; 4
    1650:	30 f0       	brcs	.+12     	; 0x165e <_Z8set_baudh+0x14>
    1652:	85 30       	cpi	r24, 0x05	; 5
    1654:	d1 f0       	breq	.+52     	; 0x168a <_Z8set_baudh+0x40>
    1656:	85 30       	cpi	r24, 0x05	; 5
    1658:	80 f4       	brcc	.+32     	; 0x167a <_Z8set_baudh+0x30>
	if (mHighTQ) {
	   CANBT1 = BT1_200Kbps;
	   CANBT2 = BT2_200Kbps;
	   CANBT3 = BT3_200Kbps;
	} else {   
	   CANBT1 = BT1_200Kbps_A;
    165a:	82 e1       	ldi	r24, 0x12	; 18
    165c:	05 c0       	rjmp	.+10     	; 0x1668 <_Z8set_baudh+0x1e>
Returns:        none
Description:    This function: sets baudrate, enables Mob0 for Reception
*****************************************************************************/
void set_baud(byte mSpeed)
{
	switch (mSpeed)
    165e:	81 30       	cpi	r24, 0x01	; 1
    1660:	91 f0       	breq	.+36     	; 0x1686 <_Z8set_baudh+0x3c>
    1662:	82 30       	cpi	r24, 0x02	; 2
    1664:	71 f0       	breq	.+28     	; 0x1682 <_Z8set_baudh+0x38>
	if (mHighTQ) {
	   CANBT1 = BT1_250Kbps;
	   CANBT2 = BT2_250Kbps;
	   CANBT3 = BT3_250Kbps;
	} else {   
	   CANBT1 = BT1_250Kbps_A;
    1666:	8e e0       	ldi	r24, 0x0E	; 14
    1668:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_250Kbps_A;
    166c:	84 e0       	ldi	r24, 0x04	; 4
    166e:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_250Kbps_A;
    1672:	83 e1       	ldi	r24, 0x13	; 19
    1674:	80 93 e4 00 	sts	0x00E4, r24
    1678:	08 95       	ret
Returns:        none
Description:    This function: sets baudrate, enables Mob0 for Reception
*****************************************************************************/
void set_baud(byte mSpeed)
{
	switch (mSpeed)
    167a:	86 30       	cpi	r24, 0x06	; 6
    167c:	a1 f7       	brne	.-24     	; 0x1666 <_Z8set_baudh+0x1c>
	if (mHighTQ) {
	   CANBT1 = BT1_100Kbps;
	   CANBT2 = BT2_100Kbps;
	   CANBT3 = BT3_100Kbps;
	} else {
	   CANBT1 = BT1_100Kbps_A;
    167e:	86 e2       	ldi	r24, 0x26	; 38
    1680:	f3 cf       	rjmp	.-26     	; 0x1668 <_Z8set_baudh+0x1e>
	if (mHighTQ) {
	   CANBT1 = BT1_500Kbps;
	   CANBT2 = BT2_500Kbps;
	   CANBT3 = BT3_500Kbps;
	} else {   
	   CANBT1 = BT1_500Kbps_A;
    1682:	86 e0       	ldi	r24, 0x06	; 6
    1684:	f1 cf       	rjmp	.-30     	; 0x1668 <_Z8set_baudh+0x1e>
	if (mHighTQ) {
	   CANBT1 = BT1_1Mbps;
	   CANBT2 = BT2_1Mbps;
	   CANBT3 = BT3_1Mbps;	
	} else {
	   CANBT1 = BT1_1Mbps_A;
    1686:	82 e0       	ldi	r24, 0x02	; 2
    1688:	ef cf       	rjmp	.-34     	; 0x1668 <_Z8set_baudh+0x1e>
	if (mHighTQ) {
	   CANBT1 = BT1_125Kbps;
	   CANBT2 = BT2_125Kbps;
	   CANBT3 = BT3_125Kbps;
	} else {
	   CANBT1 = BT1_125Kbps_A;
    168a:	8e e1       	ldi	r24, 0x1E	; 30
    168c:	ed cf       	rjmp	.-38     	; 0x1668 <_Z8set_baudh+0x1e>

0000168e <_Z8can_inith>:
4	MyInstance Requests			(random instance)
5	Broadcast Receive			( 				)
*****************************************************************************/
void can_init( byte mSpeed )
{
   CANGCON = ( 1 << SWRES );	// Software reset
    168e:	91 e0       	ldi	r25, 0x01	; 1
    1690:	90 93 d8 00 	sts	0x00D8, r25
   CANTCON = 0x00;        		// CAN timing prescaler set to 0
    1694:	10 92 e5 00 	sts	0x00E5, r1

   // DISABLE ALL MOBs
   for ( int8_t mob=0; mob<6; mob++ ) { 
    1698:	90 e0       	ldi	r25, 0x00	; 0
      CANPAGE = ( mob << 4 );    // Selects Message Object 0-5
    169a:	29 2f       	mov	r18, r25
    169c:	22 95       	swap	r18
    169e:	20 7f       	andi	r18, 0xF0	; 240
    16a0:	20 93 ed 00 	sts	0x00ED, r18
      CANCDMOB = 0x00;           // Disable mob
    16a4:	10 92 ef 00 	sts	0x00EF, r1
      CANSTMOB = 0x00;           // Clear mob status register
    16a8:	10 92 ee 00 	sts	0x00EE, r1
{
   CANGCON = ( 1 << SWRES );	// Software reset
   CANTCON = 0x00;        		// CAN timing prescaler set to 0

   // DISABLE ALL MOBs
   for ( int8_t mob=0; mob<6; mob++ ) { 
    16ac:	9f 5f       	subi	r25, 0xFF	; 255
    16ae:	96 30       	cpi	r25, 0x06	; 6
    16b0:	a1 f7       	brne	.-24     	; 0x169a <_Z8can_inith+0xc>
      CANPAGE = ( mob << 4 );    // Selects Message Object 0-5
      CANCDMOB = 0x00;           // Disable mob
      CANSTMOB = 0x00;           // Clear mob status register
   }
   CANGIE = ( 1 << ENIT ) | ( 1 << ENRX );   // Enable interrupts on receive
    16b2:	90 ea       	ldi	r25, 0xA0	; 160
    16b4:	90 93 db 00 	sts	0x00DB, r25

#ifdef USE_TX_INTERRUPTS
   CANGIE |= ( 1<<ENTX );
#endif

   set_baud(mSpeed);
    16b8:	0e 94 25 0b 	call	0x164a	; 0x164a <_Z8set_baudh>
   can_init_mobs();
    16bc:	0e 94 64 09 	call	0x12c8	; 0x12c8 <_Z13can_init_mobsv>
   while (1) {
     if ((CANGSTA & (1<<ENFG)))  break;  // 1 - CAN controller enable
    16c0:	80 91 d9 00 	lds	r24, 0x00D9
    16c4:	82 ff       	sbrs	r24, 2
    16c6:	fc cf       	rjmp	.-8      	; 0x16c0 <_Z8can_inith+0x32>
   }
   //sei();
}
    16c8:	08 95       	ret

000016ca <_Z15can_set_baud_1Mh>:
/*********************************************************************/
/** These adjust the BAUD RATE and SAMPLING settings		        **/
/*********************************************************************/
void can_set_baud_1M( BOOL mHighTQ )
{
	if (mHighTQ) {
    16ca:	88 23       	and	r24, r24
    16cc:	51 f4       	brne	.+20     	; 0x16e2 <_Z15can_set_baud_1Mh+0x18>
	   CANBT1 = BT1_1Mbps;
	   CANBT2 = BT2_1Mbps;
	   CANBT3 = BT3_1Mbps;	
	} else {
	   CANBT1 = BT1_1Mbps_A;
    16ce:	82 e0       	ldi	r24, 0x02	; 2
    16d0:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_1Mbps_A;
    16d4:	84 e0       	ldi	r24, 0x04	; 4
    16d6:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_1Mbps_A;
    16da:	83 e1       	ldi	r24, 0x13	; 19
    16dc:	80 93 e4 00 	sts	0x00E4, r24
    16e0:	08 95       	ret
/** These adjust the BAUD RATE and SAMPLING settings		        **/
/*********************************************************************/
void can_set_baud_1M( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_1Mbps;
    16e2:	10 92 e2 00 	sts	0x00E2, r1
	   CANBT2 = BT2_1Mbps;
    16e6:	8c e0       	ldi	r24, 0x0C	; 12
    16e8:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_1Mbps;	
    16ec:	86 e3       	ldi	r24, 0x36	; 54
    16ee:	80 93 e4 00 	sts	0x00E4, r24
    16f2:	08 95       	ret

000016f4 <_Z17can_set_baud_500Kh>:
	   CANBT3 = BT3_1Mbps_A;
	}
}
void can_set_baud_500K( BOOL mHighTQ )
{
	if (mHighTQ) {
    16f4:	88 23       	and	r24, r24
    16f6:	51 f4       	brne	.+20     	; 0x170c <_Z17can_set_baud_500Kh+0x18>
	   CANBT1 = BT1_500Kbps;
	   CANBT2 = BT2_500Kbps;
	   CANBT3 = BT3_500Kbps;
	} else {   
	   CANBT1 = BT1_500Kbps_A;
    16f8:	86 e0       	ldi	r24, 0x06	; 6
    16fa:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_500Kbps_A;
    16fe:	84 e0       	ldi	r24, 0x04	; 4
    1700:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_500Kbps_A;
    1704:	83 e1       	ldi	r24, 0x13	; 19
    1706:	80 93 e4 00 	sts	0x00E4, r24
    170a:	08 95       	ret
	}
}
void can_set_baud_500K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_500Kbps;
    170c:	82 e0       	ldi	r24, 0x02	; 2
    170e:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_500Kbps;
    1712:	8c e0       	ldi	r24, 0x0C	; 12
    1714:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_500Kbps;
    1718:	87 e3       	ldi	r24, 0x37	; 55
    171a:	80 93 e4 00 	sts	0x00E4, r24
    171e:	08 95       	ret

00001720 <_Z17can_set_baud_250Kh>:
	   CANBT3 = BT3_500Kbps_A;
	}
}
void can_set_baud_250K( BOOL mHighTQ )
{
	if (mHighTQ) {
    1720:	88 23       	and	r24, r24
    1722:	51 f4       	brne	.+20     	; 0x1738 <_Z17can_set_baud_250Kh+0x18>
	   CANBT1 = BT1_250Kbps;
	   CANBT2 = BT2_250Kbps;
	   CANBT3 = BT3_250Kbps;
	} else {   
	   CANBT1 = BT1_250Kbps_A;
    1724:	8e e0       	ldi	r24, 0x0E	; 14
    1726:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_250Kbps_A;
    172a:	84 e0       	ldi	r24, 0x04	; 4
    172c:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_250Kbps_A;
    1730:	83 e1       	ldi	r24, 0x13	; 19
    1732:	80 93 e4 00 	sts	0x00E4, r24
    1736:	08 95       	ret
	}
}
void can_set_baud_250K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_250Kbps;
    1738:	86 e0       	ldi	r24, 0x06	; 6
    173a:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_250Kbps;
    173e:	8c e0       	ldi	r24, 0x0C	; 12
    1740:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_250Kbps;
    1744:	87 e3       	ldi	r24, 0x37	; 55
    1746:	80 93 e4 00 	sts	0x00E4, r24
    174a:	08 95       	ret

0000174c <_Z17can_set_baud_200Kh>:
	   CANBT3 = BT3_250Kbps_A;
	}
}
void can_set_baud_200K( BOOL mHighTQ )
{
	if (mHighTQ) {
    174c:	88 23       	and	r24, r24
    174e:	51 f4       	brne	.+20     	; 0x1764 <_Z17can_set_baud_200Kh+0x18>
	   CANBT1 = BT1_200Kbps;
	   CANBT2 = BT2_200Kbps;
	   CANBT3 = BT3_200Kbps;
	} else {   
	   CANBT1 = BT1_200Kbps_A;
    1750:	82 e1       	ldi	r24, 0x12	; 18
    1752:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_200Kbps_A;
    1756:	84 e0       	ldi	r24, 0x04	; 4
    1758:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_200Kbps_A;
    175c:	83 e1       	ldi	r24, 0x13	; 19
    175e:	80 93 e4 00 	sts	0x00E4, r24
    1762:	08 95       	ret
	}
}
void can_set_baud_200K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_200Kbps;
    1764:	88 e0       	ldi	r24, 0x08	; 8
    1766:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_200Kbps;
    176a:	8c e0       	ldi	r24, 0x0C	; 12
    176c:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_200Kbps;
    1770:	87 e3       	ldi	r24, 0x37	; 55
    1772:	80 93 e4 00 	sts	0x00E4, r24
    1776:	08 95       	ret

00001778 <_Z17can_set_baud_125Kh>:
	   CANBT3 = BT3_200Kbps_A;
	}
}
void can_set_baud_125K( BOOL mHighTQ )
{
	if (mHighTQ) {
    1778:	88 23       	and	r24, r24
    177a:	51 f4       	brne	.+20     	; 0x1790 <_Z17can_set_baud_125Kh+0x18>
	   CANBT1 = BT1_125Kbps;
	   CANBT2 = BT2_125Kbps;
	   CANBT3 = BT3_125Kbps;
	} else {
	   CANBT1 = BT1_125Kbps_A;
    177c:	8e e1       	ldi	r24, 0x1E	; 30
    177e:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_125Kbps_A;
    1782:	84 e0       	ldi	r24, 0x04	; 4
    1784:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_125Kbps_A;
    1788:	83 e1       	ldi	r24, 0x13	; 19
    178a:	80 93 e4 00 	sts	0x00E4, r24
    178e:	08 95       	ret
	}
}
void can_set_baud_125K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_125Kbps;
    1790:	8e e0       	ldi	r24, 0x0E	; 14
    1792:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_125Kbps;
    1796:	8c e0       	ldi	r24, 0x0C	; 12
    1798:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_125Kbps;
    179c:	87 e3       	ldi	r24, 0x37	; 55
    179e:	80 93 e4 00 	sts	0x00E4, r24
    17a2:	08 95       	ret

000017a4 <_Z17can_set_baud_100Kh>:
	   CANBT3 = BT3_125Kbps_A;
	}
}
void can_set_baud_100K( BOOL mHighTQ )
{
	if (mHighTQ) {
    17a4:	88 23       	and	r24, r24
    17a6:	51 f4       	brne	.+20     	; 0x17bc <_Z17can_set_baud_100Kh+0x18>
	   CANBT1 = BT1_100Kbps;
	   CANBT2 = BT2_100Kbps;
	   CANBT3 = BT3_100Kbps;
	} else {
	   CANBT1 = BT1_100Kbps_A;
    17a8:	86 e2       	ldi	r24, 0x26	; 38
    17aa:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_100Kbps_A;
    17ae:	84 e0       	ldi	r24, 0x04	; 4
    17b0:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_100Kbps_A;
    17b4:	83 e1       	ldi	r24, 0x13	; 19
    17b6:	80 93 e4 00 	sts	0x00E4, r24
    17ba:	08 95       	ret
	}
}
void can_set_baud_100K( BOOL mHighTQ )
{
	if (mHighTQ) {
	   CANBT1 = BT1_100Kbps;
    17bc:	82 e1       	ldi	r24, 0x12	; 18
    17be:	80 93 e2 00 	sts	0x00E2, r24
	   CANBT2 = BT2_100Kbps;
    17c2:	8c e0       	ldi	r24, 0x0C	; 12
    17c4:	80 93 e3 00 	sts	0x00E3, r24
	   CANBT3 = BT3_100Kbps;
    17c8:	87 e3       	ldi	r24, 0x37	; 55
    17ca:	80 93 e4 00 	sts	0x00E4, r24
    17ce:	08 95       	ret

000017d0 <_Z22random_number_adc_initv>:

void random_number_adc_init()
{
	// AD Control & Status Register A:
	byte reg = (1<<ADEN) | (1<<ADIF) | 0x03;   // prescaler = 0b011
	ADCSRA = reg;
    17d0:	83 e9       	ldi	r24, 0x93	; 147
    17d2:	80 93 7a 00 	sts	0x007A, r24
	//	Digital Input Disable (reduce power consumption)
	//  We are using ADC2, ADC8, ADC9:
	DIDR0  |=  (1<<ADC3D);
    17d6:	ee e7       	ldi	r30, 0x7E	; 126
    17d8:	f0 e0       	ldi	r31, 0x00	; 0
    17da:	80 81       	ld	r24, Z
    17dc:	88 60       	ori	r24, 0x08	; 8
    17de:	80 83       	st	Z, r24
	// HighSpeed Mode & AREF Enable internal circuitry.
	ADCSRB = (1<<ADHSM);
    17e0:	80 e8       	ldi	r24, 0x80	; 128
    17e2:	80 93 7b 00 	sts	0x007B, r24
}
    17e6:	08 95       	ret

000017e8 <_Z18pick_random_numberv>:

word pick_random_number()
{
	DDRD &= ~(0x40);		// Make ADC3-PORTD_6-LED4 an input temporarily
    17e8:	56 98       	cbi	0x0a, 6	; 10
	// and therefore the lowest bits of ADC should certainly be random.	
	word result = 0;
	word tmp    = 0;

	// SELECT AND START CONVERSION:
	for (int i=0; i<16; i++)
    17ea:	40 e0       	ldi	r20, 0x00	; 0
    17ec:	50 e0       	ldi	r21, 0x00	; 0
{
	DDRD &= ~(0x40);		// Make ADC3-PORTD_6-LED4 an input temporarily
	// Sample PD6 (ADC3 - LED3).  Ie. Since this is used during power up, 
	// the LED pin can be turned into an input, the LED should be high impediance 
	// and therefore the lowest bits of ADC should certainly be random.	
	word result = 0;
    17ee:	20 e0       	ldi	r18, 0x00	; 0
    17f0:	30 e0       	ldi	r19, 0x00	; 0
	word tmp    = 0;

	// SELECT AND START CONVERSION:
	for (int i=0; i<16; i++)
	{
		ADMUX  =  RANDOM_NUMBER_ADC_MUX;
    17f2:	e3 e4       	ldi	r30, 0x43	; 67
    17f4:	e0 93 7c 00 	sts	0x007C, r30
		ADCSRA |= (1<<ADSC);
    17f8:	80 91 7a 00 	lds	r24, 0x007A
    17fc:	80 64       	ori	r24, 0x40	; 64
    17fe:	80 93 7a 00 	sts	0x007A, r24
		while ( (ADCSRA & (1<<ADSC)) > 0) {};
    1802:	80 91 7a 00 	lds	r24, 0x007A
    1806:	86 fd       	sbrc	r24, 6
    1808:	fc cf       	rjmp	.-8      	; 0x1802 <_Z18pick_random_numberv+0x1a>
		// PICK UP RESULT: (use lowest 2 bits)
		tmp  = (ADCL & 0x01) << (i % 16);
    180a:	80 91 78 00 	lds	r24, 0x0078
    180e:	90 e0       	ldi	r25, 0x00	; 0
    1810:	81 70       	andi	r24, 0x01	; 1
    1812:	90 70       	andi	r25, 0x00	; 0
    1814:	ba 01       	movw	r22, r20
    1816:	6f 70       	andi	r22, 0x0F	; 15
    1818:	70 70       	andi	r23, 0x00	; 0
    181a:	02 c0       	rjmp	.+4      	; 0x1820 <_Z18pick_random_numberv+0x38>
    181c:	88 0f       	add	r24, r24
    181e:	99 1f       	adc	r25, r25
    1820:	6a 95       	dec	r22
    1822:	e2 f7       	brpl	.-8      	; 0x181c <_Z18pick_random_numberv+0x34>
		result |= (tmp);
    1824:	28 2b       	or	r18, r24
    1826:	39 2b       	or	r19, r25
		tmp = ADCH;  
    1828:	80 91 79 00 	lds	r24, 0x0079
	// and therefore the lowest bits of ADC should certainly be random.	
	word result = 0;
	word tmp    = 0;

	// SELECT AND START CONVERSION:
	for (int i=0; i<16; i++)
    182c:	4f 5f       	subi	r20, 0xFF	; 255
    182e:	5f 4f       	sbci	r21, 0xFF	; 255
    1830:	40 31       	cpi	r20, 0x10	; 16
    1832:	51 05       	cpc	r21, r1
    1834:	f9 f6       	brne	.-66     	; 0x17f4 <_Z18pick_random_numberv+0xc>
		// PICK UP RESULT: (use lowest 2 bits)
		tmp  = (ADCL & 0x01) << (i % 16);
		result |= (tmp);
		tmp = ADCH;  
	}
	DDRD |= 0x40;		// Set ADC3-PORTD_6-LED4 back to being an output
    1836:	56 9a       	sbi	0x0a, 6	; 10
	return result;
}
    1838:	c9 01       	movw	r24, r18
    183a:	08 95       	ret

0000183c <_Z24setup_instance_claim_mobv>:

void setup_instance_claim_mob()
{
	// To obtain an instance, we need a receive mob:
	// SETUP MOB3 for ID_INSTANCE_CLAIM (no Instance filter - checks done in software)
	can_setup_receive_mob		   ( INSTANCE_TX_MOB, 0x0000, 0x0000, 8 );
    183c:	83 e0       	ldi	r24, 0x03	; 3
    183e:	60 e0       	ldi	r22, 0x00	; 0
    1840:	70 e0       	ldi	r23, 0x00	; 0
    1842:	40 e0       	ldi	r20, 0x00	; 0
    1844:	50 e0       	ldi	r21, 0x00	; 0
    1846:	28 e0       	ldi	r18, 0x08	; 8
    1848:	0e 94 36 09 	call	0x126c	; 0x126c <_Z21can_setup_receive_mobhssh>
	can_remove_instance_from_filter( INSTANCE_TX_MOB 					);
    184c:	83 e0       	ldi	r24, 0x03	; 3
    184e:	0e 94 5a 08 	call	0x10b4	; 0x10b4 <_Z31can_remove_instance_from_filterh>
	can_add_id_to_filter		   ( INSTANCE_TX_MOB, ID_INSTANCE_CLAIM, ID_INSTANCE_CLAIM );
    1852:	83 e0       	ldi	r24, 0x03	; 3
    1854:	63 e2       	ldi	r22, 0x23	; 35
    1856:	7c ef       	ldi	r23, 0xFC	; 252
    1858:	43 e2       	ldi	r20, 0x23	; 35
    185a:	5c ef       	ldi	r21, 0xFC	; 252
    185c:	0e 94 9c 08 	call	0x1138	; 0x1138 <_Z20can_add_id_to_filterhtt>
}
    1860:	08 95       	ret

00001862 <_Z17can_instance_initv>:

void random_number_adc_init()
{
	// AD Control & Status Register A:
	byte reg = (1<<ADEN) | (1<<ADIF) | 0x03;   // prescaler = 0b011
	ADCSRA = reg;
    1862:	83 e9       	ldi	r24, 0x93	; 147
    1864:	80 93 7a 00 	sts	0x007A, r24
	//	Digital Input Disable (reduce power consumption)
	//  We are using ADC2, ADC8, ADC9:
	DIDR0  |=  (1<<ADC3D);
    1868:	80 91 7e 00 	lds	r24, 0x007E
    186c:	88 60       	ori	r24, 0x08	; 8
    186e:	80 93 7e 00 	sts	0x007E, r24
	// HighSpeed Mode & AREF Enable internal circuitry.
	ADCSRB = (1<<ADHSM);
    1872:	80 e8       	ldi	r24, 0x80	; 128
    1874:	80 93 7b 00 	sts	0x007B, r24
byte init_path = 0;

void can_instance_init()
{
	random_number_adc_init();
	word tmp = pick_random_number();		// random time delay
    1878:	0e 94 f4 0b 	call	0x17e8	; 0x17e8 <_Z18pick_random_numberv>
	rand_instance = rand_delay = (tmp & 0xFF);	
    187c:	90 e0       	ldi	r25, 0x00	; 0
    187e:	90 93 bd 02 	sts	0x02BD, r25
    1882:	80 93 bc 02 	sts	0x02BC, r24
    1886:	80 93 be 02 	sts	0x02BE, r24

	// put adc back into mode for POT
	adc_init();
    188a:	0e 94 c1 16 	call	0x2d82	; 0x2d82 <_Z8adc_initv>

	if (Confirmed==NOT_CLAIMED)
    188e:	80 91 ba 02 	lds	r24, 0x02BA
    1892:	88 23       	and	r24, r24
    1894:	51 f0       	breq	.+20     	; 0x18aa <_Z17can_instance_initv+0x48>
		MyInstance= 0;				// start at 0!
	} else {
		// PICK a DELAY TIME
		//MyInstance=0x99;
		init_path  = 2;
		Confirmed = REPORT;
    1896:	82 e0       	ldi	r24, 0x02	; 2
    1898:	80 93 ba 02 	sts	0x02BA, r24
    189c:	82 e8       	ldi	r24, 0x82	; 130
		/* We cannot send a CAN message in this function because it is called from 
		  inside the can_board_msg handler (part of isr() no transmits allowed! b/c they'll
		  generating an infinit loop of interrupts as soon as the transmit is done!)
		  */
	}
	init_path |= 0x80;	
    189e:	80 93 c1 02 	sts	0x02C1, r24
	init_complete = TRUE;
    18a2:	81 e0       	ldi	r24, 0x01	; 1
    18a4:	80 93 bb 02 	sts	0x02BB, r24
}
    18a8:	08 95       	ret
	adc_init();

	if (Confirmed==NOT_CLAIMED)
	{	
		// START AT 0; PICK a DELAY TIME : 
		init_path = 1;
    18aa:	81 e0       	ldi	r24, 0x01	; 1
    18ac:	80 93 c1 02 	sts	0x02C1, r24
		setup_instance_claim_mob();
    18b0:	0e 94 1e 0c 	call	0x183c	; 0x183c <_Z24setup_instance_claim_mobv>
		MyInstance= 0;				// start at 0!
    18b4:	10 92 b9 02 	sts	0x02B9, r1
    18b8:	80 91 c1 02 	lds	r24, 0x02C1
    18bc:	80 68       	ori	r24, 0x80	; 128
		/* We cannot send a CAN message in this function because it is called from 
		  inside the can_board_msg handler (part of isr() no transmits allowed! b/c they'll
		  generating an infinit loop of interrupts as soon as the transmit is done!)
		  */
	}
	init_path |= 0x80;	
    18be:	80 93 c1 02 	sts	0x02C1, r24
	init_complete = TRUE;
    18c2:	81 e0       	ldi	r24, 0x01	; 1
    18c4:	80 93 bb 02 	sts	0x02BB, r24
}
    18c8:	08 95       	ret

000018ca <_Z25can_prep_instance_requestP4sCANh>:
The first data member of the msg contains the id we wish to reserve.

***************************************************************/
//extern byte ResetReason;
void can_prep_instance_request( sCAN* mMsg, byte mRandomInstance )
{
    18ca:	cf 93       	push	r28
    18cc:	df 93       	push	r29
    18ce:	ec 01       	movw	r28, r24
	// instance used to avoid conflicts on the ID_INSTANCE_RESERVE_REQUEST
    mMsg->id 	  	 = create_CAN_eid( ID_INSTANCE_CLAIM, mRandomInstance );
    18d0:	83 e2       	ldi	r24, 0x23	; 35
    18d2:	9c ef       	ldi	r25, 0xFC	; 252
    18d4:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    18d8:	68 83       	st	Y, r22
    18da:	79 83       	std	Y+1, r23	; 0x01
    18dc:	8a 83       	std	Y+2, r24	; 0x02
    18de:	9b 83       	std	Y+3, r25	; 0x03
	mMsg->data[0] 	 = MyInstance;		// Requested value
    18e0:	80 91 b9 02 	lds	r24, 0x02B9
    18e4:	8d 83       	std	Y+5, r24	; 0x05
	mMsg->data[1] 	 = Confirmed;
    18e6:	80 91 ba 02 	lds	r24, 0x02BA
    18ea:	8e 83       	std	Y+6, r24	; 0x06
	mMsg->data[2] 	 = rand_instance;
    18ec:	80 91 be 02 	lds	r24, 0x02BE
    18f0:	8f 83       	std	Y+7, r24	; 0x07
	mMsg->data[3] 	 = init_path;
    18f2:	80 91 c1 02 	lds	r24, 0x02C1
    18f6:	88 87       	std	Y+8, r24	; 0x08
	mMsg->data[4] 	 = ts_state;
    18f8:	80 91 c2 02 	lds	r24, 0x02C2
    18fc:	89 87       	std	Y+9, r24	; 0x09
	mMsg->data[5] 	 = sys_config_byte; 
    18fe:	80 91 3c 03 	lds	r24, 0x033C
    1902:	8a 87       	std	Y+10, r24	; 0x0a
	//mMsg->data[6] 	 = ResetReason;	
    mMsg->header.DLC = 7;
    1904:	8c 81       	ldd	r24, Y+4	; 0x04
    1906:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
    1908:	8e 60       	ori	r24, 0x0E	; 14
    190a:	8c 83       	std	Y+4, r24	; 0x04
}
    190c:	df 91       	pop	r29
    190e:	cf 91       	pop	r28
    1910:	08 95       	ret

00001912 <_Z22can_instance_timeslicev>:



void can_instance_timeslice()
{
	ts_state = 1;
    1912:	81 e0       	ldi	r24, 0x01	; 1
    1914:	80 93 c2 02 	sts	0x02C2, r24
	if (Confirmed==CLAIMED)	  return;		// nothing to do
    1918:	40 91 ba 02 	lds	r20, 0x02BA
    191c:	41 30       	cpi	r20, 0x01	; 1
    191e:	59 f1       	breq	.+86     	; 0x1976 <_Z22can_instance_timeslicev+0x64>
	if (init_complete==FALSE) return;		//
    1920:	80 91 bb 02 	lds	r24, 0x02BB
    1924:	88 23       	and	r24, r24
    1926:	39 f1       	breq	.+78     	; 0x1976 <_Z22can_instance_timeslicev+0x64>
	if (rand_delay-- > 0)	  return;		// wait until our appointed time to claim
    1928:	80 91 bc 02 	lds	r24, 0x02BC
    192c:	90 91 bd 02 	lds	r25, 0x02BD
    1930:	9c 01       	movw	r18, r24
    1932:	21 50       	subi	r18, 0x01	; 1
    1934:	30 40       	sbci	r19, 0x00	; 0
    1936:	30 93 bd 02 	sts	0x02BD, r19
    193a:	20 93 bc 02 	sts	0x02BC, r18
    193e:	00 97       	sbiw	r24, 0x00	; 0
    1940:	d1 f4       	brne	.+52     	; 0x1976 <_Z22can_instance_timeslicev+0x64>
	rand_delay = 1;							// so that it comes back in here next timeslice
    1942:	81 e0       	ldi	r24, 0x01	; 1
    1944:	90 e0       	ldi	r25, 0x00	; 0
    1946:	90 93 bd 02 	sts	0x02BD, r25
    194a:	80 93 bc 02 	sts	0x02BC, r24
	ts_state   = 2;
    194e:	82 e0       	ldi	r24, 0x02	; 2
    1950:	80 93 c2 02 	sts	0x02C2, r24

	if (Confirmed==NOT_CLAIMED)
    1954:	44 23       	and	r20, r20
    1956:	91 f0       	breq	.+36     	; 0x197c <_Z22can_instance_timeslicev+0x6a>
		Confirmed = CLAIM_PENDING;
		can_prep_instance_request( &msg2, rand_instance );
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
		timeout_10ms_mult = 300;				// 3 seconds
	}
	if (Confirmed==REPORT)
    1958:	42 30       	cpi	r20, 0x02	; 2
    195a:	09 f4       	brne	.+2      	; 0x195e <_Z22can_instance_timeslicev+0x4c>
    195c:	5a c0       	rjmp	.+180    	; 0x1a12 <_Z22can_instance_timeslicev+0x100>
		ts_state = 7;
		Confirmed = CLAIMED;
		can_prep_instance_request( &msg2, MyInstance );
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
	}
	if (Confirmed==CLAIM_PENDING)
    195e:	40 32       	cpi	r20, 0x20	; 32
    1960:	39 f1       	breq	.+78     	; 0x19b0 <_Z22can_instance_timeslicev+0x9e>
			Confirmed = NOT_USING_INSTANCES;
		}
		CANPAGE = restore;
		sei();		
	}
	if (Confirmed == DIRTY)			// Dirty bit set?
    1962:	40 38       	cpi	r20, 0x80	; 128
    1964:	09 f4       	brne	.+2      	; 0x1968 <_Z22can_instance_timeslicev+0x56>
    1966:	47 c0       	rjmp	.+142    	; 0x19f6 <_Z22can_instance_timeslicev+0xe4>

		// SEND 1 MORE FOR DEBUG PURPOSES:
		//can_prep_instance_request( &msg2, MyInstance );
		//can_send_msg_no_wait( 0, &msg2    );
	}
	else if (Confirmed == CLEAR_REQUEST)	
    1968:	40 34       	cpi	r20, 0x40	; 64
    196a:	31 f0       	breq	.+12     	; 0x1978 <_Z22can_instance_timeslicev+0x66>
    196c:	80 91 c2 02 	lds	r24, 0x02C2
    1970:	80 68       	ori	r24, 0x80	; 128
		//cli(); save_configuration(); sei();
		// SEND 1 MORE FOR DEBUG PURPOSES:
		//can_prep_instance_request( &msg2, MyInstance );
		//can_send_msg_no_wait			 ( 0, &msg2    );
	}
	ts_state |= 0x80;
    1972:	80 93 c2 02 	sts	0x02C2, r24
    1976:	08 95       	ret

		// SEND 1 MORE FOR DEBUG PURPOSES:
		//can_prep_instance_request( &msg2, MyInstance );
		//can_send_msg_no_wait( 0, &msg2    );
	}
	else if (Confirmed == CLEAR_REQUEST)	
    1978:	86 e8       	ldi	r24, 0x86	; 134
    197a:	fb cf       	rjmp	.-10     	; 0x1972 <_Z22can_instance_timeslicev+0x60>
	rand_delay = 1;							// so that it comes back in here next timeslice
	ts_state   = 2;

	if (Confirmed==NOT_CLAIMED)
	{
		ts_state = 3;
    197c:	83 e0       	ldi	r24, 0x03	; 3
    197e:	80 93 c2 02 	sts	0x02C2, r24
		Confirmed = CLAIM_PENDING;
    1982:	80 e2       	ldi	r24, 0x20	; 32
    1984:	80 93 ba 02 	sts	0x02BA, r24
		can_prep_instance_request( &msg2, rand_instance );
    1988:	8d e8       	ldi	r24, 0x8D	; 141
    198a:	92 e0       	ldi	r25, 0x02	; 2
    198c:	60 91 be 02 	lds	r22, 0x02BE
    1990:	0e 94 65 0c 	call	0x18ca	; 0x18ca <_Z25can_prep_instance_requestP4sCANh>
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
    1994:	80 e0       	ldi	r24, 0x00	; 0
    1996:	6d e8       	ldi	r22, 0x8D	; 141
    1998:	72 e0       	ldi	r23, 0x02	; 2
    199a:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
		timeout_10ms_mult = 300;				// 3 seconds
    199e:	8c e2       	ldi	r24, 0x2C	; 44
    19a0:	91 e0       	ldi	r25, 0x01	; 1
    19a2:	90 93 c0 02 	sts	0x02C0, r25
    19a6:	80 93 bf 02 	sts	0x02BF, r24
    19aa:	40 91 ba 02 	lds	r20, 0x02BA
    19ae:	d4 cf       	rjmp	.-88     	; 0x1958 <_Z22can_instance_timeslicev+0x46>
		can_prep_instance_request( &msg2, MyInstance );
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
	}
	if (Confirmed==CLAIM_PENDING)
	{
		ts_state = 4;	
    19b0:	84 e0       	ldi	r24, 0x04	; 4
    19b2:	80 93 c2 02 	sts	0x02C2, r24
		// Wait for either TXOK or RX ID_INSTANCE_CLAIM (aborts the TX)
		// OR a TIMEOUT 
		cli();
    19b6:	f8 94       	cli
		byte restore = CANPAGE;
    19b8:	20 91 ed 00 	lds	r18, 0x00ED
		CANPAGE 	 = 0x00;
    19bc:	10 92 ed 00 	sts	0x00ED, r1

		if (TXOK_FLAG)
    19c0:	80 91 ee 00 	lds	r24, 0x00EE
    19c4:	86 ff       	sbrs	r24, 6
    19c6:	03 c0       	rjmp	.+6      	; 0x19ce <_Z22can_instance_timeslicev+0xbc>
			// We finished sending, so we claimed it.
			Confirmed = DIRTY;		// save on next timeslice
    19c8:	80 e8       	ldi	r24, 0x80	; 128
    19ca:	80 93 ba 02 	sts	0x02BA, r24
			//   if an incoming ID_INSTANCE_CLAIM comes in with same ID, it will
			//   abort transmission & update Confirmed.
			// It was aborted and MyInstance was bumped.
			// do nothing just wait for next timeslice.
			// Confirmed=NOT_CLAIMED;
		timeout_10ms_mult--;
    19ce:	80 91 bf 02 	lds	r24, 0x02BF
    19d2:	90 91 c0 02 	lds	r25, 0x02C0
    19d6:	01 97       	sbiw	r24, 0x01	; 1
    19d8:	90 93 c0 02 	sts	0x02C0, r25
    19dc:	80 93 bf 02 	sts	0x02BF, r24
		if (timeout_10ms_mult == 0)
    19e0:	00 97       	sbiw	r24, 0x00	; 0
    19e2:	19 f4       	brne	.+6      	; 0x19ea <_Z22can_instance_timeslicev+0xd8>
		{
			//SET_LED_3();
			Confirmed = NOT_USING_INSTANCES;
    19e4:	84 e0       	ldi	r24, 0x04	; 4
    19e6:	80 93 ba 02 	sts	0x02BA, r24
		}
		CANPAGE = restore;
    19ea:	20 93 ed 00 	sts	0x00ED, r18
		sei();		
    19ee:	78 94       	sei
    19f0:	40 91 ba 02 	lds	r20, 0x02BA
    19f4:	b6 cf       	rjmp	.-148    	; 0x1962 <_Z22can_instance_timeslicev+0x50>
	}
	if (Confirmed == DIRTY)			// Dirty bit set?
	{
		ts_state  = 5;
    19f6:	85 e0       	ldi	r24, 0x05	; 5
    19f8:	80 93 c2 02 	sts	0x02C2, r24
		Confirmed = CLAIMED;		// don't save next time, just skip the claiming
    19fc:	81 e0       	ldi	r24, 0x01	; 1
    19fe:	80 93 ba 02 	sts	0x02BA, r24
		
		cli();  save_configuration();  sei();
    1a02:	f8 94       	cli
    1a04:	0e 94 20 16 	call	0x2c40	; 0x2c40 <_Z18save_configurationv>
    1a08:	78 94       	sei
    1a0a:	80 91 c2 02 	lds	r24, 0x02C2
    1a0e:	80 68       	ori	r24, 0x80	; 128
    1a10:	b0 cf       	rjmp	.-160    	; 0x1972 <_Z22can_instance_timeslicev+0x60>
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
		timeout_10ms_mult = 300;				// 3 seconds
	}
	if (Confirmed==REPORT)
	{
		ts_state = 7;
    1a12:	87 e0       	ldi	r24, 0x07	; 7
    1a14:	80 93 c2 02 	sts	0x02C2, r24
		Confirmed = CLAIMED;
    1a18:	81 e0       	ldi	r24, 0x01	; 1
    1a1a:	80 93 ba 02 	sts	0x02BA, r24
		can_prep_instance_request( &msg2, MyInstance );
    1a1e:	8d e8       	ldi	r24, 0x8D	; 141
    1a20:	92 e0       	ldi	r25, 0x02	; 2
    1a22:	60 91 b9 02 	lds	r22, 0x02B9
    1a26:	0e 94 65 0c 	call	0x18ca	; 0x18ca <_Z25can_prep_instance_requestP4sCANh>
		can_send_msg_no_wait	 ( 0, &msg2	);	// no wait here!
    1a2a:	80 e0       	ldi	r24, 0x00	; 0
    1a2c:	6d e8       	ldi	r22, 0x8D	; 141
    1a2e:	72 e0       	ldi	r23, 0x02	; 2
    1a30:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
    1a34:	40 91 ba 02 	lds	r20, 0x02BA
    1a38:	92 cf       	rjmp	.-220    	; 0x195e <_Z22can_instance_timeslicev+0x4c>

00001a3a <_Z23can_prep_instance_queryP4sCAN>:

/* We believe we have an instance claimed.
	Make sure it's unique on the network 
	No-reply  */
void can_prep_instance_query( sCAN* mMsg )
{
    1a3a:	cf 93       	push	r28
    1a3c:	df 93       	push	r29
    1a3e:	ec 01       	movw	r28, r24
	// instance used to avoid conflicts on the ID_INSTANCE_RESERVE_REQUEST 
    mMsg->id 	  = create_CAN_eid( ID_INSTANCE_QUERY, MyInstance );
    1a40:	84 e2       	ldi	r24, 0x24	; 36
    1a42:	9c ef       	ldi	r25, 0xFC	; 252
    1a44:	60 91 b9 02 	lds	r22, 0x02B9
    1a48:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1a4c:	68 83       	st	Y, r22
    1a4e:	79 83       	std	Y+1, r23	; 0x01
    1a50:	8a 83       	std	Y+2, r24	; 0x02
    1a52:	9b 83       	std	Y+3, r25	; 0x03
	mMsg->data[0] = MyInstance;		// Requested value
    1a54:	80 91 b9 02 	lds	r24, 0x02B9
    1a58:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->header.DLC    = 1;
    1a5a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a5c:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr    = 0;
    1a5e:	82 60       	ori	r24, 0x02	; 2
    1a60:	8c 83       	std	Y+4, r24	; 0x04
}
    1a62:	df 91       	pop	r29
    1a64:	cf 91       	pop	r28
    1a66:	08 95       	ret

00001a68 <_Z28can_process_instance_requestP4sCAN>:
/************************************************************
 We received a request.
 ***********************************************************/
void can_process_instance_request( sCAN* mMsg )
{
	byte instance = mMsg->data[0];
    1a68:	fc 01       	movw	r30, r24
    1a6a:	85 81       	ldd	r24, Z+5	; 0x05
	if (MyInstance > instance)	return;  // ignore since someone else is behind the game.
    1a6c:	90 91 b9 02 	lds	r25, 0x02B9
    1a70:	89 17       	cp	r24, r25
    1a72:	18 f0       	brcs	.+6      	; 0x1a7a <_Z28can_process_instance_requestP4sCAN+0x12>

	MyInstance = instance+1;
    1a74:	8f 5f       	subi	r24, 0xFF	; 255
    1a76:	80 93 b9 02 	sts	0x02B9, r24
    1a7a:	08 95       	ret

00001a7c <_Z14create_CAN_eidth>:
	Instance_ID
OUTPUT:
	return - a complete CAN 2.0B id (4 bytes)
**************************************************/
tID		create_CAN_eid( word mIdentifier, byte mInstance )
{
    1a7c:	26 2f       	mov	r18, r22
	tID id;
	id.group.block 	   = (0x00);
	id.group.id 	   = (mIdentifier);
	id.group.instance  = (mInstance);
	return id;
}
    1a7e:	60 e0       	ldi	r22, 0x00	; 0
    1a80:	78 2f       	mov	r23, r24
    1a82:	89 2f       	mov	r24, r25
    1a84:	92 2f       	mov	r25, r18
    1a86:	08 95       	ret

00001a88 <_Z14create_CAN_eidhth>:

tID		create_CAN_eid( byte mBlock, word mIdentifier, byte mInstance	)
{
    1a88:	38 2f       	mov	r19, r24
    1a8a:	26 2f       	mov	r18, r22
    1a8c:	87 2f       	mov	r24, r23
    1a8e:	94 2f       	mov	r25, r20
	tID id;
	id.group.block		= (mBlock);
	id.group.id			= (mIdentifier);
	id.group.instance	= (mInstance);
	return id;
}
    1a90:	63 2f       	mov	r22, r19
    1a92:	72 2f       	mov	r23, r18
    1a94:	08 95       	ret

00001a96 <_Z9get_block6idType>:
bool  id_match   	( tID m1, tID m2 );
bool  instance_match( tID m1, tID m2 ); */

//===================== ACCESSOR FUNCTIONS: ==============================
byte   get_block(  tID mID  )				
{
    1a96:	86 2f       	mov	r24, r22
	return (mID.group.block);
//	return (mID & 0xFF000000) >> 24;
}
    1a98:	08 95       	ret

00001a9a <_Z12get_instance6idType>:
byte   get_instance(  tID mID  )				
{
    1a9a:	87 2f       	mov	r24, r23
	return (mID.group.id);
//	return (mID & 0x000000FF);
}
    1a9c:	08 95       	ret

00001a9e <_Z6get_id6idType>:
word   get_id(  tID mID  )	
{
	return (mID.group.instance);
//	return (mID & 0x00FFFF00) >> 8;
}
    1a9e:	89 2f       	mov	r24, r25
    1aa0:	90 e0       	ldi	r25, 0x00	; 0
    1aa2:	08 95       	ret

00001aa4 <_Z5match6idTypeS_>:

//=================== MATCHING FUNCTIONS: =======================
bool   match( tID m1, tID m2 )
{
	return (m1.full_id == m2.full_id);
    1aa4:	e1 e0       	ldi	r30, 0x01	; 1
    1aa6:	62 17       	cp	r22, r18
    1aa8:	73 07       	cpc	r23, r19
    1aaa:	84 07       	cpc	r24, r20
    1aac:	95 07       	cpc	r25, r21
    1aae:	09 f0       	breq	.+2      	; 0x1ab2 <_Z5match6idTypeS_+0xe>
    1ab0:	e0 e0       	ldi	r30, 0x00	; 0
}
    1ab2:	8e 2f       	mov	r24, r30
    1ab4:	08 95       	ret

00001ab6 <_Z11block_match6idTypeS_>:

bool   block_match( tID m1, tID m2 )
{
	return (m1.group.block == m2.group.block);
    1ab6:	81 e0       	ldi	r24, 0x01	; 1
    1ab8:	62 13       	cpse	r22, r18
    1aba:	80 e0       	ldi	r24, 0x00	; 0
//	return (get_block(m1) == get_block(m2));
}
    1abc:	08 95       	ret

00001abe <_Z8id_match6idTypeS_>:
bool   id_match( tID m1, tID m2 )
{
    1abe:	93 2f       	mov	r25, r19
	return (m1.group.id == m2.group.id);
    1ac0:	27 2f       	mov	r18, r23
    1ac2:	38 2f       	mov	r19, r24
    1ac4:	69 2f       	mov	r22, r25
    1ac6:	74 2f       	mov	r23, r20
    1ac8:	81 e0       	ldi	r24, 0x01	; 1
    1aca:	26 17       	cp	r18, r22
    1acc:	37 07       	cpc	r19, r23
    1ace:	09 f0       	breq	.+2      	; 0x1ad2 <_Z8id_match6idTypeS_+0x14>
    1ad0:	80 e0       	ldi	r24, 0x00	; 0
}
    1ad2:	08 95       	ret

00001ad4 <_Z14instance_match6idTypeh>:
bool   instance_match( tID m1, byte m2 )
{
	return (m1.group.instance == m2);
    1ad4:	81 e0       	ldi	r24, 0x01	; 1
    1ad6:	49 13       	cpse	r20, r25
    1ad8:	80 e0       	ldi	r24, 0x00	; 0
//	return (get_instance(m1) == get_instance(m2));
}
    1ada:	08 95       	ret

00001adc <_Z22set_configure_callbackPFvhE>:
//////////////////////////////////////////////////////////////////////////////
void (*config_call_back)(byte mByteChanged) = NULL;		// Call back function
void set_configure_callback( void (*mCallback)(byte mByteChanged) )
{
	// ByteChanged [1..4] is the config byte which changed.
	config_call_back = mCallback;
    1adc:	90 93 c9 02 	sts	0x02C9, r25
    1ae0:	80 93 c8 02 	sts	0x02C8, r24
}
    1ae4:	08 95       	ret

00001ae6 <_Z27can_prep_board_presence_msgP4sCAN>:
 arrangement" scheme will be worked out later.

The Model should be #defined in the "pin_definitions.h"
****************************************************************************/
void can_prep_board_presence_msg( sCAN* mMsg )
{
    1ae6:	cf 93       	push	r28
    1ae8:	df 93       	push	r29
    1aea:	ec 01       	movw	r28, r24
	mMsg->id  = create_CAN_eid( ID_BOARD_PRESENCE_BROADCAST, MyInstance );
    1aec:	81 e1       	ldi	r24, 0x11	; 17
    1aee:	9c ef       	ldi	r25, 0xFC	; 252
    1af0:	60 91 b9 02 	lds	r22, 0x02B9
    1af4:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1af8:	68 83       	st	Y, r22
    1afa:	79 83       	std	Y+1, r23	; 0x01
    1afc:	8a 83       	std	Y+2, r24	; 0x02
    1afe:	9b 83       	std	Y+3, r25	; 0x03
    mMsg->data[0] = BOARD_MODEL;
    1b00:	82 e0       	ldi	r24, 0x02	; 2
    1b02:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->data[1] = MyInstance;
    1b04:	80 91 b9 02 	lds	r24, 0x02B9
    1b08:	8e 83       	std	Y+6, r24	; 0x06
    mMsg->data[2] = BoardStatus;
    1b0a:	80 91 c3 02 	lds	r24, 0x02C3
    1b0e:	8f 83       	std	Y+7, r24	; 0x07
    mMsg->data[3] = MappedBlock;
    1b10:	80 91 c4 02 	lds	r24, 0x02C4
    1b14:	88 87       	std	Y+8, r24	; 0x08
    mMsg->header.DLC	= 4;
    1b16:	8c 81       	ldd	r24, Y+4	; 0x04
    1b18:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr    = 0;
    1b1a:	88 60       	ori	r24, 0x08	; 8
    1b1c:	8c 83       	std	Y+4, r24	; 0x04
}
    1b1e:	df 91       	pop	r29
    1b20:	cf 91       	pop	r28
    1b22:	08 95       	ret

00001b24 <_Z27can_prep_board_revision_msgP4sCAN>:

void can_prep_board_revision_msg( sCAN* mMsg )
{
    1b24:	cf 93       	push	r28
    1b26:	df 93       	push	r29
    1b28:	ec 01       	movw	r28, r24
	mMsg->id  = create_CAN_eid( ID_BOARD_REVISION, MyInstance );
    1b2a:	82 e1       	ldi	r24, 0x12	; 18
    1b2c:	9c ef       	ldi	r25, 0xFC	; 252
    1b2e:	60 91 b9 02 	lds	r22, 0x02B9
    1b32:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1b36:	68 83       	st	Y, r22
    1b38:	79 83       	std	Y+1, r23	; 0x01
    1b3a:	8a 83       	std	Y+2, r24	; 0x02
    1b3c:	9b 83       	std	Y+3, r25	; 0x03
	mMsg->data[0] = BOARD_MODEL;
    1b3e:	82 e0       	ldi	r24, 0x02	; 2
    1b40:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->data[1] = HARDWARE_REVISION;
    1b42:	81 e4       	ldi	r24, 0x41	; 65
    1b44:	8e 83       	std	Y+6, r24	; 0x06
    mMsg->data[2] = SOFTWARE_MAJOR;
    1b46:	81 e0       	ldi	r24, 0x01	; 1
    1b48:	8f 83       	std	Y+7, r24	; 0x07
    mMsg->data[3] = SOFTWARE_MINOR;
    1b4a:	9f e0       	ldi	r25, 0x0F	; 15
    1b4c:	98 87       	std	Y+8, r25	; 0x08
    mMsg->data[4] = lo(MANUFACTURER);
    1b4e:	89 87       	std	Y+9, r24	; 0x09
    mMsg->data[5] = hi(MANUFACTURER);
    1b50:	1a 86       	std	Y+10, r1	; 0x0a
    mMsg->header.DLC 	= 6;
    1b52:	8c 81       	ldd	r24, Y+4	; 0x04
    1b54:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr    = 0;
    1b56:	8c 60       	ori	r24, 0x0C	; 12
    1b58:	8c 83       	std	Y+4, r24	; 0x04
}
    1b5a:	df 91       	pop	r29
    1b5c:	cf 91       	pop	r28
    1b5e:	08 95       	ret

00001b60 <_Z26can_prep_serial_number_msgP4sCAN>:

void can_prep_serial_number_msg( sCAN* mMsg )
{
    1b60:	cf 93       	push	r28
    1b62:	df 93       	push	r29
    1b64:	ec 01       	movw	r28, r24
	mMsg->id      = create_CAN_eid( ID_BOARD_SERIAL_NUMBER, MyInstance );
    1b66:	83 e1       	ldi	r24, 0x13	; 19
    1b68:	9c ef       	ldi	r25, 0xFC	; 252
    1b6a:	60 91 b9 02 	lds	r22, 0x02B9
    1b6e:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1b72:	68 83       	st	Y, r22
    1b74:	79 83       	std	Y+1, r23	; 0x01
    1b76:	8a 83       	std	Y+2, r24	; 0x02
    1b78:	9b 83       	std	Y+3, r25	; 0x03
	mMsg->data[0] = BOARD_MODEL;
    1b7a:	82 e0       	ldi	r24, 0x02	; 2
    1b7c:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->data[1] = (SerialNumber & 0xFF000000) >> 24;	// MSB first
    1b7e:	86 e5       	ldi	r24, 0x56	; 86
    1b80:	8e 83       	std	Y+6, r24	; 0x06
    mMsg->data[2] = (SerialNumber & 0x00FF0000) >> 16; 
    1b82:	88 e7       	ldi	r24, 0x78	; 120
    1b84:	8f 83       	std	Y+7, r24	; 0x07
    mMsg->data[3] = (SerialNumber & 0x0000FF00) >>  8; 
    1b86:	8c e9       	ldi	r24, 0x9C	; 156
    1b88:	88 87       	std	Y+8, r24	; 0x08
    mMsg->data[4] = (SerialNumber & 0x000000FF) >>  0;	// LSB 
    1b8a:	8e ed       	ldi	r24, 0xDE	; 222
    1b8c:	89 87       	std	Y+9, r24	; 0x09
    mMsg->header.DLC = 5;
    1b8e:	8c 81       	ldd	r24, Y+4	; 0x04
    1b90:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
    1b92:	8a 60       	ori	r24, 0x0A	; 10
    1b94:	8c 83       	std	Y+4, r24	; 0x04
}
    1b96:	df 91       	pop	r29
    1b98:	cf 91       	pop	r28
    1b9a:	08 95       	ret

00001b9c <_Z30can_prep_board_description_msgP4sCAN>:

void can_prep_board_description_msg( sCAN* mMsg )
{
    1b9c:	cf 93       	push	r28
    1b9e:	df 93       	push	r29
    1ba0:	ec 01       	movw	r28, r24
	byte chars_sent = 0;
	mMsg->id  = create_CAN_eid( ID_BOARD_DESCRIPTION, MyInstance );
    1ba2:	84 e1       	ldi	r24, 0x14	; 20
    1ba4:	9c ef       	ldi	r25, 0xFC	; 252
    1ba6:	60 91 b9 02 	lds	r22, 0x02B9
    1baa:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1bae:	68 83       	st	Y, r22
    1bb0:	79 83       	std	Y+1, r23	; 0x01
    1bb2:	8a 83       	std	Y+2, r24	; 0x02
    1bb4:	9b 83       	std	Y+3, r25	; 0x03
    mMsg->data[0] = Starting_Index;
    1bb6:	80 91 c5 02 	lds	r24, 0x02C5
    1bba:	8d 83       	std	Y+5, r24	; 0x05
    1bbc:	90 e0       	ldi	r25, 0x00	; 0
    mMsg->data[4] = (SerialNumber & 0x000000FF) >>  0;	// LSB 
    mMsg->header.DLC = 5;
    mMsg->header.rtr = 0;
}

void can_prep_board_description_msg( sCAN* mMsg )
    1bbe:	de 01       	movw	r26, r28
    1bc0:	16 96       	adiw	r26, 0x06	; 6
    1bc2:	9c 01       	movw	r18, r24
    1bc4:	28 5f       	subi	r18, 0xF8	; 248
    1bc6:	3f 4f       	sbci	r19, 0xFF	; 255
	mMsg->id  = create_CAN_eid( ID_BOARD_DESCRIPTION, MyInstance );
    mMsg->data[0] = Starting_Index;
    byte length = min(8, strlen(BoardDescription));
    
   	for (int i=0; i<length; i++, chars_sent++)
	    mMsg->data[i+1] = pgm_read_byte(BoardDescription+Starting_Index+i);
    1bc8:	fc 01       	movw	r30, r24
    1bca:	e4 58       	subi	r30, 0x84	; 132
    1bcc:	ff 4f       	sbci	r31, 0xFF	; 255
    1bce:	e4 91       	lpm	r30, Z+
    1bd0:	ed 93       	st	X+, r30
    1bd2:	01 96       	adiw	r24, 0x01	; 1
	byte chars_sent = 0;
	mMsg->id  = create_CAN_eid( ID_BOARD_DESCRIPTION, MyInstance );
    mMsg->data[0] = Starting_Index;
    byte length = min(8, strlen(BoardDescription));
    
   	for (int i=0; i<length; i++, chars_sent++)
    1bd4:	82 17       	cp	r24, r18
    1bd6:	93 07       	cpc	r25, r19
    1bd8:	b9 f7       	brne	.-18     	; 0x1bc8 <_Z30can_prep_board_description_msgP4sCAN+0x2c>
	    mMsg->data[i+1] = pgm_read_byte(BoardDescription+Starting_Index+i);

    mMsg->header.DLC = chars_sent+1;
    1bda:	8c 81       	ldd	r24, Y+4	; 0x04
    1bdc:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr = 0;
    1bde:	82 61       	ori	r24, 0x12	; 18
    1be0:	8c 83       	std	Y+4, r24	; 0x04
}
    1be2:	df 91       	pop	r29
    1be4:	cf 91       	pop	r28
    1be6:	08 95       	ret

00001be8 <_Z24can_board_presence_replyv>:
			contains the 4 bit pattern.  If the board only has 3 leds, then they 
			will use the lowest 3 bits of this nibble.
**************************************************************/
void can_board_presence_reply(  )
{
 	switch(Board_presence_response_type)
    1be8:	80 91 ca 02 	lds	r24, 0x02CA
    1bec:	81 30       	cpi	r24, 0x01	; 1
    1bee:	d9 f0       	breq	.+54     	; 0x1c26 <_Z24can_board_presence_replyv+0x3e>
    1bf0:	81 30       	cpi	r24, 0x01	; 1
    1bf2:	28 f0       	brcs	.+10     	; 0x1bfe <_Z24can_board_presence_replyv+0x16>
    1bf4:	82 30       	cpi	r24, 0x02	; 2
    1bf6:	09 f1       	breq	.+66     	; 0x1c3a <_Z24can_board_presence_replyv+0x52>
    1bf8:	83 30       	cpi	r24, 0x03	; 3
    1bfa:	59 f0       	breq	.+22     	; 0x1c12 <_Z24can_board_presence_replyv+0x2a>
    1bfc:	08 95       	ret
	{
	case 0 :can_prep_board_presence_msg	( &msg2    );
    1bfe:	8d e8       	ldi	r24, 0x8D	; 141
    1c00:	92 e0       	ldi	r25, 0x02	; 2
    1c02:	0e 94 73 0d 	call	0x1ae6	; 0x1ae6 <_Z27can_prep_board_presence_msgP4sCAN>
			can_send_msg_no_wait		( 2, &msg2 );
    1c06:	82 e0       	ldi	r24, 0x02	; 2
    1c08:	6d e8       	ldi	r22, 0x8D	; 141
    1c0a:	72 e0       	ldi	r23, 0x02	; 2
    1c0c:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
			break;
    1c10:	08 95       	ret
			can_send_msg_no_wait		( 2, &msg2 );
			break;
	case 2 :can_prep_serial_number_msg 	( &msg2    );		
			can_send_msg_no_wait		( 2, &msg2 );
			break;
	case 3 :can_prep_board_description_msg	( &msg2    );
    1c12:	8d e8       	ldi	r24, 0x8D	; 141
    1c14:	92 e0       	ldi	r25, 0x02	; 2
    1c16:	0e 94 ce 0d 	call	0x1b9c	; 0x1b9c <_Z30can_prep_board_description_msgP4sCAN>
			can_send_msg_no_wait			( 2, &msg2 );
    1c1a:	82 e0       	ldi	r24, 0x02	; 2
    1c1c:	6d e8       	ldi	r22, 0x8D	; 141
    1c1e:	72 e0       	ldi	r23, 0x02	; 2
    1c20:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
    1c24:	08 95       	ret
 	switch(Board_presence_response_type)
	{
	case 0 :can_prep_board_presence_msg	( &msg2    );
			can_send_msg_no_wait		( 2, &msg2 );
			break;
	case 1 :can_prep_board_revision_msg	( &msg2    );
    1c26:	8d e8       	ldi	r24, 0x8D	; 141
    1c28:	92 e0       	ldi	r25, 0x02	; 2
    1c2a:	0e 94 92 0d 	call	0x1b24	; 0x1b24 <_Z27can_prep_board_revision_msgP4sCAN>
			can_send_msg_no_wait		( 2, &msg2 );
    1c2e:	82 e0       	ldi	r24, 0x02	; 2
    1c30:	6d e8       	ldi	r22, 0x8D	; 141
    1c32:	72 e0       	ldi	r23, 0x02	; 2
    1c34:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
			break;
    1c38:	08 95       	ret
	case 2 :can_prep_serial_number_msg 	( &msg2    );		
    1c3a:	8d e8       	ldi	r24, 0x8D	; 141
    1c3c:	92 e0       	ldi	r25, 0x02	; 2
    1c3e:	0e 94 b0 0d 	call	0x1b60	; 0x1b60 <_Z26can_prep_serial_number_msgP4sCAN>
			can_send_msg_no_wait		( 2, &msg2 );
    1c42:	82 e0       	ldi	r24, 0x02	; 2
    1c44:	6d e8       	ldi	r22, 0x8D	; 141
    1c46:	72 e0       	ldi	r23, 0x02	; 2
    1c48:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
			break;
    1c4c:	08 95       	ret

00001c4e <_Z19can_board_timeslicev>:
/* Sends the queued message 
	This actually is called every 20ms.
*/
void can_board_timeslice()
{	
	if ((System_Send_Status&0x01)==1) {			// Send channel 1 msg !
    1c4e:	80 91 c6 02 	lds	r24, 0x02C6
    1c52:	80 fd       	sbrc	r24, 0
    1c54:	59 c0       	rjmp	.+178    	; 0x1d08 <_Z19can_board_timeslicev+0xba>
		can_send_msg_no_wait( 0, &msg1 );
		System_Send_Status &= (~0x01);
	}
	if ((System_Send_Status&0x02)==2) {			// Send channel 2 msg !
    1c56:	81 fd       	sbrc	r24, 1
    1c58:	4c c0       	rjmp	.+152    	; 0x1cf2 <_Z19can_board_timeslicev+0xa4>
		can_send_msg_no_wait( 2, &msg2 );
		System_Send_Status &= (~0x02);
	}
	if ((System_Send_Status&0x04)==4) {			// Reread Configuration & send
    1c5a:	82 fd       	sbrc	r24, 2
    1c5c:	35 c0       	rjmp	.+106    	; 0x1cc8 <_Z19can_board_timeslicev+0x7a>
		can_prep_instance_request( &msg2, MyInstance );
		can_send_msg_no_wait( 0, &msg2 );
		System_Send_Status &= (~0x04);		
		sei();
	}
	if ((System_Send_Status&0x08)==0x08) {		// Save Configuration 
    1c5e:	83 fd       	sbrc	r24, 3
    1c60:	26 c0       	rjmp	.+76     	; 0x1cae <_Z19can_board_timeslicev+0x60>
		save_configuration();
		led_on(4);
		System_Send_Status &= (~0x08);
		sei();
	}
	if ((System_Send_Status&0x10)==0x10) {		// Save all calibration & send
    1c62:	84 fd       	sbrc	r24, 4
    1c64:	1a c0       	rjmp	.+52     	; 0x1c9a <_Z19can_board_timeslicev+0x4c>
		cli(); 
		save_cal();
		System_Send_Status &= (~0x10);
		sei();
	}
	if ((System_Send_Status & 0x20)==0x20) {	// Board presence:
    1c66:	85 ff       	sbrs	r24, 5
    1c68:	0d c0       	rjmp	.+26     	; 0x1c84 <_Z19can_board_timeslicev+0x36>
		// To prevent collisions between boards, delay by the instance id
		// assigned to this board.  (Should be unique on the network).		
		if ((Board_presence_delay--)==0)
    1c6a:	80 91 04 01 	lds	r24, 0x0104
    1c6e:	90 91 05 01 	lds	r25, 0x0105
    1c72:	9c 01       	movw	r18, r24
    1c74:	21 50       	subi	r18, 0x01	; 1
    1c76:	30 40       	sbci	r19, 0x00	; 0
    1c78:	30 93 05 01 	sts	0x0105, r19
    1c7c:	20 93 04 01 	sts	0x0104, r18
    1c80:	00 97       	sbiw	r24, 0x00	; 0
    1c82:	09 f0       	breq	.+2      	; 0x1c86 <_Z19can_board_timeslicev+0x38>
    1c84:	08 95       	ret
		{
			cli();
    1c86:	f8 94       	cli
			can_board_presence_reply( );
    1c88:	0e 94 f4 0d 	call	0x1be8	; 0x1be8 <_Z24can_board_presence_replyv>
			System_Send_Status &= (~0x20);
    1c8c:	80 91 c6 02 	lds	r24, 0x02C6
    1c90:	8f 7d       	andi	r24, 0xDF	; 223
    1c92:	80 93 c6 02 	sts	0x02C6, r24
			sei();
    1c96:	78 94       	sei
    1c98:	08 95       	ret
		led_on(4);
		System_Send_Status &= (~0x08);
		sei();
	}
	if ((System_Send_Status&0x10)==0x10) {		// Save all calibration & send
		cli(); 
    1c9a:	f8 94       	cli
		save_cal();
    1c9c:	0e 94 e2 06 	call	0xdc4	; 0xdc4 <_Z8save_calv>
		System_Send_Status &= (~0x10);
    1ca0:	80 91 c6 02 	lds	r24, 0x02C6
    1ca4:	8f 7e       	andi	r24, 0xEF	; 239
    1ca6:	80 93 c6 02 	sts	0x02C6, r24
		sei();
    1caa:	78 94       	sei
    1cac:	dc cf       	rjmp	.-72     	; 0x1c66 <_Z19can_board_timeslicev+0x18>
		can_send_msg_no_wait( 0, &msg2 );
		System_Send_Status &= (~0x04);		
		sei();
	}
	if ((System_Send_Status&0x08)==0x08) {		// Save Configuration 
		cli();
    1cae:	f8 94       	cli
		save_configuration();
    1cb0:	0e 94 20 16 	call	0x2c40	; 0x2c40 <_Z18save_configurationv>
		led_on(4);
    1cb4:	84 e0       	ldi	r24, 0x04	; 4
    1cb6:	0e 94 35 11 	call	0x226a	; 0x226a <_Z6led_onh>
		System_Send_Status &= (~0x08);
    1cba:	80 91 c6 02 	lds	r24, 0x02C6
    1cbe:	87 7f       	andi	r24, 0xF7	; 247
    1cc0:	80 93 c6 02 	sts	0x02C6, r24
		sei();
    1cc4:	78 94       	sei
    1cc6:	cd cf       	rjmp	.-102    	; 0x1c62 <_Z19can_board_timeslicev+0x14>
	if ((System_Send_Status&0x02)==2) {			// Send channel 2 msg !
		can_send_msg_no_wait( 2, &msg2 );
		System_Send_Status &= (~0x02);
	}
	if ((System_Send_Status&0x04)==4) {			// Reread Configuration & send
		cli();
    1cc8:	f8 94       	cli
		// RUIN VALUES TO PROVE THE READ WORKS! no, it works.
		//MyInstance=0xAA;  Confirmed=0xAA;  sys_config_byte=0xAA;		
		read_configuration();
    1cca:	0e 94 7a 16 	call	0x2cf4	; 0x2cf4 <_Z18read_configurationv>
		can_prep_instance_request( &msg2, MyInstance );
    1cce:	8d e8       	ldi	r24, 0x8D	; 141
    1cd0:	92 e0       	ldi	r25, 0x02	; 2
    1cd2:	60 91 b9 02 	lds	r22, 0x02B9
    1cd6:	0e 94 65 0c 	call	0x18ca	; 0x18ca <_Z25can_prep_instance_requestP4sCANh>
		can_send_msg_no_wait( 0, &msg2 );
    1cda:	80 e0       	ldi	r24, 0x00	; 0
    1cdc:	6d e8       	ldi	r22, 0x8D	; 141
    1cde:	72 e0       	ldi	r23, 0x02	; 2
    1ce0:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
		System_Send_Status &= (~0x04);		
    1ce4:	80 91 c6 02 	lds	r24, 0x02C6
    1ce8:	8b 7f       	andi	r24, 0xFB	; 251
    1cea:	80 93 c6 02 	sts	0x02C6, r24
		sei();
    1cee:	78 94       	sei
    1cf0:	b6 cf       	rjmp	.-148    	; 0x1c5e <_Z19can_board_timeslicev+0x10>
	if ((System_Send_Status&0x01)==1) {			// Send channel 1 msg !
		can_send_msg_no_wait( 0, &msg1 );
		System_Send_Status &= (~0x01);
	}
	if ((System_Send_Status&0x02)==2) {			// Send channel 2 msg !
		can_send_msg_no_wait( 2, &msg2 );
    1cf2:	82 e0       	ldi	r24, 0x02	; 2
    1cf4:	6d e8       	ldi	r22, 0x8D	; 141
    1cf6:	72 e0       	ldi	r23, 0x02	; 2
    1cf8:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
		System_Send_Status &= (~0x02);
    1cfc:	80 91 c6 02 	lds	r24, 0x02C6
    1d00:	8d 7f       	andi	r24, 0xFD	; 253
    1d02:	80 93 c6 02 	sts	0x02C6, r24
    1d06:	a9 cf       	rjmp	.-174    	; 0x1c5a <_Z19can_board_timeslicev+0xc>
	This actually is called every 20ms.
*/
void can_board_timeslice()
{	
	if ((System_Send_Status&0x01)==1) {			// Send channel 1 msg !
		can_send_msg_no_wait( 0, &msg1 );
    1d08:	80 e0       	ldi	r24, 0x00	; 0
    1d0a:	6e e7       	ldi	r22, 0x7E	; 126
    1d0c:	72 e0       	ldi	r23, 0x02	; 2
    1d0e:	0e 94 c7 0a 	call	0x158e	; 0x158e <_Z20can_send_msg_no_waithP4sCAN>
		System_Send_Status &= (~0x01);
    1d12:	80 91 c6 02 	lds	r24, 0x02C6
    1d16:	8e 7f       	andi	r24, 0xFE	; 254
    1d18:	80 93 c6 02 	sts	0x02C6, r24
    1d1c:	9c cf       	rjmp	.-200    	; 0x1c56 <_Z19can_board_timeslicev+0x8>

00001d1e <_Z18can_prep_configureP4sCAN>:
    mMsg->header.DLC = chars_sent+1;
    mMsg->header.rtr = 0;
}

void can_prep_configure( sCAN* mMsg )
{
    1d1e:	cf 93       	push	r28
    1d20:	df 93       	push	r29
    1d22:	ec 01       	movw	r28, r24
	mMsg->id  = create_CAN_eid( ID_SYSTEM_CONFIGURE_REPORT, MyInstance );
    1d24:	87 e2       	ldi	r24, 0x27	; 39
    1d26:	9c ef       	ldi	r25, 0xFC	; 252
    1d28:	60 91 b9 02 	lds	r22, 0x02B9
    1d2c:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1d30:	68 83       	st	Y, r22
    1d32:	79 83       	std	Y+1, r23	; 0x01
    1d34:	8a 83       	std	Y+2, r24	; 0x02
    1d36:	9b 83       	std	Y+3, r25	; 0x03
    mMsg->data[0] = config_byte_1;
    1d38:	80 91 38 03 	lds	r24, 0x0338
    1d3c:	8d 83       	std	Y+5, r24	; 0x05
    mMsg->data[1] = config_byte_2;
    1d3e:	80 91 39 03 	lds	r24, 0x0339
    1d42:	8e 83       	std	Y+6, r24	; 0x06
    mMsg->data[2] = config_byte_3;
    1d44:	80 91 3a 03 	lds	r24, 0x033A
    1d48:	8f 83       	std	Y+7, r24	; 0x07
    mMsg->data[3] = config_byte_4;
    1d4a:	80 91 3b 03 	lds	r24, 0x033B
    1d4e:	88 87       	std	Y+8, r24	; 0x08
    mMsg->header.DLC	= 4;
    1d50:	8c 81       	ldd	r24, Y+4	; 0x04
    1d52:	80 7e       	andi	r24, 0xE0	; 224
    mMsg->header.rtr    = 0;
    1d54:	88 60       	ori	r24, 0x08	; 8
    1d56:	8c 83       	std	Y+4, r24	; 0x04
}
    1d58:	df 91       	pop	r29
    1d5a:	cf 91       	pop	r28
    1d5c:	08 95       	ret

00001d5e <_Z23can_board_msg_responderP4sCAN>:
   specify the board which board the LED is intended for.  Since this
   filtering will likely be in hardware, we don't need to check this
   in the CAN software callback function.
**********************************************************************/
BOOL can_board_msg_responder( sCAN* mMsg )
{
    1d5e:	cf 93       	push	r28
    1d60:	df 93       	push	r29
    1d62:	ec 01       	movw	r28, r24
	if ( match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, MyInstance)) ||
    1d64:	85 e1       	ldi	r24, 0x15	; 21
    1d66:	90 e0       	ldi	r25, 0x00	; 0
    1d68:	60 91 b9 02 	lds	r22, 0x02B9
    1d6c:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1d70:	9b 01       	movw	r18, r22
    1d72:	ac 01       	movw	r20, r24
    1d74:	68 81       	ld	r22, Y
    1d76:	79 81       	ldd	r23, Y+1	; 0x01
    1d78:	8a 81       	ldd	r24, Y+2	; 0x02
    1d7a:	9b 81       	ldd	r25, Y+3	; 0x03
    1d7c:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <_Z5match6idTypeS_>
    1d80:	88 23       	and	r24, r24
    1d82:	39 f0       	breq	.+14     	; 0x1d92 <_Z23can_board_msg_responderP4sCAN+0x34>
	     match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, 0xFF)) )
	{
		can_parse_led_request( mMsg );				// in leds.c 
    1d84:	ce 01       	movw	r24, r28
    1d86:	0e 94 a1 11 	call	0x2342	; 0x2342 <_Z21can_parse_led_requestP4sCAN>
		return TRUE;
    1d8a:	81 e0       	ldi	r24, 0x01	; 1
		}
		return TRUE;
	}
	//MotorState = MOTOR_REQUEST_PENDING;
	return FALSE;
}
    1d8c:	df 91       	pop	r29
    1d8e:	cf 91       	pop	r28
    1d90:	08 95       	ret
   in the CAN software callback function.
**********************************************************************/
BOOL can_board_msg_responder( sCAN* mMsg )
{
	if ( match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, MyInstance)) ||
	     match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, 0xFF)) )
    1d92:	85 e1       	ldi	r24, 0x15	; 21
    1d94:	90 e0       	ldi	r25, 0x00	; 0
    1d96:	6f ef       	ldi	r22, 0xFF	; 255
    1d98:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1d9c:	9b 01       	movw	r18, r22
    1d9e:	ac 01       	movw	r20, r24
    1da0:	68 81       	ld	r22, Y
    1da2:	79 81       	ldd	r23, Y+1	; 0x01
    1da4:	8a 81       	ldd	r24, Y+2	; 0x02
    1da6:	9b 81       	ldd	r25, Y+3	; 0x03
    1da8:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <_Z5match6idTypeS_>
   filtering will likely be in hardware, we don't need to check this
   in the CAN software callback function.
**********************************************************************/
BOOL can_board_msg_responder( sCAN* mMsg )
{
	if ( match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, MyInstance)) ||
    1dac:	88 23       	and	r24, r24
    1dae:	51 f7       	brne	.-44     	; 0x1d84 <_Z23can_board_msg_responderP4sCAN+0x26>
	     match( mMsg->id, create_CAN_eid			(ID_SYSTEM_LED_REQUEST, 0xFF)) )
	{
		can_parse_led_request( mMsg );				// in leds.c 
		return TRUE;
	}
	else if ( id_match( mMsg->id, create_CAN_eid	(ID_BOARD_PRESENCE_REQUEST, 0)) )
    1db0:	80 e1       	ldi	r24, 0x10	; 16
    1db2:	9c ef       	ldi	r25, 0xFC	; 252
    1db4:	60 e0       	ldi	r22, 0x00	; 0
    1db6:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1dba:	9b 01       	movw	r18, r22
    1dbc:	ac 01       	movw	r20, r24
    1dbe:	68 81       	ld	r22, Y
    1dc0:	79 81       	ldd	r23, Y+1	; 0x01
    1dc2:	8a 81       	ldd	r24, Y+2	; 0x02
    1dc4:	9b 81       	ldd	r25, Y+3	; 0x03
    1dc6:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <_Z8id_match6idTypeS_>
    1dca:	88 23       	and	r24, r24
    1dcc:	91 f0       	breq	.+36     	; 0x1df2 <_Z23can_board_msg_responderP4sCAN+0x94>
			There's contention.
			Need to delay by the instance number of timeslices.
			See can_board_timeslice_100ms() below.
		*/
		//protected_led_on( 3 );
		System_Send_Status			 |=0x20;
    1dce:	80 91 c6 02 	lds	r24, 0x02C6
    1dd2:	80 62       	ori	r24, 0x20	; 32
    1dd4:	80 93 c6 02 	sts	0x02C6, r24
		Board_presence_response_type = mMsg->data[0];
    1dd8:	8d 81       	ldd	r24, Y+5	; 0x05
    1dda:	80 93 ca 02 	sts	0x02CA, r24
		Board_presence_delay 		 = MyInstance;
    1dde:	80 91 b9 02 	lds	r24, 0x02B9
    1de2:	80 93 04 01 	sts	0x0104, r24
    1de6:	10 92 05 01 	sts	0x0105, r1
		return TRUE;
    1dea:	81 e0       	ldi	r24, 0x01	; 1
		}
		return TRUE;
	}
	//MotorState = MOTOR_REQUEST_PENDING;
	return FALSE;
}
    1dec:	df 91       	pop	r29
    1dee:	cf 91       	pop	r28
    1df0:	08 95       	ret
		System_Send_Status			 |=0x20;
		Board_presence_response_type = mMsg->data[0];
		Board_presence_delay 		 = MyInstance;
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid		(ID_SYSTEM_CONFIGURE, MyInstance)) )
    1df2:	82 e2       	ldi	r24, 0x22	; 34
    1df4:	9c ef       	ldi	r25, 0xFC	; 252
    1df6:	60 91 b9 02 	lds	r22, 0x02B9
    1dfa:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1dfe:	9b 01       	movw	r18, r22
    1e00:	ac 01       	movw	r20, r24
    1e02:	68 81       	ld	r22, Y
    1e04:	79 81       	ldd	r23, Y+1	; 0x01
    1e06:	8a 81       	ldd	r24, Y+2	; 0x02
    1e08:	9b 81       	ldd	r25, Y+3	; 0x03
    1e0a:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <_Z5match6idTypeS_>
    1e0e:	88 23       	and	r24, r24
    1e10:	f1 f0       	breq	.+60     	; 0x1e4e <_Z23can_board_msg_responderP4sCAN+0xf0>
	{
		if ( (mMsg->data[0] & 0x10) == 0x10)		// Read Config command
    1e12:	8d 81       	ldd	r24, Y+5	; 0x05
    1e14:	84 ff       	sbrs	r24, 4
    1e16:	14 c0       	rjmp	.+40     	; 0x1e40 <_Z23can_board_msg_responderP4sCAN+0xe2>
		{
			can_prep_configure( &msg1 );
    1e18:	8e e7       	ldi	r24, 0x7E	; 126
    1e1a:	92 e0       	ldi	r25, 0x02	; 2
    1e1c:	0e 94 8f 0e 	call	0x1d1e	; 0x1d1e <_Z18can_prep_configureP4sCAN>
			System_Send_Status = 1;
    1e20:	81 e0       	ldi	r24, 0x01	; 1
    1e22:	80 93 c6 02 	sts	0x02C6, r24
			can_parse_configure_request( mMsg );	// in configuration.c
			System_Send_Status = 8;					// Save configuration!
		}
		// May want a callback here as well.  Some modules need to do things
		// as a consequence - ie accelerometers needs to send a special code
		if (config_call_back != NULL)
    1e26:	e0 91 c8 02 	lds	r30, 0x02C8
    1e2a:	f0 91 c9 02 	lds	r31, 0x02C9
    1e2e:	30 97       	sbiw	r30, 0x00	; 0
    1e30:	19 f1       	breq	.+70     	; 0x1e78 <_Z23can_board_msg_responderP4sCAN+0x11a>
			config_call_back( mMsg->data[0] & 0x0F );
    1e32:	8d 81       	ldd	r24, Y+5	; 0x05
    1e34:	8f 70       	andi	r24, 0x0F	; 15
    1e36:	09 95       	icall
		return TRUE;
    1e38:	81 e0       	ldi	r24, 0x01	; 1
		}
		return TRUE;
	}
	//MotorState = MOTOR_REQUEST_PENDING;
	return FALSE;
}
    1e3a:	df 91       	pop	r29
    1e3c:	cf 91       	pop	r28
    1e3e:	08 95       	ret
		if ( (mMsg->data[0] & 0x10) == 0x10)		// Read Config command
		{
			can_prep_configure( &msg1 );
			System_Send_Status = 1;
		} else { 
			can_parse_configure_request( mMsg );	// in configuration.c
    1e40:	ce 01       	movw	r24, r28
    1e42:	0e 94 3f 15 	call	0x2a7e	; 0x2a7e <_Z27can_parse_configure_requestP4sCAN>
			System_Send_Status = 8;					// Save configuration!
    1e46:	88 e0       	ldi	r24, 0x08	; 8
    1e48:	80 93 c6 02 	sts	0x02C6, r24
    1e4c:	ec cf       	rjmp	.-40     	; 0x1e26 <_Z23can_board_msg_responderP4sCAN+0xc8>
		// as a consequence - ie accelerometers needs to send a special code
		if (config_call_back != NULL)
			config_call_back( mMsg->data[0] & 0x0F );
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, MyInstance)) ||
    1e4e:	81 e2       	ldi	r24, 0x21	; 33
    1e50:	9c ef       	ldi	r25, 0xFC	; 252
    1e52:	60 91 b9 02 	lds	r22, 0x02B9
    1e56:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1e5a:	9b 01       	movw	r18, r22
    1e5c:	ac 01       	movw	r20, r24
    1e5e:	68 81       	ld	r22, Y
    1e60:	79 81       	ldd	r23, Y+1	; 0x01
    1e62:	8a 81       	ldd	r24, Y+2	; 0x02
    1e64:	9b 81       	ldd	r25, Y+3	; 0x03
    1e66:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <_Z5match6idTypeS_>
    1e6a:	88 23       	and	r24, r24
    1e6c:	39 f0       	breq	.+14     	; 0x1e7c <_Z23can_board_msg_responderP4sCAN+0x11e>
		      match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, 0xFF)) )
	{
		System_Send_Status=8;
    1e6e:	88 e0       	ldi	r24, 0x08	; 8
    1e70:	80 93 c6 02 	sts	0x02C6, r24
		//ShutDownState = SHUTDOWN_PENDING;
		return TRUE;
    1e74:	81 e0       	ldi	r24, 0x01	; 1
    1e76:	8a cf       	rjmp	.-236    	; 0x1d8c <_Z23can_board_msg_responderP4sCAN+0x2e>
					
					// MyInstance updated in process function below.
			} else if (Confirmed == NOT_CLAIMED)
				can_process_instance_request( mMsg );	// bumps the MyInstance
		}
		return TRUE;
    1e78:	81 e0       	ldi	r24, 0x01	; 1
    1e7a:	88 cf       	rjmp	.-240    	; 0x1d8c <_Z23can_board_msg_responderP4sCAN+0x2e>
		if (config_call_back != NULL)
			config_call_back( mMsg->data[0] & 0x0F );
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, MyInstance)) ||
		      match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, 0xFF)) )
    1e7c:	81 e2       	ldi	r24, 0x21	; 33
    1e7e:	9c ef       	ldi	r25, 0xFC	; 252
    1e80:	6f ef       	ldi	r22, 0xFF	; 255
    1e82:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1e86:	9b 01       	movw	r18, r22
    1e88:	ac 01       	movw	r20, r24
    1e8a:	68 81       	ld	r22, Y
    1e8c:	79 81       	ldd	r23, Y+1	; 0x01
    1e8e:	8a 81       	ldd	r24, Y+2	; 0x02
    1e90:	9b 81       	ldd	r25, Y+3	; 0x03
    1e92:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <_Z5match6idTypeS_>
		// as a consequence - ie accelerometers needs to send a special code
		if (config_call_back != NULL)
			config_call_back( mMsg->data[0] & 0x0F );
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_SYSTEM_SHUT_DOWN, MyInstance)) ||
    1e96:	88 23       	and	r24, r24
    1e98:	51 f7       	brne	.-44     	; 0x1e6e <_Z23can_board_msg_responderP4sCAN+0x110>
	{
		System_Send_Status=8;
		//ShutDownState = SHUTDOWN_PENDING;
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_INSTANCE_ASSIGN, MyInstance)) )
    1e9a:	85 e2       	ldi	r24, 0x25	; 37
    1e9c:	9c ef       	ldi	r25, 0xFC	; 252
    1e9e:	60 91 b9 02 	lds	r22, 0x02B9
    1ea2:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1ea6:	9b 01       	movw	r18, r22
    1ea8:	ac 01       	movw	r20, r24
    1eaa:	68 81       	ld	r22, Y
    1eac:	79 81       	ldd	r23, Y+1	; 0x01
    1eae:	8a 81       	ldd	r24, Y+2	; 0x02
    1eb0:	9b 81       	ldd	r25, Y+3	; 0x03
    1eb2:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <_Z5match6idTypeS_>
    1eb6:	88 23       	and	r24, r24
    1eb8:	49 f5       	brne	.+82     	; 0x1f0c <_Z23can_board_msg_responderP4sCAN+0x1ae>
		//save_configuration();					// maybe shouldn't do here in ISR.
   		can_remove_instance_from_filter( 1 );	// move before MyInstance
		can_add_instance_to_filter     ( 1, MyInstance );
		return TRUE;
	}
	else if (match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, MyInstance)) || 
    1eba:	86 e2       	ldi	r24, 0x26	; 38
    1ebc:	9c ef       	ldi	r25, 0xFC	; 252
    1ebe:	60 91 b9 02 	lds	r22, 0x02B9
    1ec2:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1ec6:	9b 01       	movw	r18, r22
    1ec8:	ac 01       	movw	r20, r24
    1eca:	68 81       	ld	r22, Y
    1ecc:	79 81       	ldd	r23, Y+1	; 0x01
    1ece:	8a 81       	ldd	r24, Y+2	; 0x02
    1ed0:	9b 81       	ldd	r25, Y+3	; 0x03
    1ed2:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <_Z5match6idTypeS_>
    1ed6:	88 23       	and	r24, r24
    1ed8:	79 f1       	breq	.+94     	; 0x1f38 <_Z23can_board_msg_responderP4sCAN+0x1da>
	         match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, 0xFF)) )
	{
		if (mMsg->header.DLC == 2)
    1eda:	8c 81       	ldd	r24, Y+4	; 0x04
    1edc:	8e 71       	andi	r24, 0x1E	; 30
    1ede:	84 30       	cpi	r24, 0x04	; 4
    1ee0:	59 f6       	brne	.-106    	; 0x1e78 <_Z23can_board_msg_responderP4sCAN+0x11a>
		{
			word passcode = (mMsg->data[0]<<8) | (mMsg->data[1]);		
    1ee2:	3d 81       	ldd	r19, Y+5	; 0x05
    1ee4:	20 e0       	ldi	r18, 0x00	; 0
    1ee6:	8e 81       	ldd	r24, Y+6	; 0x06
    1ee8:	90 e0       	ldi	r25, 0x00	; 0
    1eea:	82 2b       	or	r24, r18
    1eec:	93 2b       	or	r25, r19
			byte match  = (passcode == 0x1234);
			/* DONT CALL THIS: make_system_new_board( passcode );  We do the sequencing immediately
			   and therefore the NewBoard never has to (and should not) ever get changed. 
			   As it's name implies, it is only once per board - after the manufacturer. */
			if (match)
    1eee:	22 e1       	ldi	r18, 0x12	; 18
    1ef0:	84 33       	cpi	r24, 0x34	; 52
    1ef2:	92 07       	cpc	r25, r18
    1ef4:	09 f6       	brne	.-126    	; 0x1e78 <_Z23can_board_msg_responderP4sCAN+0x11a>
			{			
				init_path 	  = 0x55;
    1ef6:	85 e5       	ldi	r24, 0x55	; 85
    1ef8:	80 93 c1 02 	sts	0x02C1, r24
				init_complete = FALSE;
    1efc:	10 92 bb 02 	sts	0x02BB, r1
				Confirmed     = NOT_CLAIMED;
    1f00:	10 92 ba 02 	sts	0x02BA, r1
				can_instance_init();		// This fires off the sequencing right away.
    1f04:	0e 94 31 0c 	call	0x1862	; 0x1862 <_Z17can_instance_initv>
											// no wait till next boot.  This works well!
			}
		}
		return TRUE;
    1f08:	81 e0       	ldi	r24, 0x01	; 1
    1f0a:	40 cf       	rjmp	.-384    	; 0x1d8c <_Z23can_board_msg_responderP4sCAN+0x2e>
		//ShutDownState = SHUTDOWN_PENDING;
		return TRUE;
	}
	else if ( match( mMsg->id, create_CAN_eid	(ID_INSTANCE_ASSIGN, MyInstance)) )
	{
		Confirmed  = CLAIMED;
    1f0c:	81 e0       	ldi	r24, 0x01	; 1
    1f0e:	80 93 ba 02 	sts	0x02BA, r24
		MyInstance = mMsg->data[0];
    1f12:	8d 81       	ldd	r24, Y+5	; 0x05
    1f14:	80 93 b9 02 	sts	0x02B9, r24
		System_Send_Status |= 0x08;
    1f18:	80 91 c6 02 	lds	r24, 0x02C6
    1f1c:	88 60       	ori	r24, 0x08	; 8
    1f1e:	80 93 c6 02 	sts	0x02C6, r24
		//save_configuration();					// maybe shouldn't do here in ISR.
   		can_remove_instance_from_filter( 1 );	// move before MyInstance
    1f22:	81 e0       	ldi	r24, 0x01	; 1
    1f24:	0e 94 5a 08 	call	0x10b4	; 0x10b4 <_Z31can_remove_instance_from_filterh>
		can_add_instance_to_filter     ( 1, MyInstance );
    1f28:	60 91 b9 02 	lds	r22, 0x02B9
    1f2c:	81 e0       	ldi	r24, 0x01	; 1
    1f2e:	70 e0       	ldi	r23, 0x00	; 0
    1f30:	0e 94 2a 08 	call	0x1054	; 0x1054 <_Z26can_add_instance_to_filterht>
		return TRUE;
    1f34:	81 e0       	ldi	r24, 0x01	; 1
    1f36:	2a cf       	rjmp	.-428    	; 0x1d8c <_Z23can_board_msg_responderP4sCAN+0x2e>
	}
	else if (match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, MyInstance)) || 
	         match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, 0xFF)) )
    1f38:	86 e2       	ldi	r24, 0x26	; 38
    1f3a:	9c ef       	ldi	r25, 0xFC	; 252
    1f3c:	6f ef       	ldi	r22, 0xFF	; 255
    1f3e:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1f42:	9b 01       	movw	r18, r22
    1f44:	ac 01       	movw	r20, r24
    1f46:	68 81       	ld	r22, Y
    1f48:	79 81       	ldd	r23, Y+1	; 0x01
    1f4a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f4c:	9b 81       	ldd	r25, Y+3	; 0x03
    1f4e:	0e 94 52 0d 	call	0x1aa4	; 0x1aa4 <_Z5match6idTypeS_>
		//save_configuration();					// maybe shouldn't do here in ISR.
   		can_remove_instance_from_filter( 1 );	// move before MyInstance
		can_add_instance_to_filter     ( 1, MyInstance );
		return TRUE;
	}
	else if (match( mMsg->id, create_CAN_eid	(ID_INSTANCE_RESTART, MyInstance)) || 
    1f52:	88 23       	and	r24, r24
    1f54:	11 f6       	brne	.-124    	; 0x1eda <_Z23can_board_msg_responderP4sCAN+0x17c>
											// no wait till next boot.  This works well!
			}
		}
		return TRUE;
	}	
	else if ( id_match( mMsg->id, create_CAN_eid	(ID_INSTANCE_CLAIM, 0)) )
    1f56:	83 e2       	ldi	r24, 0x23	; 35
    1f58:	9c ef       	ldi	r25, 0xFC	; 252
    1f5a:	60 e0       	ldi	r22, 0x00	; 0
    1f5c:	0e 94 3e 0d 	call	0x1a7c	; 0x1a7c <_Z14create_CAN_eidth>
    1f60:	9b 01       	movw	r18, r22
    1f62:	ac 01       	movw	r20, r24
    1f64:	68 81       	ld	r22, Y
    1f66:	79 81       	ldd	r23, Y+1	; 0x01
    1f68:	8a 81       	ldd	r24, Y+2	; 0x02
    1f6a:	9b 81       	ldd	r25, Y+3	; 0x03
    1f6c:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <_Z8id_match6idTypeS_>
    1f70:	88 23       	and	r24, r24
    1f72:	09 f4       	brne	.+2      	; 0x1f76 <_Z23can_board_msg_responderP4sCAN+0x218>
    1f74:	0b cf       	rjmp	.-490    	; 0x1d8c <_Z23can_board_msg_responderP4sCAN+0x2e>
		// Abort any ID_INSTANCE_CLAIM, TX pending.
		// unless it already was sucessfully transmitted.
		//  Do not use : get_instance(mMsg->id) because during the sequence, the 
		//  id is the random delay number.  The actual id is in the message!
		byte instance = mMsg->data[0];
		if (instance == MyInstance) 
    1f76:	9d 81       	ldd	r25, Y+5	; 0x05
    1f78:	80 91 b9 02 	lds	r24, 0x02B9
    1f7c:	98 17       	cp	r25, r24
    1f7e:	09 f0       	breq	.+2      	; 0x1f82 <_Z23can_board_msg_responderP4sCAN+0x224>
    1f80:	7b cf       	rjmp	.-266    	; 0x1e78 <_Z23can_board_msg_responderP4sCAN+0x11a>
		{
			if (Confirmed == CLAIM_PENDING)
    1f82:	80 91 ba 02 	lds	r24, 0x02BA
    1f86:	80 32       	cpi	r24, 0x20	; 32
    1f88:	41 f0       	breq	.+16     	; 0x1f9a <_Z23can_board_msg_responderP4sCAN+0x23c>
	
					Confirmed = NOT_CLAIMED; 			// 
					can_process_instance_request( mMsg );	// bumps the MyInstance	
					
					// MyInstance updated in process function below.
			} else if (Confirmed == NOT_CLAIMED)
    1f8a:	88 23       	and	r24, r24
    1f8c:	09 f0       	breq	.+2      	; 0x1f90 <_Z23can_board_msg_responderP4sCAN+0x232>
    1f8e:	74 cf       	rjmp	.-280    	; 0x1e78 <_Z23can_board_msg_responderP4sCAN+0x11a>
				can_process_instance_request( mMsg );	// bumps the MyInstance
    1f90:	ce 01       	movw	r24, r28
    1f92:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <_Z28can_process_instance_requestP4sCAN>
		}
		return TRUE;
    1f96:	81 e0       	ldi	r24, 0x01	; 1
    1f98:	f9 ce       	rjmp	.-526    	; 0x1d8c <_Z23can_board_msg_responderP4sCAN+0x2e>
					// This code is part of the CAN ISR().  So the CANPAGE is already
					// directed at the Receive buffer.  We want to terminate the Transmit
					// which is on a different MOB.
					// ABORT TRANSMIT MOB FOR ID_INSTANCE_CLAIM :
					int8_t savecanpage;
					savecanpage = CANPAGE;         		// Save current MOB
    1f9a:	90 91 ed 00 	lds	r25, 0x00ED
					CANPAGE = (INSTANCE_TX_MOB<<4);     // Selects MOB with highest priority interrupt
    1f9e:	80 e3       	ldi	r24, 0x30	; 48
    1fa0:	80 93 ed 00 	sts	0x00ED, r24
					Can_mob_abort();					// 
    1fa4:	80 91 ef 00 	lds	r24, 0x00EF
    1fa8:	8f 73       	andi	r24, 0x3F	; 63
    1faa:	80 93 ef 00 	sts	0x00EF, r24
					CANPAGE = savecanpage;      		// Restore original MOB   				
    1fae:	90 93 ed 00 	sts	0x00ED, r25
	
					Confirmed = NOT_CLAIMED; 			// 
    1fb2:	10 92 ba 02 	sts	0x02BA, r1
					can_process_instance_request( mMsg );	// bumps the MyInstance	
    1fb6:	ce 01       	movw	r24, r28
    1fb8:	0e 94 34 0d 	call	0x1a68	; 0x1a68 <_Z28can_process_instance_requestP4sCAN>
					
					// MyInstance updated in process function below.
			} else if (Confirmed == NOT_CLAIMED)
				can_process_instance_request( mMsg );	// bumps the MyInstance
		}
		return TRUE;
    1fbc:	81 e0       	ldi	r24, 0x01	; 1
    1fbe:	e6 ce       	rjmp	.-564    	; 0x1d8c <_Z23can_board_msg_responderP4sCAN+0x2e>

00001fc0 <_Z11FindMailBox6idType>:
struct sCAN Received[MAX_CAN_MSG_MEMORY_SIZE];
byte RxHead = 0;
byte RxTail = 0;

byte FindMailBox( tID mID )
{
    1fc0:	ef 92       	push	r14
    1fc2:	ff 92       	push	r15
    1fc4:	0f 93       	push	r16
    1fc6:	1f 93       	push	r17
    1fc8:	cf 93       	push	r28
    1fca:	df 93       	push	r29
    1fcc:	7b 01       	movw	r14, r22
    1fce:	8c 01       	movw	r16, r24
	for (int i=0; i<MAX_CAN_MSG_MEMORY_SIZE; i++)
    1fd0:	c0 e0       	ldi	r28, 0x00	; 0
    1fd2:	d0 e0       	ldi	r29, 0x00	; 0
		if ( id_match(mID, Received[i].id) )
    1fd4:	ce 01       	movw	r24, r28
    1fd6:	88 0f       	add	r24, r24
    1fd8:	99 1f       	adc	r25, r25
    1fda:	8c 0f       	add	r24, r28
    1fdc:	9d 1f       	adc	r25, r29
    1fde:	fc 01       	movw	r30, r24
    1fe0:	ee 0f       	add	r30, r30
    1fe2:	ff 1f       	adc	r31, r31
    1fe4:	ee 0f       	add	r30, r30
    1fe6:	ff 1f       	adc	r31, r31
    1fe8:	e8 0f       	add	r30, r24
    1fea:	f9 1f       	adc	r31, r25
    1fec:	e5 53       	subi	r30, 0x35	; 53
    1fee:	fd 4f       	sbci	r31, 0xFD	; 253
    1ff0:	20 81       	ld	r18, Z
    1ff2:	31 81       	ldd	r19, Z+1	; 0x01
    1ff4:	42 81       	ldd	r20, Z+2	; 0x02
    1ff6:	53 81       	ldd	r21, Z+3	; 0x03
    1ff8:	c8 01       	movw	r24, r16
    1ffa:	b7 01       	movw	r22, r14
    1ffc:	0e 94 5f 0d 	call	0x1abe	; 0x1abe <_Z8id_match6idTypeS_>
    2000:	88 23       	and	r24, r24
    2002:	61 f4       	brne	.+24     	; 0x201c <_Z11FindMailBox6idType+0x5c>
byte RxHead = 0;
byte RxTail = 0;

byte FindMailBox( tID mID )
{
	for (int i=0; i<MAX_CAN_MSG_MEMORY_SIZE; i++)
    2004:	21 96       	adiw	r28, 0x01	; 1
    2006:	c6 30       	cpi	r28, 0x06	; 6
    2008:	d1 05       	cpc	r29, r1
    200a:	21 f7       	brne	.-56     	; 0x1fd4 <_Z11FindMailBox6idType+0x14>
		if ( id_match(mID, Received[i].id) )
			return i;
	return 0xFF;
    200c:	8f ef       	ldi	r24, 0xFF	; 255
}
    200e:	df 91       	pop	r29
    2010:	cf 91       	pop	r28
    2012:	1f 91       	pop	r17
    2014:	0f 91       	pop	r16
    2016:	ff 90       	pop	r15
    2018:	ef 90       	pop	r14
    201a:	08 95       	ret

byte FindMailBox( tID mID )
{
	for (int i=0; i<MAX_CAN_MSG_MEMORY_SIZE; i++)
		if ( id_match(mID, Received[i].id) )
			return i;
    201c:	8c 2f       	mov	r24, r28
	return 0xFF;
}
    201e:	df 91       	pop	r29
    2020:	cf 91       	pop	r28
    2022:	1f 91       	pop	r17
    2024:	0f 91       	pop	r16
    2026:	ff 90       	pop	r15
    2028:	ef 90       	pop	r14
    202a:	08 95       	ret

0000202c <_Z12copy_can_msgP4sCANS0_>:

void copy_can_msg( struct sCAN* mDest, struct sCAN* mSrc )
{
	memcpy( (void*)mDest, (void*)mSrc, sizeof(struct sCAN) );	
    202c:	28 2f       	mov	r18, r24
    202e:	39 2f       	mov	r19, r25
    2030:	d9 01       	movw	r26, r18
    2032:	86 2f       	mov	r24, r22
    2034:	97 2f       	mov	r25, r23
    2036:	fc 01       	movw	r30, r24
    2038:	8f e0       	ldi	r24, 0x0F	; 15
    203a:	01 90       	ld	r0, Z+
    203c:	0d 92       	st	X+, r0
    203e:	81 50       	subi	r24, 0x01	; 1
    2040:	e1 f7       	brne	.-8      	; 0x203a <_Z12copy_can_msgP4sCANS0_+0xe>
}
    2042:	08 95       	ret

00002044 <_Z16addNormalHistoryP4sCAN>:
		addMailboxHistory( mMsg );
	//if (isConfigured4(MAILBOX_HISTORY_OP_MODE))		
}

void addNormalHistory( struct sCAN* mMsg )
{
    2044:	bc 01       	movw	r22, r24
	copy_can_msg( &(Received[RxHead]), mMsg );	
    2046:	80 91 25 03 	lds	r24, 0x0325
    204a:	90 e0       	ldi	r25, 0x00	; 0
    204c:	9c 01       	movw	r18, r24
    204e:	22 0f       	add	r18, r18
    2050:	33 1f       	adc	r19, r19
    2052:	28 0f       	add	r18, r24
    2054:	39 1f       	adc	r19, r25
    2056:	c9 01       	movw	r24, r18
    2058:	88 0f       	add	r24, r24
    205a:	99 1f       	adc	r25, r25
    205c:	88 0f       	add	r24, r24
    205e:	99 1f       	adc	r25, r25
    2060:	82 0f       	add	r24, r18
    2062:	93 1f       	adc	r25, r19
    2064:	85 53       	subi	r24, 0x35	; 53
    2066:	9d 4f       	sbci	r25, 0xFD	; 253
    2068:	0e 94 16 10 	call	0x202c	; 0x202c <_Z12copy_can_msgP4sCANS0_>
	RxHead++;
    206c:	80 91 25 03 	lds	r24, 0x0325
    2070:	8f 5f       	subi	r24, 0xFF	; 255
    2072:	80 93 25 03 	sts	0x0325, r24
	if (RxHead>=MAX_CAN_MSG_MEMORY_SIZE)
    2076:	86 30       	cpi	r24, 0x06	; 6
    2078:	10 f0       	brcs	.+4      	; 0x207e <_Z16addNormalHistoryP4sCAN+0x3a>
		RxHead = 0;
    207a:	10 92 25 03 	sts	0x0325, r1
    207e:	08 95       	ret

00002080 <_Z17addMailboxHistoryP4sCAN>:
}

void addMailboxHistory( struct sCAN* mMsg )
{
    2080:	cf 93       	push	r28
    2082:	df 93       	push	r29
    2084:	ec 01       	movw	r28, r24
	byte index = FindMailBox( mMsg->id );
    2086:	68 81       	ld	r22, Y
    2088:	79 81       	ldd	r23, Y+1	; 0x01
    208a:	8a 81       	ldd	r24, Y+2	; 0x02
    208c:	9b 81       	ldd	r25, Y+3	; 0x03
    208e:	0e 94 e0 0f 	call	0x1fc0	; 0x1fc0 <_Z11FindMailBox6idType>
	if (index == 0xFF)
    2092:	8f 3f       	cpi	r24, 0xFF	; 255
    2094:	a9 f0       	breq	.+42     	; 0x20c0 <_Z17addMailboxHistoryP4sCAN+0x40>
		RxHead++;
		if (RxHead>=MAX_CAN_MSG_MEMORY_SIZE)
			RxHead = 0;
	}
	else {
		copy_can_msg( &(Received[index]), mMsg );	
    2096:	90 e0       	ldi	r25, 0x00	; 0
    2098:	9c 01       	movw	r18, r24
    209a:	22 0f       	add	r18, r18
    209c:	33 1f       	adc	r19, r19
    209e:	28 0f       	add	r18, r24
    20a0:	39 1f       	adc	r19, r25
    20a2:	c9 01       	movw	r24, r18
    20a4:	88 0f       	add	r24, r24
    20a6:	99 1f       	adc	r25, r25
    20a8:	88 0f       	add	r24, r24
    20aa:	99 1f       	adc	r25, r25
    20ac:	82 0f       	add	r24, r18
    20ae:	93 1f       	adc	r25, r19
    20b0:	85 53       	subi	r24, 0x35	; 53
    20b2:	9d 4f       	sbci	r25, 0xFD	; 253
    20b4:	be 01       	movw	r22, r28
    20b6:	0e 94 16 10 	call	0x202c	; 0x202c <_Z12copy_can_msgP4sCANS0_>
		//	Text_Out("MailBox="); lcd_draw_byte( index );
	}
}
    20ba:	df 91       	pop	r29
    20bc:	cf 91       	pop	r28
    20be:	08 95       	ret
{
	byte index = FindMailBox( mMsg->id );
	if (index == 0xFF)
	{
		//Text_Out("NewMailBox");
		copy_can_msg( &(Received[RxHead]), mMsg );
    20c0:	80 91 25 03 	lds	r24, 0x0325
    20c4:	90 e0       	ldi	r25, 0x00	; 0
    20c6:	9c 01       	movw	r18, r24
    20c8:	22 0f       	add	r18, r18
    20ca:	33 1f       	adc	r19, r19
    20cc:	28 0f       	add	r18, r24
    20ce:	39 1f       	adc	r19, r25
    20d0:	c9 01       	movw	r24, r18
    20d2:	88 0f       	add	r24, r24
    20d4:	99 1f       	adc	r25, r25
    20d6:	88 0f       	add	r24, r24
    20d8:	99 1f       	adc	r25, r25
    20da:	82 0f       	add	r24, r18
    20dc:	93 1f       	adc	r25, r19
    20de:	85 53       	subi	r24, 0x35	; 53
    20e0:	9d 4f       	sbci	r25, 0xFD	; 253
    20e2:	be 01       	movw	r22, r28
    20e4:	0e 94 16 10 	call	0x202c	; 0x202c <_Z12copy_can_msgP4sCANS0_>
		RxHead++;
    20e8:	80 91 25 03 	lds	r24, 0x0325
    20ec:	8f 5f       	subi	r24, 0xFF	; 255
    20ee:	80 93 25 03 	sts	0x0325, r24
		if (RxHead>=MAX_CAN_MSG_MEMORY_SIZE)
    20f2:	86 30       	cpi	r24, 0x06	; 6
    20f4:	10 f3       	brcs	.-60     	; 0x20ba <_Z17addMailboxHistoryP4sCAN+0x3a>
			RxHead = 0;
    20f6:	10 92 25 03 	sts	0x0325, r1
	}
	else {
		copy_can_msg( &(Received[index]), mMsg );	
		//	Text_Out("MailBox="); lcd_draw_byte( index );
	}
}
    20fa:	df 91       	pop	r29
    20fc:	cf 91       	pop	r28
    20fe:	08 95       	ret

00002100 <_Z12QueueMessageP4sCAN>:
inline byte isConfigured3(byte Test)	{  return ((config_byte_3 & Test)>0); };
inline byte isConfigured4(byte Test)	{  return ((config_byte_4 & Test)>0); };
    2100:	20 91 3b 03 	lds	r18, 0x033B
	memcpy( (void*)mDest, (void*)mSrc, sizeof(struct sCAN) );	
}

void QueueMessage( struct sCAN* mMsg )
{
	if (isConfigured4(NORMAL_HISTORY_OP_MODE))
    2104:	21 fd       	sbrc	r18, 1
    2106:	03 c0       	rjmp	.+6      	; 0x210e <_Z12QueueMessageP4sCAN+0xe>
		addNormalHistory ( mMsg );
	else 
		addMailboxHistory( mMsg );
    2108:	0e 94 40 10 	call	0x2080	; 0x2080 <_Z17addMailboxHistoryP4sCAN>
    210c:	08 95       	ret
}

void QueueMessage( struct sCAN* mMsg )
{
	if (isConfigured4(NORMAL_HISTORY_OP_MODE))
		addNormalHistory ( mMsg );
    210e:	0e 94 22 10 	call	0x2044	; 0x2044 <_Z16addNormalHistoryP4sCAN>
    2112:	08 95       	ret

00002114 <_Z15RetrieveMessagev>:
    2114:	80 91 3b 03 	lds	r24, 0x033B
}

// Return :  TRUE means message was retrieved.  FALSE => none.
struct sCAN* RetrieveMessage( )
{
	if (isConfigured4(NORMAL_HISTORY_OP_MODE))
    2118:	81 ff       	sbrs	r24, 1
    211a:	1b c0       	rjmp	.+54     	; 0x2152 <_Z15RetrieveMessagev+0x3e>
	{
		if (RxTail == RxHead)
    211c:	20 91 26 03 	lds	r18, 0x0326
    2120:	80 91 25 03 	lds	r24, 0x0325
    2124:	28 17       	cp	r18, r24
    2126:	c9 f0       	breq	.+50     	; 0x215a <_Z15RetrieveMessagev+0x46>
		{
			RxTail = 0;
			RxHead = 0;
			return NULL;
		} else {		
			return GetMessagePtr( RxTail++ );
    2128:	82 2f       	mov	r24, r18
    212a:	8f 5f       	subi	r24, 0xFF	; 255
    212c:	80 93 26 03 	sts	0x0326, r24
	return NULL;
}

struct sCAN* GetMessagePtr( byte mIndex )
{
	return &(Received[mIndex]);
    2130:	30 e0       	ldi	r19, 0x00	; 0
		{
			RxTail = 0;
			RxHead = 0;
			return NULL;
		} else {		
			return GetMessagePtr( RxTail++ );
    2132:	c9 01       	movw	r24, r18
    2134:	88 0f       	add	r24, r24
    2136:	99 1f       	adc	r25, r25
    2138:	82 0f       	add	r24, r18
    213a:	93 1f       	adc	r25, r19
    213c:	9c 01       	movw	r18, r24
    213e:	22 0f       	add	r18, r18
    2140:	33 1f       	adc	r19, r19
    2142:	22 0f       	add	r18, r18
    2144:	33 1f       	adc	r19, r19
    2146:	28 0f       	add	r18, r24
    2148:	39 1f       	adc	r19, r25
    214a:	25 53       	subi	r18, 0x35	; 53
    214c:	3d 4f       	sbci	r19, 0xFD	; 253
		}
	}
	return NULL;
}
    214e:	c9 01       	movw	r24, r18
    2150:	08 95       	ret
			return NULL;
		} else {		
			return GetMessagePtr( RxTail++ );
		}
	}
	return NULL;
    2152:	20 e0       	ldi	r18, 0x00	; 0
    2154:	30 e0       	ldi	r19, 0x00	; 0
}
    2156:	c9 01       	movw	r24, r18
    2158:	08 95       	ret
{
	if (isConfigured4(NORMAL_HISTORY_OP_MODE))
	{
		if (RxTail == RxHead)
		{
			RxTail = 0;
    215a:	10 92 26 03 	sts	0x0326, r1
			RxHead = 0;
    215e:	10 92 25 03 	sts	0x0325, r1
			return NULL;
    2162:	20 e0       	ldi	r18, 0x00	; 0
    2164:	30 e0       	ldi	r19, 0x00	; 0
    2166:	f3 cf       	rjmp	.-26     	; 0x214e <_Z15RetrieveMessagev+0x3a>

00002168 <_Z13GetMessagePtrh>:
	return NULL;
}

struct sCAN* GetMessagePtr( byte mIndex )
{
	return &(Received[mIndex]);
    2168:	90 e0       	ldi	r25, 0x00	; 0
    216a:	ac 01       	movw	r20, r24
    216c:	44 0f       	add	r20, r20
    216e:	55 1f       	adc	r21, r21
    2170:	48 0f       	add	r20, r24
    2172:	59 1f       	adc	r21, r25
    2174:	9a 01       	movw	r18, r20
    2176:	22 0f       	add	r18, r18
    2178:	33 1f       	adc	r19, r19
    217a:	22 0f       	add	r18, r18
    217c:	33 1f       	adc	r19, r19
    217e:	24 0f       	add	r18, r20
    2180:	35 1f       	adc	r19, r21
    2182:	25 53       	subi	r18, 0x35	; 53
    2184:	3d 4f       	sbci	r19, 0xFD	; 253
}
    2186:	c9 01       	movw	r24, r18
    2188:	08 95       	ret

0000218a <_Z15CAN_Q_Timeslicev>:
void CAN_Q_Timeslice()
{
	//SET_LED_1();
	/* The CAN ISR() will be adding the messages to this Que. So
	   here we dispatch them.	*/
	struct sCAN* msg = RetrieveMessage();
    218a:	0e 94 8a 10 	call	0x2114	; 0x2114 <_Z15RetrieveMessagev>
	if (msg)
    218e:	00 97       	sbiw	r24, 0x00	; 0
    2190:	21 f0       	breq	.+8      	; 0x219a <_Z15CAN_Q_Timeslicev+0x10>
	{
		SET_LED_2();
    2192:	59 9a       	sbi	0x0b, 1	; 11
    2194:	20 91 3b 03 	lds	r18, 0x033B
		if (isConfigured4(NORMAL_HISTORY_OP_MODE))
    2198:	21 ff       	sbrs	r18, 1
    219a:	08 95       	ret
			can_file_message( msg );
    219c:	0e 94 2f 01 	call	0x25e	; 0x25e <_Z16can_file_messageP4sCAN>
    21a0:	08 95       	ret

000021a2 <_Z9init_ledsv>:
	DDR will always be output for both and is set in the pwm_init() code.
		
*/
void init_leds()
{	// OUTPUTS:
	System_LED_Control.systemMode = SYSTEM_LED_MODE_DEVICE;
    21a2:	10 92 28 03 	sts	0x0328, r1
	System_LED_Control.pattern    = 0;
    21a6:	10 92 27 03 	sts	0x0327, r1

#ifdef LED_1
	LED_1_DDR |= (1<<LED_1);
    21aa:	50 9a       	sbi	0x0a, 0	; 10
#endif
#ifdef LED_2
	LED_2_DDR |= (1<<LED_2);
    21ac:	51 9a       	sbi	0x0a, 1	; 10
#endif
#ifdef LED_3
	LED_3_DDR |= (1<<LED_3);
    21ae:	56 9a       	sbi	0x0a, 6	; 10
#endif
#ifdef LED_4
	LED_4_DDR |= (1<<LED_4);
    21b0:	57 9a       	sbi	0x0a, 7	; 10
#endif
  	RESET_LED_1();
    21b2:	58 98       	cbi	0x0b, 0	; 11
	RESET_LED_2();
    21b4:	59 98       	cbi	0x0b, 1	; 11
	RESET_LED_3();
    21b6:	5e 98       	cbi	0x0b, 6	; 11
	RESET_LED_4();
    21b8:	5f 98       	cbi	0x0b, 7	; 11
}
    21ba:	08 95       	ret

000021bc <_Z16protected_led_onh>:

/* Not to be called by any user outside of this file! */
void protected_led_on(byte mindex)
{
  switch(mindex)
    21bc:	82 30       	cpi	r24, 0x02	; 2
    21be:	69 f0       	breq	.+26     	; 0x21da <_Z16protected_led_onh+0x1e>
    21c0:	83 30       	cpi	r24, 0x03	; 3
    21c2:	28 f0       	brcs	.+10     	; 0x21ce <_Z16protected_led_onh+0x12>
    21c4:	83 30       	cpi	r24, 0x03	; 3
    21c6:	59 f0       	breq	.+22     	; 0x21de <_Z16protected_led_onh+0x22>
    21c8:	84 30       	cpi	r24, 0x04	; 4
    21ca:	29 f0       	breq	.+10     	; 0x21d6 <_Z16protected_led_onh+0x1a>
    21cc:	08 95       	ret
    21ce:	81 30       	cpi	r24, 0x01	; 1
    21d0:	e9 f7       	brne	.-6      	; 0x21cc <_Z16protected_led_onh+0x10>
  {
   case 1:  if(LED_1_2_USEABLE)  SET_LED_1();  break;
    21d2:	58 9a       	sbi	0x0b, 0	; 11
    21d4:	08 95       	ret
   case 2:  if(LED_1_2_USEABLE)  SET_LED_2();  break;
   case 3:  SET_LED_3();  break;
   case 4:  SET_LED_4();  break;
    21d6:	5f 9a       	sbi	0x0b, 7	; 11
    21d8:	08 95       	ret
void protected_led_on(byte mindex)
{
  switch(mindex)
  {
   case 1:  if(LED_1_2_USEABLE)  SET_LED_1();  break;
   case 2:  if(LED_1_2_USEABLE)  SET_LED_2();  break;
    21da:	59 9a       	sbi	0x0b, 1	; 11
    21dc:	08 95       	ret
   case 3:  SET_LED_3();  break;
    21de:	5e 9a       	sbi	0x0b, 6	; 11
    21e0:	08 95       	ret

000021e2 <_Z17protected_led_offh>:
  }
}
/* Not to be called by any user outside of this file! */
void protected_led_off(byte mindex)
{
  switch(mindex)
    21e2:	82 30       	cpi	r24, 0x02	; 2
    21e4:	69 f0       	breq	.+26     	; 0x2200 <_Z17protected_led_offh+0x1e>
    21e6:	83 30       	cpi	r24, 0x03	; 3
    21e8:	28 f0       	brcs	.+10     	; 0x21f4 <_Z17protected_led_offh+0x12>
    21ea:	83 30       	cpi	r24, 0x03	; 3
    21ec:	59 f0       	breq	.+22     	; 0x2204 <_Z17protected_led_offh+0x22>
    21ee:	84 30       	cpi	r24, 0x04	; 4
    21f0:	29 f0       	breq	.+10     	; 0x21fc <_Z17protected_led_offh+0x1a>
    21f2:	08 95       	ret
    21f4:	81 30       	cpi	r24, 0x01	; 1
    21f6:	e9 f7       	brne	.-6      	; 0x21f2 <_Z17protected_led_offh+0x10>
  {
   case 1:  if(LED_1_2_USEABLE) RESET_LED_1();  break;
    21f8:	58 98       	cbi	0x0b, 0	; 11
    21fa:	08 95       	ret
   case 2:  if(LED_1_2_USEABLE) RESET_LED_2();  break;
   case 3:  RESET_LED_3();  break;
   case 4:  RESET_LED_4();  break;
    21fc:	5f 98       	cbi	0x0b, 7	; 11
    21fe:	08 95       	ret
void protected_led_off(byte mindex)
{
  switch(mindex)
  {
   case 1:  if(LED_1_2_USEABLE) RESET_LED_1();  break;
   case 2:  if(LED_1_2_USEABLE) RESET_LED_2();  break;
    2200:	59 98       	cbi	0x0b, 1	; 11
    2202:	08 95       	ret
   case 3:  RESET_LED_3();  break;
    2204:	5e 98       	cbi	0x0b, 6	; 11
    2206:	08 95       	ret

00002208 <_Z11strobe_ledsh>:
byte strobe_leds( byte mOn )
{
	static byte counter= STROBE_SPEED;	
	static byte i=1;

	if ((System_LED_Control.systemMode == SYSTEM_LED_MODE_DEVICE) ||
    2208:	90 91 28 03 	lds	r25, 0x0328
    220c:	99 23       	and	r25, r25
    220e:	21 f0       	breq	.+8      	; 0x2218 <_Z11strobe_ledsh+0x10>
    2210:	92 30       	cpi	r25, 0x02	; 2
    2212:	11 f0       	breq	.+4      	; 0x2218 <_Z11strobe_ledsh+0x10>
		(System_LED_Control.systemMode == SYSTEM_LED_MODE_STROBE))
	{
		if (counter-->0)	return FALSE;
    2214:	80 e0       	ldi	r24, 0x00	; 0
    2216:	08 95       	ret
    2218:	90 91 09 01 	lds	r25, 0x0109
    221c:	29 2f       	mov	r18, r25
    221e:	21 50       	subi	r18, 0x01	; 1
    2220:	20 93 09 01 	sts	0x0109, r18
    2224:	99 23       	and	r25, r25
    2226:	b1 f7       	brne	.-20     	; 0x2214 <_Z11strobe_ledsh+0xc>
		counter = STROBE_SPEED;
    2228:	9a e0       	ldi	r25, 0x0A	; 10
    222a:	90 93 09 01 	sts	0x0109, r25
		if (mOn) protected_led_on( i ); else protected_led_off( i );
    222e:	88 23       	and	r24, r24
    2230:	79 f0       	breq	.+30     	; 0x2250 <_Z11strobe_ledsh+0x48>
    2232:	80 91 08 01 	lds	r24, 0x0108
    2236:	0e 94 de 10 	call	0x21bc	; 0x21bc <_Z16protected_led_onh>
		i++;
    223a:	80 91 08 01 	lds	r24, 0x0108
    223e:	8f 5f       	subi	r24, 0xFF	; 255
    2240:	80 93 08 01 	sts	0x0108, r24
		if (i>=5)  { i=1; return TRUE; }
    2244:	85 30       	cpi	r24, 0x05	; 5
    2246:	78 f0       	brcs	.+30     	; 0x2266 <_Z11strobe_ledsh+0x5e>
    2248:	81 e0       	ldi	r24, 0x01	; 1
    224a:	80 93 08 01 	sts	0x0108, r24
    224e:	08 95       	ret
	if ((System_LED_Control.systemMode == SYSTEM_LED_MODE_DEVICE) ||
		(System_LED_Control.systemMode == SYSTEM_LED_MODE_STROBE))
	{
		if (counter-->0)	return FALSE;
		counter = STROBE_SPEED;
		if (mOn) protected_led_on( i ); else protected_led_off( i );
    2250:	80 91 08 01 	lds	r24, 0x0108
    2254:	0e 94 f1 10 	call	0x21e2	; 0x21e2 <_Z17protected_led_offh>
		i++;
    2258:	80 91 08 01 	lds	r24, 0x0108
    225c:	8f 5f       	subi	r24, 0xFF	; 255
    225e:	80 93 08 01 	sts	0x0108, r24
		if (i>=5)  { i=1; return TRUE; }
    2262:	85 30       	cpi	r24, 0x05	; 5
    2264:	88 f7       	brcc	.-30     	; 0x2248 <_Z11strobe_ledsh+0x40>
	}
	return FALSE;
    2266:	80 e0       	ldi	r24, 0x00	; 0
}
    2268:	08 95       	ret

0000226a <_Z6led_onh>:

void led_on(byte mindex)
{
	if (System_LED_Control.systemMode)	return;		// no operations in system mode!
    226a:	90 91 28 03 	lds	r25, 0x0328
    226e:	91 11       	cpse	r25, r1
    2270:	08 95       	ret
	protected_led_on(mindex);
    2272:	0e 94 de 10 	call	0x21bc	; 0x21bc <_Z16protected_led_onh>
    2276:	08 95       	ret

00002278 <_Z7led_offh>:
}

void led_off(byte mindex)
{
	if (System_LED_Control.systemMode)	return;		// no operations in system mode!
    2278:	90 91 28 03 	lds	r25, 0x0328
    227c:	91 11       	cpse	r25, r1
    227e:	08 95       	ret
	protected_led_off(mindex);
    2280:	0e 94 f1 10 	call	0x21e2	; 0x21e2 <_Z17protected_led_offh>
    2284:	08 95       	ret

00002286 <_Z17protected_set_ledhh>:
}

/* Not to be called by any user outside of this file! */
void protected_set_led( byte mindex, byte value )
{
	if (value)
    2286:	66 23       	and	r22, r22
    2288:	19 f4       	brne	.+6      	; 0x2290 <_Z17protected_set_ledhh+0xa>
		led_on (mindex);
	else
		led_off(mindex);
    228a:	0e 94 3c 11 	call	0x2278	; 0x2278 <_Z7led_offh>
    228e:	08 95       	ret

/* Not to be called by any user outside of this file! */
void protected_set_led( byte mindex, byte value )
{
	if (value)
		led_on (mindex);
    2290:	0e 94 35 11 	call	0x226a	; 0x226a <_Z6led_onh>
    2294:	08 95       	ret

00002296 <_Z7set_ledhh>:
	protected_led_off(mindex);
}

void set_led( byte mindex, byte value )
{
    if (System_LED_Control.systemMode)	return;		// no operations in system mode!
    2296:	90 91 28 03 	lds	r25, 0x0328
    229a:	91 11       	cpse	r25, r1
    229c:	08 95       	ret
	protected_set_led( mindex, value );
    229e:	0e 94 43 11 	call	0x2286	; 0x2286 <_Z17protected_set_ledhh>
    22a2:	08 95       	ret

000022a4 <_Z19protected_show_bytehh>:
	mHiNibble : TRUE => show the upper nibble
				FALSE => show the lower nibble
********************************************************************/
void protected_show_byte( byte result, byte mHiNibble )
{
  if (mHiNibble) {
    22a4:	66 23       	and	r22, r22
    22a6:	69 f0       	breq	.+26     	; 0x22c2 <_Z19protected_show_bytehh+0x1e>
	  if ((result & 0x80)>0)  SET_LED_4()  else RESET_LED_4() ;
    22a8:	87 ff       	sbrs	r24, 7
    22aa:	20 c0       	rjmp	.+64     	; 0x22ec <_Z19protected_show_bytehh+0x48>
    22ac:	5f 9a       	sbi	0x0b, 7	; 11
	  if ((result & 0x40)>0)  SET_LED_3()  else RESET_LED_3() ;
    22ae:	86 ff       	sbrs	r24, 6
    22b0:	20 c0       	rjmp	.+64     	; 0x22f2 <_Z19protected_show_bytehh+0x4e>
    22b2:	5e 9a       	sbi	0x0b, 6	; 11
	  if ((result & 0x20)>0)  SET_LED_2()  else RESET_LED_2() ;
    22b4:	85 ff       	sbrs	r24, 5
    22b6:	20 c0       	rjmp	.+64     	; 0x22f8 <_Z19protected_show_bytehh+0x54>
    22b8:	59 9a       	sbi	0x0b, 1	; 11
	  if ((result & 0x10)>0)  SET_LED_1()  else RESET_LED_1() ;
    22ba:	84 fd       	sbrc	r24, 4
    22bc:	0d c0       	rjmp	.+26     	; 0x22d8 <_Z19protected_show_bytehh+0x34>
  } else {
	  if ((result & 0x08)>0)  SET_LED_4()  else RESET_LED_4() ;
	  if ((result & 0x04)>0)  SET_LED_3()  else RESET_LED_3() ;
	  if ((result & 0x02)>0)  SET_LED_2()  else RESET_LED_2() ;
	  if ((result & 0x01)>0)  SET_LED_1()  else RESET_LED_1() ;    
    22be:	58 98       	cbi	0x0b, 0	; 11
    22c0:	08 95       	ret
	  if ((result & 0x80)>0)  SET_LED_4()  else RESET_LED_4() ;
	  if ((result & 0x40)>0)  SET_LED_3()  else RESET_LED_3() ;
	  if ((result & 0x20)>0)  SET_LED_2()  else RESET_LED_2() ;
	  if ((result & 0x10)>0)  SET_LED_1()  else RESET_LED_1() ;
  } else {
	  if ((result & 0x08)>0)  SET_LED_4()  else RESET_LED_4() ;
    22c2:	83 ff       	sbrs	r24, 3
    22c4:	0b c0       	rjmp	.+22     	; 0x22dc <_Z19protected_show_bytehh+0x38>
    22c6:	5f 9a       	sbi	0x0b, 7	; 11
	  if ((result & 0x04)>0)  SET_LED_3()  else RESET_LED_3() ;
    22c8:	82 ff       	sbrs	r24, 2
    22ca:	0b c0       	rjmp	.+22     	; 0x22e2 <_Z19protected_show_bytehh+0x3e>
    22cc:	5e 9a       	sbi	0x0b, 6	; 11
	  if ((result & 0x02)>0)  SET_LED_2()  else RESET_LED_2() ;
    22ce:	81 ff       	sbrs	r24, 1
    22d0:	0b c0       	rjmp	.+22     	; 0x22e8 <_Z19protected_show_bytehh+0x44>
    22d2:	59 9a       	sbi	0x0b, 1	; 11
	  if ((result & 0x01)>0)  SET_LED_1()  else RESET_LED_1() ;    
    22d4:	80 ff       	sbrs	r24, 0
    22d6:	f3 cf       	rjmp	.-26     	; 0x22be <_Z19protected_show_bytehh+0x1a>
    22d8:	58 9a       	sbi	0x0b, 0	; 11
    22da:	08 95       	ret
	  if ((result & 0x80)>0)  SET_LED_4()  else RESET_LED_4() ;
	  if ((result & 0x40)>0)  SET_LED_3()  else RESET_LED_3() ;
	  if ((result & 0x20)>0)  SET_LED_2()  else RESET_LED_2() ;
	  if ((result & 0x10)>0)  SET_LED_1()  else RESET_LED_1() ;
  } else {
	  if ((result & 0x08)>0)  SET_LED_4()  else RESET_LED_4() ;
    22dc:	5f 98       	cbi	0x0b, 7	; 11
	  if ((result & 0x04)>0)  SET_LED_3()  else RESET_LED_3() ;
    22de:	82 fd       	sbrc	r24, 2
    22e0:	f5 cf       	rjmp	.-22     	; 0x22cc <_Z19protected_show_bytehh+0x28>
    22e2:	5e 98       	cbi	0x0b, 6	; 11
	  if ((result & 0x02)>0)  SET_LED_2()  else RESET_LED_2() ;
    22e4:	81 fd       	sbrc	r24, 1
    22e6:	f5 cf       	rjmp	.-22     	; 0x22d2 <_Z19protected_show_bytehh+0x2e>
    22e8:	59 98       	cbi	0x0b, 1	; 11
    22ea:	f4 cf       	rjmp	.-24     	; 0x22d4 <_Z19protected_show_bytehh+0x30>
				FALSE => show the lower nibble
********************************************************************/
void protected_show_byte( byte result, byte mHiNibble )
{
  if (mHiNibble) {
	  if ((result & 0x80)>0)  SET_LED_4()  else RESET_LED_4() ;
    22ec:	5f 98       	cbi	0x0b, 7	; 11
	  if ((result & 0x40)>0)  SET_LED_3()  else RESET_LED_3() ;
    22ee:	86 fd       	sbrc	r24, 6
    22f0:	e0 cf       	rjmp	.-64     	; 0x22b2 <_Z19protected_show_bytehh+0xe>
    22f2:	5e 98       	cbi	0x0b, 6	; 11
	  if ((result & 0x20)>0)  SET_LED_2()  else RESET_LED_2() ;
    22f4:	85 fd       	sbrc	r24, 5
    22f6:	e0 cf       	rjmp	.-64     	; 0x22b8 <_Z19protected_show_bytehh+0x14>
    22f8:	59 98       	cbi	0x0b, 1	; 11
    22fa:	df cf       	rjmp	.-66     	; 0x22ba <_Z19protected_show_bytehh+0x16>

000022fc <_Z9show_bytehh>:
	mHiNibble : TRUE => show the upper nibble
				FALSE => show the lower nibble
********************************************************************/
void show_byte( byte result, byte mHiNibble )
{
	if (System_LED_Control.systemMode)	{
    22fc:	90 91 28 03 	lds	r25, 0x0328
    2300:	99 23       	and	r25, r25
    2302:	11 f0       	breq	.+4      	; 0x2308 <_Z9show_bytehh+0xc>
	  result = System_LED_Control.pattern;		// we override the value with the system requested pattern.
    2304:	80 91 27 03 	lds	r24, 0x0327
	}
    protected_show_byte( result, mHiNibble );
    2308:	0e 94 52 11 	call	0x22a4	; 0x22a4 <_Z19protected_show_bytehh>
}
    230c:	08 95       	ret

0000230e <_Z18show_result_toggleh>:

byte hi_low = 1;
void show_result_toggle( byte mresult )
{
	if ((System_LED_Control.systemMode == SYSTEM_LED_MODE_DEVICE) ||
    230e:	90 91 28 03 	lds	r25, 0x0328
    2312:	99 23       	and	r25, r25
    2314:	19 f0       	breq	.+6      	; 0x231c <_Z18show_result_toggleh+0xe>
    2316:	93 30       	cpi	r25, 0x03	; 3
    2318:	09 f0       	breq	.+2      	; 0x231c <_Z18show_result_toggleh+0xe>
    231a:	08 95       	ret
		(System_LED_Control.systemMode == SYSTEM_LED_MODE_MYINSTANCE))
	{	// no operations in system mode!
		if (hi_low)
    231c:	90 91 06 01 	lds	r25, 0x0106
    2320:	99 23       	and	r25, r25
    2322:	59 f4       	brne	.+22     	; 0x233a <_Z18show_result_toggleh+0x2c>
		  protected_show_byte( mresult, 1 );
		else 
		  protected_show_byte( mresult, 0 );
    2324:	60 e0       	ldi	r22, 0x00	; 0
    2326:	0e 94 52 11 	call	0x22a4	; 0x22a4 <_Z19protected_show_bytehh>
		hi_low = ! hi_low;		// toggle
    232a:	81 e0       	ldi	r24, 0x01	; 1
    232c:	90 91 06 01 	lds	r25, 0x0106
    2330:	91 11       	cpse	r25, r1
    2332:	80 e0       	ldi	r24, 0x00	; 0
    2334:	80 93 06 01 	sts	0x0106, r24
    2338:	08 95       	ret
{
	if ((System_LED_Control.systemMode == SYSTEM_LED_MODE_DEVICE) ||
		(System_LED_Control.systemMode == SYSTEM_LED_MODE_MYINSTANCE))
	{	// no operations in system mode!
		if (hi_low)
		  protected_show_byte( mresult, 1 );
    233a:	61 e0       	ldi	r22, 0x01	; 1
    233c:	0e 94 52 11 	call	0x22a4	; 0x22a4 <_Z19protected_show_bytehh>
    2340:	f4 cf       	rjmp	.-24     	; 0x232a <_Z18show_result_toggleh+0x1c>

00002342 <_Z21can_parse_led_requestP4sCAN>:
	data[0] Lower nibble
			contains the 4 bit pattern.  If the board only has 3 leds, then they 
			will use the lowest 3 bits of this nibble.
**************************************************************/
void can_parse_led_request( sCAN* mMsg )
{
    2342:	fc 01       	movw	r30, r24
	System_LED_Control.systemMode = (mMsg->data[0] & 0x0F);
    2344:	95 81       	ldd	r25, Z+5	; 0x05
    2346:	9f 70       	andi	r25, 0x0F	; 15
    2348:	90 93 28 03 	sts	0x0328, r25
	System_LED_Control.pattern    = (mMsg->data[1] & 0x0F);
    234c:	86 81       	ldd	r24, Z+6	; 0x06
    234e:	8f 70       	andi	r24, 0x0F	; 15
    2350:	80 93 27 03 	sts	0x0327, r24

	switch (System_LED_Control.systemMode)
    2354:	92 30       	cpi	r25, 0x02	; 2
    2356:	81 f0       	breq	.+32     	; 0x2378 <_Z21can_parse_led_requestP4sCAN+0x36>
    2358:	93 30       	cpi	r25, 0x03	; 3
    235a:	39 f0       	breq	.+14     	; 0x236a <_Z21can_parse_led_requestP4sCAN+0x28>
    235c:	91 30       	cpi	r25, 0x01	; 1
    235e:	09 f0       	breq	.+2      	; 0x2362 <_Z21can_parse_led_requestP4sCAN+0x20>
    2360:	08 95       	ret
	{
	case SYSTEM_LED_MODE_DEVICE 	: break;
	case SYSTEM_LED_MODE_PATTERN 	: show_byte(System_LED_Control.pattern, LOW_NIBBLE);
    2362:	60 e0       	ldi	r22, 0x00	; 0
    2364:	0e 94 7e 11 	call	0x22fc	; 0x22fc <_Z9show_bytehh>
									  break;
    2368:	08 95       	ret
	case SYSTEM_LED_MODE_STROBE 	: strobe_leds( System_LED_Control.pattern );
									  break;
	case SYSTEM_LED_MODE_MYINSTANCE : System_LED_Control.pattern = MyInstance;
    236a:	80 91 b9 02 	lds	r24, 0x02B9
    236e:	80 93 27 03 	sts	0x0327, r24
									  show_result_toggle( MyInstance );
    2372:	0e 94 87 11 	call	0x230e	; 0x230e <_Z18show_result_toggleh>
    2376:	08 95       	ret
	switch (System_LED_Control.systemMode)
	{
	case SYSTEM_LED_MODE_DEVICE 	: break;
	case SYSTEM_LED_MODE_PATTERN 	: show_byte(System_LED_Control.pattern, LOW_NIBBLE);
									  break;
	case SYSTEM_LED_MODE_STROBE 	: strobe_leds( System_LED_Control.pattern );
    2378:	0e 94 04 11 	call	0x2208	; 0x2208 <_Z11strobe_ledsh>
									  break;
    237c:	08 95       	ret

0000237e <_Z19led_timeslice_100msv>:
byte    LED_state = 0;

void led_timeslice_100ms()
{
	static byte counter = 1;
	switch (System_LED_Control.systemMode)
    237e:	80 91 28 03 	lds	r24, 0x0328
    2382:	82 30       	cpi	r24, 0x02	; 2
    2384:	d9 f0       	breq	.+54     	; 0x23bc <_Z19led_timeslice_100msv+0x3e>
    2386:	83 30       	cpi	r24, 0x03	; 3
    2388:	49 f0       	breq	.+18     	; 0x239c <_Z19led_timeslice_100msv+0x1e>
    238a:	81 30       	cpi	r24, 0x01	; 1
    238c:	09 f0       	breq	.+2      	; 0x2390 <_Z19led_timeslice_100msv+0x12>
    238e:	08 95       	ret
	case SYSTEM_LED_MODE_DEVICE 	: 
		/*switch(led_Mode)
		{case STROBE :  break;
		default: break;		}*/
									  break;
	case SYSTEM_LED_MODE_PATTERN 	: show_byte(System_LED_Control.pattern, LOW_NIBBLE);	
    2390:	80 91 27 03 	lds	r24, 0x0327
    2394:	60 e0       	ldi	r22, 0x00	; 0
    2396:	0e 94 7e 11 	call	0x22fc	; 0x22fc <_Z9show_bytehh>
									  break;
    239a:	08 95       	ret
	case SYSTEM_LED_MODE_STROBE 	: if (strobe_leds( System_LED_Control.pattern ) == TRUE)
											System_LED_Control.pattern = !System_LED_Control.pattern;
									  break;
	case SYSTEM_LED_MODE_MYINSTANCE : if (counter--==0) {
    239c:	80 91 07 01 	lds	r24, 0x0107
    23a0:	98 2f       	mov	r25, r24
    23a2:	91 50       	subi	r25, 0x01	; 1
    23a4:	90 93 07 01 	sts	0x0107, r25
    23a8:	88 23       	and	r24, r24
    23aa:	89 f7       	brne	.-30     	; 0x238e <_Z19led_timeslice_100msv+0x10>
										counter = BLINK_RATE;
    23ac:	8a e0       	ldi	r24, 0x0A	; 10
    23ae:	80 93 07 01 	sts	0x0107, r24
										//System_LED_Control.pattern= MyInstance; already done.
										show_result_toggle( MyInstance );
    23b2:	80 91 b9 02 	lds	r24, 0x02B9
    23b6:	0e 94 87 11 	call	0x230e	; 0x230e <_Z18show_result_toggleh>
    23ba:	08 95       	ret
		{case STROBE :  break;
		default: break;		}*/
									  break;
	case SYSTEM_LED_MODE_PATTERN 	: show_byte(System_LED_Control.pattern, LOW_NIBBLE);	
									  break;
	case SYSTEM_LED_MODE_STROBE 	: if (strobe_leds( System_LED_Control.pattern ) == TRUE)
    23bc:	80 91 27 03 	lds	r24, 0x0327
    23c0:	0e 94 04 11 	call	0x2208	; 0x2208 <_Z11strobe_ledsh>
    23c4:	81 30       	cpi	r24, 0x01	; 1
    23c6:	19 f7       	brne	.-58     	; 0x238e <_Z19led_timeslice_100msv+0x10>
											System_LED_Control.pattern = !System_LED_Control.pattern;
    23c8:	90 91 27 03 	lds	r25, 0x0327
    23cc:	99 23       	and	r25, r25
    23ce:	19 f4       	brne	.+6      	; 0x23d6 <_Z19led_timeslice_100msv+0x58>
    23d0:	80 93 27 03 	sts	0x0327, r24
    23d4:	08 95       	ret
    23d6:	80 e0       	ldi	r24, 0x00	; 0
    23d8:	fb cf       	rjmp	.-10     	; 0x23d0 <_Z19led_timeslice_100msv+0x52>

000023da <set_spi_isr_callback>:
			  which has a system message ID
******************************************************************************/
void set_spi_isr_callback( BOOL (*mCallback)(void) )
{
	//printf("set_spi_isr_callback(%d)\n", mCallback);
	spi_isr_call_back = mCallback;
    23da:	90 93 2b 03 	sts	0x032B, r25
    23de:	80 93 2a 03 	sts	0x032A, r24
}
    23e2:	08 95       	ret

000023e4 <__vector_26>:
//#include "rpi_spi.h"
//#include "servos.h"

/******* SPI Transfer Complete ISR ***************/
ISR ( SPI_STC_vect )
{	
    23e4:	1f 92       	push	r1
    23e6:	0f 92       	push	r0
    23e8:	0f b6       	in	r0, 0x3f	; 63
    23ea:	0f 92       	push	r0
    23ec:	11 24       	eor	r1, r1
    23ee:	8f 93       	push	r24
//	if (spi_isr_call_back)
//		spi_isr_call_back();

	SPSR &= 0x7F;
    23f0:	8d b5       	in	r24, 0x2d	; 45
    23f2:	8f 77       	andi	r24, 0x7F	; 127
    23f4:	8d bd       	out	0x2d, r24	; 45
//test_rx_response( SPDR );		here for the PiCamScan board
}
    23f6:	8f 91       	pop	r24
    23f8:	0f 90       	pop	r0
    23fa:	0f be       	out	0x3f, r0	; 63
    23fc:	0f 90       	pop	r0
    23fe:	1f 90       	pop	r1
    2400:	18 95       	reti

00002402 <_Z16SPI_SlaveReceivev>:

char SPI_SlaveReceive(void) 
{
	/* Wait for reception complete */ 
	while(!(SPSR & (1<<SPIF)));
    2402:	0d b4       	in	r0, 0x2d	; 45
    2404:	07 fe       	sbrs	r0, 7
    2406:	fd cf       	rjmp	.-6      	; 0x2402 <_Z16SPI_SlaveReceivev>
	/* Return data register */ 
	return SPDR;
    2408:	8e b5       	in	r24, 0x2e	; 46
}
    240a:	08 95       	ret

0000240c <spi_setBitOrder>:

// Set LSBFIRST or MSBFIRST
void spi_setBitOrder( uint8_t bitOrder )
{
  if(bitOrder == LSBFIRST)
    240c:	81 30       	cpi	r24, 0x01	; 1
    240e:	21 f0       	breq	.+8      	; 0x2418 <spi_setBitOrder+0xc>
      SPCR |= (1<<DORD);
  else
     SPCR &= ~((1<<DORD));
    2410:	8c b5       	in	r24, 0x2c	; 44
    2412:	8f 7d       	andi	r24, 0xDF	; 223
    2414:	8c bd       	out	0x2c, r24	; 44
    2416:	08 95       	ret

// Set LSBFIRST or MSBFIRST
void spi_setBitOrder( uint8_t bitOrder )
{
  if(bitOrder == LSBFIRST)
      SPCR |= (1<<DORD);
    2418:	8c b5       	in	r24, 0x2c	; 44
    241a:	80 62       	ori	r24, 0x20	; 32
    241c:	8c bd       	out	0x2c, r24	; 44
    241e:	08 95       	ret

00002420 <spi_setDataMode>:
			
Modes [0..4] have to do with the same polarity and phase.
*************************************************************/
void spi_setDataMode( uint8_t mode )
{
  SPCR = (SPCR & ~SPI_MODE_MASK) | mode;
    2420:	9c b5       	in	r25, 0x2c	; 44
    2422:	93 7f       	andi	r25, 0xF3	; 243
    2424:	98 2b       	or	r25, r24
    2426:	9c bd       	out	0x2c, r25	; 44
}
    2428:	08 95       	ret

0000242a <spi_setClockDivider>:

// Sets BaudRate:
/* rate:  [0..7]  */
void spi_setClockDivider( uint8_t rate )
{
  SPCR = (SPCR & ~SPI_CLOCK_MASK)   | (rate & SPI_CLOCK_MASK);
    242a:	2c b5       	in	r18, 0x2c	; 44
    242c:	98 2f       	mov	r25, r24
    242e:	93 70       	andi	r25, 0x03	; 3
    2430:	2c 7f       	andi	r18, 0xFC	; 252
    2432:	92 2b       	or	r25, r18
    2434:	9c bd       	out	0x2c, r25	; 44
  SPSR = (SPSR & ~SPI_2XCLOCK_MASK) | ((rate >> 2) & SPI_2XCLOCK_MASK);
    2436:	2d b5       	in	r18, 0x2d	; 45
    2438:	90 e0       	ldi	r25, 0x00	; 0
    243a:	95 95       	asr	r25
    243c:	87 95       	ror	r24
    243e:	95 95       	asr	r25
    2440:	87 95       	ror	r24
    2442:	81 70       	andi	r24, 0x01	; 1
    2444:	2e 7f       	andi	r18, 0xFE	; 254
    2446:	82 2b       	or	r24, r18
    2448:	8d bd       	out	0x2d, r24	; 45
}
    244a:	08 95       	ret

0000244c <_Z7pin_ddrhh>:
  /************************ WARNING!! *****************************
   No need to modify MCUCR reigsters.  Default is '0' which means
   the SPI to use regular MISO/MOSI, not the alternate pins 
   NOTE: The Serial Progamming always uses the Alternate pins.
   ****************************************************************/
  if (mAlternatePins)
    244c:	88 23       	and	r24, r24
    244e:	59 f0       	breq	.+22     	; 0x2466 <_Z7pin_ddrhh+0x1a>
  {
  	MCUCR |= (1<<SPIPS); 				        // Clear for MOSI.  Set for MOSI_A
    2450:	85 b7       	in	r24, 0x35	; 53
    2452:	80 68       	ori	r24, 0x80	; 128
    2454:	85 bf       	out	0x35, r24	; 53
	if (mMaster)
    2456:	66 23       	and	r22, r22
    2458:	71 f0       	breq	.+28     	; 0x2476 <_Z7pin_ddrhh+0x2a>
	{
		  /* Set MISO output, all others input */
		  // OUTPUTS (MISO)
		  DDRD &= ~MISO_A;
    245a:	52 98       	cbi	0x0a, 2	; 10
		  // INPUTS  (MOSI, SCK, SS_)
		  DDRD |= MOSI_A|SCK_A;
    245c:	8a b1       	in	r24, 0x0a	; 10
    245e:	88 61       	ori	r24, 0x18	; 24
    2460:	8a b9       	out	0x0a, r24	; 10
		  DDRC &= ~SS_A;	
    2462:	38 98       	cbi	0x07, 0	; 7
    2464:	08 95       	ret
	}  
  }
  else
  {
  	  //MCUCR &= ~(1<<SPIPS); 				    // Clear for MOSI.  Set for MOSI_A
	  if (mMaster)
    2466:	66 23       	and	r22, r22
    2468:	61 f4       	brne	.+24     	; 0x2482 <_Z7pin_ddrhh+0x36>
		  DDRB |= (MOSI|SCK);
		  DDRD |= SS;
	  } else {
		  /* Set MISO output, all others input */
		  // OUTPUTS (MISO)
		  DDRB |= MISO;
    246a:	20 9a       	sbi	0x04, 0	; 4
		  // INPUTS  (MOSI, SCK, SS_)
		  DDRB &= ~(MOSI|SCK);
    246c:	84 b1       	in	r24, 0x04	; 4
    246e:	8d 77       	andi	r24, 0x7D	; 125
    2470:	84 b9       	out	0x04, r24	; 4
		  DDRD &= ~SS;		  
    2472:	53 98       	cbi	0x0a, 3	; 10
    2474:	08 95       	ret
		  DDRC &= ~SS_A;	
	}
	else {	
		  /* Set MISO output, all others input */
		  // OUTPUTS (MISO)
		  DDRD |= MISO_A;
    2476:	52 9a       	sbi	0x0a, 2	; 10

		  // INPUTS  (MOSI, SCK, SS_)
		  DDRD &= ~(MOSI_A|SCK_A);
    2478:	8a b1       	in	r24, 0x0a	; 10
    247a:	87 7e       	andi	r24, 0xE7	; 231
    247c:	8a b9       	out	0x0a, r24	; 10
		  DDRC &= ~SS_A;
    247e:	38 98       	cbi	0x07, 0	; 7
    2480:	08 95       	ret
  	  //MCUCR &= ~(1<<SPIPS); 				    // Clear for MOSI.  Set for MOSI_A
	  if (mMaster)
	  {
		  /* Set MISO,SS input, all others output */
		  // OUTPUTS (MISO)
		  DDRB &= ~MISO;
    2482:	20 98       	cbi	0x04, 0	; 4
		  // INPUTS  (MOSI, SCK, SS_)
		  DDRB |= (MOSI|SCK);
    2484:	84 b1       	in	r24, 0x04	; 4
    2486:	82 68       	ori	r24, 0x82	; 130
    2488:	84 b9       	out	0x04, r24	; 4
		  DDRD |= SS;
    248a:	53 9a       	sbi	0x0a, 3	; 10
    248c:	08 95       	ret

0000248e <spi_init>:
	
	mbit_order	:	[MSGFIRST,LSBFIRST]  
	mSPI_Mode	:	SPI mode [SPI_MODE0..SPI_MODE3]
****************************************************************************/
void spi_init( BOOL mAlternatePins, BOOL mMaster, uint8_t mbit_order, uint8_t mSPI_Mode )
{
    248e:	1f 93       	push	r17
    2490:	df 93       	push	r29
    2492:	cf 93       	push	r28
    2494:	00 d0       	rcall	.+0      	; 0x2496 <spi_init+0x8>
    2496:	cd b7       	in	r28, 0x3d	; 61
    2498:	de b7       	in	r29, 0x3e	; 62
    249a:	16 2f       	mov	r17, r22
	pin_ddr(mAlternatePins, mMaster);
    249c:	2a 83       	std	Y+2, r18	; 0x02
    249e:	49 83       	std	Y+1, r20	; 0x01
    24a0:	0e 94 26 12 	call	0x244c	; 0x244c <_Z7pin_ddrhh>
			
Modes [0..4] have to do with the same polarity and phase.
*************************************************************/
void spi_setDataMode( uint8_t mode )
{
  SPCR = (SPCR & ~SPI_MODE_MASK) | mode;
    24a4:	8c b5       	in	r24, 0x2c	; 44
    24a6:	83 7f       	andi	r24, 0xF3	; 243
    24a8:	2a 81       	ldd	r18, Y+2	; 0x02
    24aa:	82 2b       	or	r24, r18
    24ac:	8c bd       	out	0x2c, r24	; 44
}

// Set LSBFIRST or MSBFIRST
void spi_setBitOrder( uint8_t bitOrder )
{
  if(bitOrder == LSBFIRST)
    24ae:	49 81       	ldd	r20, Y+1	; 0x01
    24b0:	41 30       	cpi	r20, 0x01	; 1
    24b2:	a1 f0       	breq	.+40     	; 0x24dc <spi_init+0x4e>
      SPCR |= (1<<DORD);
  else
     SPCR &= ~((1<<DORD));
    24b4:	8c b5       	in	r24, 0x2c	; 44
    24b6:	8f 7d       	andi	r24, 0xDF	; 223
    24b8:	8c bd       	out	0x2c, r24	; 44
	spi_setBitOrder( mbit_order );		// LIS3d & CMR3000 (accel & gyro) both require msb first.

	// Warning: if the SS pin ever becomes a LOW INPUT then SPI 
	// automatically switches to Slave, so the data direction of 
	// the SS pin MUST be kept as OUTPUT.
	if (mMaster)
    24ba:	11 23       	and	r17, r17
    24bc:	a1 f4       	brne	.+40     	; 0x24e6 <spi_init+0x58>
	{
	  SPCR |= (1<<MSTR);		// Master SPI
	  spi_setClockDivider( SPI_CLOCK_DIV64 );
	} else {
	  SPCR &= ~(1<<MSTR);		// Slave SPI 
    24be:	8c b5       	in	r24, 0x2c	; 44
    24c0:	8f 7e       	andi	r24, 0xEF	; 239
    24c2:	8c bd       	out	0x2c, r24	; 44
  return SPDR;
}

void spi_attachInterrupt() 
{
  SPCR |= (1<<SPIE);
    24c4:	8c b5       	in	r24, 0x2c	; 44
    24c6:	80 68       	ori	r24, 0x80	; 128
    24c8:	8c bd       	out	0x2c, r24	; 44
	  spi_setClockDivider( SPI_CLOCK_DIV64 );
	} else {
	  SPCR &= ~(1<<MSTR);		// Slave SPI 
	  spi_attachInterrupt();
	}
	SPCR |= (1<<SPE);				// Enable SPI Module
    24ca:	8c b5       	in	r24, 0x2c	; 44
    24cc:	80 64       	ori	r24, 0x40	; 64
    24ce:	8c bd       	out	0x2c, r24	; 44
}
    24d0:	0f 90       	pop	r0
    24d2:	0f 90       	pop	r0
    24d4:	cf 91       	pop	r28
    24d6:	df 91       	pop	r29
    24d8:	1f 91       	pop	r17
    24da:	08 95       	ret

// Set LSBFIRST or MSBFIRST
void spi_setBitOrder( uint8_t bitOrder )
{
  if(bitOrder == LSBFIRST)
      SPCR |= (1<<DORD);
    24dc:	8c b5       	in	r24, 0x2c	; 44
    24de:	80 62       	ori	r24, 0x20	; 32
    24e0:	8c bd       	out	0x2c, r24	; 44
	spi_setBitOrder( mbit_order );		// LIS3d & CMR3000 (accel & gyro) both require msb first.

	// Warning: if the SS pin ever becomes a LOW INPUT then SPI 
	// automatically switches to Slave, so the data direction of 
	// the SS pin MUST be kept as OUTPUT.
	if (mMaster)
    24e2:	11 23       	and	r17, r17
    24e4:	61 f3       	breq	.-40     	; 0x24be <spi_init+0x30>
	{
	  SPCR |= (1<<MSTR);		// Master SPI
    24e6:	8c b5       	in	r24, 0x2c	; 44
    24e8:	80 61       	ori	r24, 0x10	; 16
    24ea:	8c bd       	out	0x2c, r24	; 44
	  spi_setClockDivider( SPI_CLOCK_DIV64 );
    24ec:	82 e0       	ldi	r24, 0x02	; 2
    24ee:	0e 94 15 12 	call	0x242a	; 0x242a <spi_setClockDivider>
    24f2:	eb cf       	rjmp	.-42     	; 0x24ca <spi_init+0x3c>

000024f4 <spi_transfer>:
	SPCR |= (1<<SPE);				// Enable SPI Module
}

byte spi_transfer(byte _data) 
{
  SPDR = _data;
    24f4:	8e bd       	out	0x2e, r24	; 46
  // 0xC0 = (1<<SPIF) | (1<<WCOL)
  while (! (SPSR&0xC0) ) {};
    24f6:	8d b5       	in	r24, 0x2d	; 45
    24f8:	80 7c       	andi	r24, 0xC0	; 192
    24fa:	e9 f3       	breq	.-6      	; 0x24f6 <spi_transfer+0x2>
  return SPDR;
    24fc:	8e b5       	in	r24, 0x2e	; 46
}
    24fe:	08 95       	ret

00002500 <spi_attachInterrupt>:

void spi_attachInterrupt() 
{
  SPCR |= (1<<SPIE);
    2500:	8c b5       	in	r24, 0x2c	; 44
    2502:	80 68       	ori	r24, 0x80	; 128
    2504:	8c bd       	out	0x2c, r24	; 44
}
    2506:	08 95       	ret

00002508 <spi_detachInterrupt>:

void spi_detachInterrupt() 
{
  SPCR &= ~(1<<SPIE);
    2508:	8c b5       	in	r24, 0x2c	; 44
    250a:	8f 77       	andi	r24, 0x7F	; 127
    250c:	8c bd       	out	0x2c, r24	; 44
}
    250e:	08 95       	ret

00002510 <_Z11OCR1A_Writej>:

/* This is proper way to write to the 16 bit register! */
void OCR1A_Write( unsigned int i ) 
{
	unsigned char sreg;	
	sreg = SREG;			/* Save global interrupt flag */ 
    2510:	2f b7       	in	r18, 0x3f	; 63
	cli();					/* Disable interrupts   */
    2512:	f8 94       	cli
	OCR1A = i;				/* Set TCNTn to i       */
    2514:	90 93 89 00 	sts	0x0089, r25
    2518:	80 93 88 00 	sts	0x0088, r24
	SREG  = sreg;			/* Restore global interrupt flag */
    251c:	2f bf       	out	0x3f, r18	; 63
}
    251e:	08 95       	ret

00002520 <_Z11OCR1B_Writej>:

/* This is proper way to write to the 16 bit register! */
void OCR1B_Write( unsigned int i ) 
{
	unsigned char sreg;
	sreg = SREG;	/* Save global interrupt flag */ 
    2520:	2f b7       	in	r18, 0x3f	; 63
	cli();			/* Disable interrupts */
    2522:	f8 94       	cli
	OCR1B = i;		/* Set TCNTn to i     */
    2524:	90 93 8b 00 	sts	0x008B, r25
    2528:	80 93 8a 00 	sts	0x008A, r24
	SREG = sreg;	/* Restore global interrupt flag */ 
    252c:	2f bf       	out	0x3f, r18	; 63
}
    252e:	08 95       	ret

00002530 <_Z13get_top_valuef>:

word get_top_value( float mHerz )
{
    2530:	ef 92       	push	r14
    2532:	ff 92       	push	r15
    2534:	0f 93       	push	r16
    2536:	1f 93       	push	r17
    2538:	7b 01       	movw	r14, r22
    253a:	8c 01       	movw	r16, r24
	// For Prescaler=1;  
	// Not right here:  16,000,000 / 100. = 160,000 which doesn't fit inside a 'word'
	// need prescaler=8;
	//     Right here:   2,000,000 / 100. = 20,000 which does fit inside a 'word'
	word Top = (F_CPU/Prescaler) / mHerz;
    253c:	20 91 0a 01 	lds	r18, 0x010A
    2540:	30 e0       	ldi	r19, 0x00	; 0
    2542:	40 e0       	ldi	r20, 0x00	; 0
    2544:	50 e0       	ldi	r21, 0x00	; 0
    2546:	60 e0       	ldi	r22, 0x00	; 0
    2548:	74 e2       	ldi	r23, 0x24	; 36
    254a:	84 ef       	ldi	r24, 0xF4	; 244
    254c:	90 e0       	ldi	r25, 0x00	; 0
    254e:	0e 94 24 1e 	call	0x3c48	; 0x3c48 <__divmodsi4>
    2552:	ca 01       	movw	r24, r20
    2554:	b9 01       	movw	r22, r18
    2556:	0e 94 ea 1a 	call	0x35d4	; 0x35d4 <__floatsisf>
    255a:	a8 01       	movw	r20, r16
    255c:	97 01       	movw	r18, r14
    255e:	0e 94 ac 19 	call	0x3358	; 0x3358 <__divsf3>
    2562:	0e 94 de 16 	call	0x2dbc	; 0x2dbc <__fixunssfsi>
	return Top;
}
    2566:	cb 01       	movw	r24, r22
    2568:	1f 91       	pop	r17
    256a:	0f 91       	pop	r16
    256c:	ff 90       	pop	r15
    256e:	ef 90       	pop	r14
    2570:	08 95       	ret

00002572 <_Z7set_topt>:

void set_top( word mTop )
{
	TOP = mTop;
    2572:	90 93 0c 01 	sts	0x010C, r25
    2576:	80 93 0b 01 	sts	0x010B, r24
	ICR1 = TOP;
    257a:	90 93 87 00 	sts	0x0087, r25
    257e:	80 93 86 00 	sts	0x0086, r24
}
    2582:	08 95       	ret

00002584 <_Z16select_prescalerf>:

word select_prescaler( float mHerz )
{
    2584:	0f 93       	push	r16
    2586:	1f 93       	push	r17
    2588:	cf 93       	push	r28
    258a:	df 93       	push	r29
    258c:	9b 01       	movw	r18, r22
    258e:	ac 01       	movw	r20, r24
	word Pre = 1;
	// Calculate the prescaler needed to achieve the mHerz.
	float tick = (16000000.0 / mHerz);
    2590:	60 e0       	ldi	r22, 0x00	; 0
    2592:	74 e2       	ldi	r23, 0x24	; 36
    2594:	84 e7       	ldi	r24, 0x74	; 116
    2596:	9b e4       	ldi	r25, 0x4B	; 75
    2598:	0e 94 ac 19 	call	0x3358	; 0x3358 <__divsf3>
    259c:	8b 01       	movw	r16, r22
    259e:	d8 2f       	mov	r29, r24
    25a0:	c9 2f       	mov	r28, r25
	float val  = tick/(float)Pre;
	if (val>65535) { Pre = 8;    val = tick/(float)Pre; 	}
    25a2:	9e 01       	movw	r18, r28
    25a4:	71 2f       	mov	r23, r17
    25a6:	83 2f       	mov	r24, r19
    25a8:	92 2f       	mov	r25, r18
    25aa:	20 e0       	ldi	r18, 0x00	; 0
    25ac:	3f ef       	ldi	r19, 0xFF	; 255
    25ae:	4f e7       	ldi	r20, 0x7F	; 127
    25b0:	57 e4       	ldi	r21, 0x47	; 71
    25b2:	0e 94 5a 1a 	call	0x34b4	; 0x34b4 <__gtsf2>
    25b6:	18 16       	cp	r1, r24
    25b8:	0c f0       	brlt	.+2      	; 0x25bc <_Z16select_prescalerf+0x38>
    25ba:	41 c0       	rjmp	.+130    	; 0x263e <_Z16select_prescalerf+0xba>
    25bc:	9e 01       	movw	r18, r28
    25be:	60 2f       	mov	r22, r16
    25c0:	71 2f       	mov	r23, r17
    25c2:	83 2f       	mov	r24, r19
    25c4:	92 2f       	mov	r25, r18
    25c6:	20 e0       	ldi	r18, 0x00	; 0
    25c8:	30 e0       	ldi	r19, 0x00	; 0
    25ca:	40 e0       	ldi	r20, 0x00	; 0
    25cc:	5e e3       	ldi	r21, 0x3E	; 62
    25ce:	0e 94 b2 18 	call	0x3164	; 0x3164 <__mulsf3>
	if (val>65535) { Pre = 64;   val = tick/(float)Pre; 	}
    25d2:	20 e0       	ldi	r18, 0x00	; 0
    25d4:	3f ef       	ldi	r19, 0xFF	; 255
    25d6:	4f e7       	ldi	r20, 0x7F	; 127
    25d8:	57 e4       	ldi	r21, 0x47	; 71
    25da:	0e 94 5a 1a 	call	0x34b4	; 0x34b4 <__gtsf2>
    25de:	18 16       	cp	r1, r24
    25e0:	b4 f5       	brge	.+108    	; 0x264e <_Z16select_prescalerf+0xca>
    25e2:	9e 01       	movw	r18, r28
    25e4:	60 2f       	mov	r22, r16
    25e6:	71 2f       	mov	r23, r17
    25e8:	83 2f       	mov	r24, r19
    25ea:	92 2f       	mov	r25, r18
    25ec:	20 e0       	ldi	r18, 0x00	; 0
    25ee:	30 e0       	ldi	r19, 0x00	; 0
    25f0:	40 e8       	ldi	r20, 0x80	; 128
    25f2:	5c e3       	ldi	r21, 0x3C	; 60
    25f4:	0e 94 b2 18 	call	0x3164	; 0x3164 <__mulsf3>
	if (val>65535) { Pre = 256;  val = tick/(float)Pre; 	}
    25f8:	20 e0       	ldi	r18, 0x00	; 0
    25fa:	3f ef       	ldi	r19, 0xFF	; 255
    25fc:	4f e7       	ldi	r20, 0x7F	; 127
    25fe:	57 e4       	ldi	r21, 0x47	; 71
    2600:	0e 94 5a 1a 	call	0x34b4	; 0x34b4 <__gtsf2>
    2604:	18 16       	cp	r1, r24
    2606:	4c f5       	brge	.+82     	; 0x265a <_Z16select_prescalerf+0xd6>
    2608:	9e 01       	movw	r18, r28
    260a:	60 2f       	mov	r22, r16
    260c:	71 2f       	mov	r23, r17
    260e:	83 2f       	mov	r24, r19
    2610:	92 2f       	mov	r25, r18
    2612:	20 e0       	ldi	r18, 0x00	; 0
    2614:	30 e0       	ldi	r19, 0x00	; 0
    2616:	40 e8       	ldi	r20, 0x80	; 128
    2618:	5b e3       	ldi	r21, 0x3B	; 59
    261a:	0e 94 b2 18 	call	0x3164	; 0x3164 <__mulsf3>
	if (val>65535) { Pre = 1024; val = tick/(float)Pre; 	}
    261e:	20 e0       	ldi	r18, 0x00	; 0
    2620:	3f ef       	ldi	r19, 0xFF	; 255
    2622:	4f e7       	ldi	r20, 0x7F	; 127
    2624:	57 e4       	ldi	r21, 0x47	; 71
    2626:	0e 94 5a 1a 	call	0x34b4	; 0x34b4 <__gtsf2>
    262a:	18 16       	cp	r1, r24
    262c:	9c f4       	brge	.+38     	; 0x2654 <_Z16select_prescalerf+0xd0>
    262e:	20 e0       	ldi	r18, 0x00	; 0
    2630:	34 e0       	ldi	r19, 0x04	; 4
	return Pre;	
}
    2632:	c9 01       	movw	r24, r18
    2634:	df 91       	pop	r29
    2636:	cf 91       	pop	r28
    2638:	1f 91       	pop	r17
    263a:	0f 91       	pop	r16
    263c:	08 95       	ret
	ICR1 = TOP;
}

word select_prescaler( float mHerz )
{
	word Pre = 1;
    263e:	21 e0       	ldi	r18, 0x01	; 1
    2640:	30 e0       	ldi	r19, 0x00	; 0
	if (val>65535) { Pre = 8;    val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 64;   val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 256;  val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 1024; val = tick/(float)Pre; 	}
	return Pre;	
}
    2642:	c9 01       	movw	r24, r18
    2644:	df 91       	pop	r29
    2646:	cf 91       	pop	r28
    2648:	1f 91       	pop	r17
    264a:	0f 91       	pop	r16
    264c:	08 95       	ret
{
	word Pre = 1;
	// Calculate the prescaler needed to achieve the mHerz.
	float tick = (16000000.0 / mHerz);
	float val  = tick/(float)Pre;
	if (val>65535) { Pre = 8;    val = tick/(float)Pre; 	}
    264e:	28 e0       	ldi	r18, 0x08	; 8
    2650:	30 e0       	ldi	r19, 0x00	; 0
    2652:	ef cf       	rjmp	.-34     	; 0x2632 <_Z16select_prescalerf+0xae>
	if (val>65535) { Pre = 64;   val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 256;  val = tick/(float)Pre; 	}
    2654:	20 e0       	ldi	r18, 0x00	; 0
    2656:	31 e0       	ldi	r19, 0x01	; 1
    2658:	ec cf       	rjmp	.-40     	; 0x2632 <_Z16select_prescalerf+0xae>
	word Pre = 1;
	// Calculate the prescaler needed to achieve the mHerz.
	float tick = (16000000.0 / mHerz);
	float val  = tick/(float)Pre;
	if (val>65535) { Pre = 8;    val = tick/(float)Pre; 	}
	if (val>65535) { Pre = 64;   val = tick/(float)Pre; 	}
    265a:	20 e4       	ldi	r18, 0x40	; 64
    265c:	30 e0       	ldi	r19, 0x00	; 0
    265e:	e9 cf       	rjmp	.-46     	; 0x2632 <_Z16select_prescalerf+0xae>

00002660 <_Z20get_tccr1b_prescalert>:
}

byte get_tccr1b_prescaler( word Prescaler )
{
	// Change here will impact BigMotor base frequencies!	
	switch (Prescaler)		// was Prescaler & 0x07
    2660:	80 34       	cpi	r24, 0x40	; 64
    2662:	91 05       	cpc	r25, r1
    2664:	d9 f0       	breq	.+54     	; 0x269c <_Z20get_tccr1b_prescalert+0x3c>
    2666:	81 34       	cpi	r24, 0x41	; 65
    2668:	91 05       	cpc	r25, r1
    266a:	50 f0       	brcs	.+20     	; 0x2680 <_Z20get_tccr1b_prescalert+0x20>
    266c:	21 e0       	ldi	r18, 0x01	; 1
    266e:	80 30       	cpi	r24, 0x00	; 0
    2670:	92 07       	cpc	r25, r18
    2672:	81 f0       	breq	.+32     	; 0x2694 <_Z20get_tccr1b_prescalert+0x34>
    2674:	24 e0       	ldi	r18, 0x04	; 4
    2676:	80 30       	cpi	r24, 0x00	; 0
    2678:	92 07       	cpc	r25, r18
    267a:	51 f0       	breq	.+20     	; 0x2690 <_Z20get_tccr1b_prescalert+0x30>
	case 64	  :	return 0x03;	break;
	case 256  :	return 0x04;	break;
	case 1024 :	return 0x05;	break;
	default	  : break;
	}
	return 0xFF;
    267c:	8f ef       	ldi	r24, 0xFF	; 255
    267e:	08 95       	ret
}

byte get_tccr1b_prescaler( word Prescaler )
{
	// Change here will impact BigMotor base frequencies!	
	switch (Prescaler)		// was Prescaler & 0x07
    2680:	81 30       	cpi	r24, 0x01	; 1
    2682:	91 05       	cpc	r25, r1
    2684:	49 f0       	breq	.+18     	; 0x2698 <_Z20get_tccr1b_prescalert+0x38>
    2686:	88 30       	cpi	r24, 0x08	; 8
    2688:	91 05       	cpc	r25, r1
    268a:	c1 f7       	brne	.-16     	; 0x267c <_Z20get_tccr1b_prescalert+0x1c>
	{
	case 1	  :	return 0x01;	break;
	case 8	  :	return 0x02;	break;
    268c:	82 e0       	ldi	r24, 0x02	; 2
	case 256  :	return 0x04;	break;
	case 1024 :	return 0x05;	break;
	default	  : break;
	}
	return 0xFF;
}
    268e:	08 95       	ret
	{
	case 1	  :	return 0x01;	break;
	case 8	  :	return 0x02;	break;
	case 64	  :	return 0x03;	break;
	case 256  :	return 0x04;	break;
	case 1024 :	return 0x05;	break;
    2690:	85 e0       	ldi	r24, 0x05	; 5
    2692:	08 95       	ret
	switch (Prescaler)		// was Prescaler & 0x07
	{
	case 1	  :	return 0x01;	break;
	case 8	  :	return 0x02;	break;
	case 64	  :	return 0x03;	break;
	case 256  :	return 0x04;	break;
    2694:	84 e0       	ldi	r24, 0x04	; 4
    2696:	08 95       	ret
byte get_tccr1b_prescaler( word Prescaler )
{
	// Change here will impact BigMotor base frequencies!	
	switch (Prescaler)		// was Prescaler & 0x07
	{
	case 1	  :	return 0x01;	break;
    2698:	81 e0       	ldi	r24, 0x01	; 1
    269a:	08 95       	ret
	case 8	  :	return 0x02;	break;
	case 64	  :	return 0x03;	break;
    269c:	83 e0       	ldi	r24, 0x03	; 3
    269e:	08 95       	ret

000026a0 <_Z17set_base_PWM_freqf>:
	}
	return 0xFF;
}

void set_base_PWM_freq( float mHerz )
{
    26a0:	ef 92       	push	r14
    26a2:	ff 92       	push	r15
    26a4:	0f 93       	push	r16
    26a6:	1f 93       	push	r17
    26a8:	7b 01       	movw	r14, r22
    26aa:	8c 01       	movw	r16, r24
{
	// For Prescaler=1;  
	// Not right here:  16,000,000 / 100. = 160,000 which doesn't fit inside a 'word'
	// need prescaler=8;
	//     Right here:   2,000,000 / 100. = 20,000 which does fit inside a 'word'
	word Top = (F_CPU/Prescaler) / mHerz;
    26ac:	20 91 0a 01 	lds	r18, 0x010A
    26b0:	30 e0       	ldi	r19, 0x00	; 0
    26b2:	40 e0       	ldi	r20, 0x00	; 0
    26b4:	50 e0       	ldi	r21, 0x00	; 0
    26b6:	60 e0       	ldi	r22, 0x00	; 0
    26b8:	74 e2       	ldi	r23, 0x24	; 36
    26ba:	84 ef       	ldi	r24, 0xF4	; 244
    26bc:	90 e0       	ldi	r25, 0x00	; 0
    26be:	0e 94 24 1e 	call	0x3c48	; 0x3c48 <__divmodsi4>
    26c2:	ca 01       	movw	r24, r20
    26c4:	b9 01       	movw	r22, r18
    26c6:	0e 94 ea 1a 	call	0x35d4	; 0x35d4 <__floatsisf>
    26ca:	a8 01       	movw	r20, r16
    26cc:	97 01       	movw	r18, r14
    26ce:	0e 94 ac 19 	call	0x3358	; 0x3358 <__divsf3>
    26d2:	0e 94 de 16 	call	0x2dbc	; 0x2dbc <__fixunssfsi>
	return 0xFF;
}

void set_base_PWM_freq( float mHerz )
{
	TOP = get_top_value( mHerz );	
    26d6:	70 93 0c 01 	sts	0x010C, r23
    26da:	60 93 0b 01 	sts	0x010B, r22
}

void set_top( word mTop )
{
	TOP = mTop;
	ICR1 = TOP;
    26de:	70 93 87 00 	sts	0x0087, r23
    26e2:	60 93 86 00 	sts	0x0086, r22

void set_base_PWM_freq( float mHerz )
{
	TOP = get_top_value( mHerz );	
	set_top(TOP);
}
    26e6:	1f 91       	pop	r17
    26e8:	0f 91       	pop	r16
    26ea:	ff 90       	pop	r15
    26ec:	ef 90       	pop	r14
    26ee:	08 95       	ret

000026f0 <_Z8pwm_initfhh>:

void pwm_init( float mBaseFrequencyHerz, BOOL mA_Enable, BOOL mB_Enable )
{
    26f0:	ef 92       	push	r14
    26f2:	ff 92       	push	r15
    26f4:	0f 93       	push	r16
    26f6:	1f 93       	push	r17
    26f8:	cf 93       	push	r28
    26fa:	df 93       	push	r29
    26fc:	7b 01       	movw	r14, r22
    26fe:	8c 01       	movw	r16, r24
    2700:	c4 2f       	mov	r28, r20
    2702:	d2 2f       	mov	r29, r18
	if (mA_Enable)		PWM_1A_DDR |= (1<<PWM_1A_PIN);
    2704:	41 11       	cpse	r20, r1
    2706:	52 9a       	sbi	0x0a, 2	; 10
	if (mB_Enable)		PWM_1B_DDR |= (1<<PWM_1B_PIN);
    2708:	d1 11       	cpse	r29, r1
    270a:	39 9a       	sbi	0x07, 1	; 7

	// No Power Reduction (needed to enable the Timer1)
	PRR &= ~((1<<PRTIM1) | (1<<PRTIM0));
    270c:	80 91 64 00 	lds	r24, 0x0064
    2710:	87 7e       	andi	r24, 0xE7	; 231
    2712:	80 93 64 00 	sts	0x0064, r24

/* This is proper way to write to the 16 bit register! */
void OCR1A_Write( unsigned int i ) 
{
	unsigned char sreg;	
	sreg = SREG;			/* Save global interrupt flag */ 
    2716:	8f b7       	in	r24, 0x3f	; 63
	cli();					/* Disable interrupts   */
    2718:	f8 94       	cli
	OCR1A = i;				/* Set TCNTn to i       */
    271a:	10 92 89 00 	sts	0x0089, r1
    271e:	10 92 88 00 	sts	0x0088, r1
	SREG  = sreg;			/* Restore global interrupt flag */
    2722:	8f bf       	out	0x3f, r24	; 63

/* This is proper way to write to the 16 bit register! */
void OCR1B_Write( unsigned int i ) 
{
	unsigned char sreg;
	sreg = SREG;	/* Save global interrupt flag */ 
    2724:	8f b7       	in	r24, 0x3f	; 63
	cli();			/* Disable interrupts */
    2726:	f8 94       	cli
	OCR1B = i;		/* Set TCNTn to i     */
    2728:	10 92 8b 00 	sts	0x008B, r1
    272c:	10 92 8a 00 	sts	0x008A, r1
	SREG = sreg;	/* Restore global interrupt flag */ 
    2730:	8f bf       	out	0x3f, r24	; 63
{
	// For Prescaler=1;  
	// Not right here:  16,000,000 / 100. = 160,000 which doesn't fit inside a 'word'
	// need prescaler=8;
	//     Right here:   2,000,000 / 100. = 20,000 which does fit inside a 'word'
	word Top = (F_CPU/Prescaler) / mHerz;
    2732:	20 91 0a 01 	lds	r18, 0x010A
    2736:	30 e0       	ldi	r19, 0x00	; 0
    2738:	40 e0       	ldi	r20, 0x00	; 0
    273a:	50 e0       	ldi	r21, 0x00	; 0
    273c:	60 e0       	ldi	r22, 0x00	; 0
    273e:	74 e2       	ldi	r23, 0x24	; 36
    2740:	84 ef       	ldi	r24, 0xF4	; 244
    2742:	90 e0       	ldi	r25, 0x00	; 0
    2744:	0e 94 24 1e 	call	0x3c48	; 0x3c48 <__divmodsi4>
    2748:	ca 01       	movw	r24, r20
    274a:	b9 01       	movw	r22, r18
    274c:	0e 94 ea 1a 	call	0x35d4	; 0x35d4 <__floatsisf>
    2750:	a8 01       	movw	r20, r16
    2752:	97 01       	movw	r18, r14
    2754:	0e 94 ac 19 	call	0x3358	; 0x3358 <__divsf3>
    2758:	0e 94 de 16 	call	0x2dbc	; 0x2dbc <__fixunssfsi>
	return Top;
}

void set_top( word mTop )
{
	TOP = mTop;
    275c:	70 93 0c 01 	sts	0x010C, r23
    2760:	60 93 0b 01 	sts	0x010B, r22
	ICR1 = TOP;
    2764:	70 93 87 00 	sts	0x0087, r23
    2768:	60 93 86 00 	sts	0x0086, r22
	// 16Mhz / 65535 = 	244 Hz  (slowest possible at this prescaler=1)
	set_top( get_top_value( mBaseFrequencyHerz ) );

	// 8 Bit control Registers:
	byte tccr1a = 0x02;
	if (mA_Enable)	tccr1a |= 0x80;
    276c:	cc 23       	and	r28, r28
    276e:	c1 f4       	brne	.+48     	; 0x27a0 <_Z8pwm_initfhh+0xb0>
	// TOP counter value is defined in the ICR1
	// 16Mhz / 65535 = 	244 Hz  (slowest possible at this prescaler=1)
	set_top( get_top_value( mBaseFrequencyHerz ) );

	// 8 Bit control Registers:
	byte tccr1a = 0x02;
    2770:	82 e0       	ldi	r24, 0x02	; 2
	if (mA_Enable)	tccr1a |= 0x80;
	if (mB_Enable)	tccr1a |= 0x20;
    2772:	d1 11       	cpse	r29, r1
    2774:	80 62       	ori	r24, 0x20	; 32
	TCCR1A 	= tccr1a;
    2776:	80 93 80 00 	sts	0x0080, r24

	Prescaler   = select_prescaler( mBaseFrequencyHerz );
    277a:	c8 01       	movw	r24, r16
    277c:	b7 01       	movw	r22, r14
    277e:	0e 94 c2 12 	call	0x2584	; 0x2584 <_Z16select_prescalerf>
    2782:	80 93 0a 01 	sts	0x010A, r24
	byte tccr1b = 0x18;
	TCCR1B = tccr1b | get_tccr1b_prescaler(Prescaler);
    2786:	90 e0       	ldi	r25, 0x00	; 0
    2788:	0e 94 30 13 	call	0x2660	; 0x2660 <_Z20get_tccr1b_prescalert>
    278c:	88 61       	ori	r24, 0x18	; 24
    278e:	80 93 81 00 	sts	0x0081, r24

	// Mode 14 Fast PWM ICR1 holds TOP
	// We will be using the Waveform Generation Mode (WGM =0000; Normal Mode)
	// Correction!  We will be using FastPWM ICRn is TOP 
	//	(Mode 14)	
}
    2792:	df 91       	pop	r29
    2794:	cf 91       	pop	r28
    2796:	1f 91       	pop	r17
    2798:	0f 91       	pop	r16
    279a:	ff 90       	pop	r15
    279c:	ef 90       	pop	r14
    279e:	08 95       	ret
	// 16Mhz / 65535 = 	244 Hz  (slowest possible at this prescaler=1)
	set_top( get_top_value( mBaseFrequencyHerz ) );

	// 8 Bit control Registers:
	byte tccr1a = 0x02;
	if (mA_Enable)	tccr1a |= 0x80;
    27a0:	82 e8       	ldi	r24, 0x82	; 130
    27a2:	e7 cf       	rjmp	.-50     	; 0x2772 <_Z8pwm_initfhh+0x82>

000027a4 <_Z13set_polarityAh>:
_		    _____________________
 |_________|
******************************************/
void set_polarityA( BOOL mHigh )
{
	byte tmp = TCCR1A;
    27a4:	90 91 80 00 	lds	r25, 0x0080
	tmp |= 0x80;
    27a8:	29 2f       	mov	r18, r25
    27aa:	20 68       	ori	r18, 0x80	; 128
	if (mHigh)
    27ac:	88 23       	and	r24, r24
    27ae:	21 f4       	brne	.+8      	; 0x27b8 <_Z13set_polarityAh+0x14>
		tmp &= ~(0x40);		// Clear PWM pin on compare match
	else
		tmp |= 0x40;		// Set PWM pin on compare match
    27b0:	90 6c       	ori	r25, 0xC0	; 192
	TCCR1A = tmp;		
    27b2:	90 93 80 00 	sts	0x0080, r25
}
    27b6:	08 95       	ret
void set_polarityA( BOOL mHigh )
{
	byte tmp = TCCR1A;
	tmp |= 0x80;
	if (mHigh)
		tmp &= ~(0x40);		// Clear PWM pin on compare match
    27b8:	92 2f       	mov	r25, r18
    27ba:	9f 7b       	andi	r25, 0xBF	; 191
	else
		tmp |= 0x40;		// Set PWM pin on compare match
	TCCR1A = tmp;		
    27bc:	90 93 80 00 	sts	0x0080, r25
}
    27c0:	08 95       	ret

000027c2 <_Z13set_polarityBh>:
void set_polarityB( BOOL mHigh )
{
	byte tmp = TCCR1A;
    27c2:	90 91 80 00 	lds	r25, 0x0080
	tmp |= 0x20;
    27c6:	29 2f       	mov	r18, r25
    27c8:	20 62       	ori	r18, 0x20	; 32
	if (mHigh)
    27ca:	88 23       	and	r24, r24
    27cc:	21 f4       	brne	.+8      	; 0x27d6 <_Z13set_polarityBh+0x14>
		tmp &= ~0x10;
	else
		tmp |= 0x10;
    27ce:	90 63       	ori	r25, 0x30	; 48
	TCCR1A = tmp;
    27d0:	90 93 80 00 	sts	0x0080, r25
}
    27d4:	08 95       	ret
void set_polarityB( BOOL mHigh )
{
	byte tmp = TCCR1A;
	tmp |= 0x20;
	if (mHigh)
		tmp &= ~0x10;
    27d6:	92 2f       	mov	r25, r18
    27d8:	9f 7e       	andi	r25, 0xEF	; 239
	else
		tmp |= 0x10;
	TCCR1A = tmp;
    27da:	90 93 80 00 	sts	0x0080, r25
}
    27de:	08 95       	ret

000027e0 <_Z9set_dutyAf>:

/* value must be Positive! 
mDuty	- 	[0 to 1.00]  Fraction
*/
void set_dutyA( float mDuty )
{
    27e0:	ef 92       	push	r14
    27e2:	ff 92       	push	r15
    27e4:	0f 93       	push	r16
    27e6:	1f 93       	push	r17
    27e8:	7b 01       	movw	r14, r22
    27ea:	8c 01       	movw	r16, r24
	if (mDuty<0)  mDuty = -mDuty;	// make it positive.
    27ec:	20 e0       	ldi	r18, 0x00	; 0
    27ee:	30 e0       	ldi	r19, 0x00	; 0
    27f0:	a9 01       	movw	r20, r18
    27f2:	0e 94 ba 1a 	call	0x3574	; 0x3574 <__ltsf2>
    27f6:	87 ff       	sbrs	r24, 7
    27f8:	04 c0       	rjmp	.+8      	; 0x2802 <_Z9set_dutyAf+0x22>
    27fa:	17 fb       	bst	r17, 7
    27fc:	10 95       	com	r17
    27fe:	17 f9       	bld	r17, 7
    2800:	10 95       	com	r17
	word counts = ceil( (float)TOP * mDuty );
    2802:	60 91 0b 01 	lds	r22, 0x010B
    2806:	70 91 0c 01 	lds	r23, 0x010C
    280a:	80 e0       	ldi	r24, 0x00	; 0
    280c:	90 e0       	ldi	r25, 0x00	; 0
    280e:	0e 94 9c 1b 	call	0x3738	; 0x3738 <__floatunsisf>
    2812:	a8 01       	movw	r20, r16
    2814:	97 01       	movw	r18, r14
    2816:	0e 94 b2 18 	call	0x3164	; 0x3164 <__mulsf3>
    281a:	0e 94 98 1e 	call	0x3d30	; 0x3d30 <ceil>
    281e:	0e 94 de 16 	call	0x2dbc	; 0x2dbc <__fixunssfsi>

/* This is proper way to write to the 16 bit register! */
void OCR1A_Write( unsigned int i ) 
{
	unsigned char sreg;	
	sreg = SREG;			/* Save global interrupt flag */ 
    2822:	8f b7       	in	r24, 0x3f	; 63
	cli();					/* Disable interrupts   */
    2824:	f8 94       	cli
	OCR1A = i;				/* Set TCNTn to i       */
    2826:	70 93 89 00 	sts	0x0089, r23
    282a:	60 93 88 00 	sts	0x0088, r22
	SREG  = sreg;			/* Restore global interrupt flag */
    282e:	8f bf       	out	0x3f, r24	; 63
void set_dutyA( float mDuty )
{
	if (mDuty<0)  mDuty = -mDuty;	// make it positive.
	word counts = ceil( (float)TOP * mDuty );
	OCR1A_Write( counts );
}
    2830:	1f 91       	pop	r17
    2832:	0f 91       	pop	r16
    2834:	ff 90       	pop	r15
    2836:	ef 90       	pop	r14
    2838:	08 95       	ret

0000283a <_Z9set_dutyBf>:

void set_dutyB( float mDuty )
{
    283a:	ef 92       	push	r14
    283c:	ff 92       	push	r15
    283e:	0f 93       	push	r16
    2840:	1f 93       	push	r17
    2842:	7b 01       	movw	r14, r22
    2844:	8c 01       	movw	r16, r24
	if (mDuty<0) mDuty = -mDuty;
    2846:	20 e0       	ldi	r18, 0x00	; 0
    2848:	30 e0       	ldi	r19, 0x00	; 0
    284a:	a9 01       	movw	r20, r18
    284c:	0e 94 ba 1a 	call	0x3574	; 0x3574 <__ltsf2>
    2850:	87 ff       	sbrs	r24, 7
    2852:	04 c0       	rjmp	.+8      	; 0x285c <_Z9set_dutyBf+0x22>
    2854:	17 fb       	bst	r17, 7
    2856:	10 95       	com	r17
    2858:	17 f9       	bld	r17, 7
    285a:	10 95       	com	r17
	word counts = ceil( (float)TOP * mDuty );
    285c:	60 91 0b 01 	lds	r22, 0x010B
    2860:	70 91 0c 01 	lds	r23, 0x010C
    2864:	80 e0       	ldi	r24, 0x00	; 0
    2866:	90 e0       	ldi	r25, 0x00	; 0
    2868:	0e 94 9c 1b 	call	0x3738	; 0x3738 <__floatunsisf>
    286c:	a8 01       	movw	r20, r16
    286e:	97 01       	movw	r18, r14
    2870:	0e 94 b2 18 	call	0x3164	; 0x3164 <__mulsf3>
    2874:	0e 94 98 1e 	call	0x3d30	; 0x3d30 <ceil>
    2878:	0e 94 de 16 	call	0x2dbc	; 0x2dbc <__fixunssfsi>

/* This is proper way to write to the 16 bit register! */
void OCR1B_Write( unsigned int i ) 
{
	unsigned char sreg;
	sreg = SREG;	/* Save global interrupt flag */ 
    287c:	8f b7       	in	r24, 0x3f	; 63
	cli();			/* Disable interrupts */
    287e:	f8 94       	cli
	OCR1B = i;		/* Set TCNTn to i     */
    2880:	70 93 8b 00 	sts	0x008B, r23
    2884:	60 93 8a 00 	sts	0x008A, r22
	SREG = sreg;	/* Restore global interrupt flag */ 
    2888:	8f bf       	out	0x3f, r24	; 63
void set_dutyB( float mDuty )
{
	if (mDuty<0) mDuty = -mDuty;
	word counts = ceil( (float)TOP * mDuty );
	OCR1B_Write( counts );
}
    288a:	1f 91       	pop	r17
    288c:	0f 91       	pop	r16
    288e:	ff 90       	pop	r15
    2890:	ef 90       	pop	r14
    2892:	08 95       	ret

00002894 <_Z5delayl>:


// Use volatile so that the compiler wont optimize the delay loop out
volatile long int time_delay = 0;
void delay( long int mdelay )
{
    2894:	9b 01       	movw	r18, r22
    2896:	ac 01       	movw	r20, r24
 	 for (time_delay=0; time_delay<mdelay; time_delay++) {  };
    2898:	10 92 2c 03 	sts	0x032C, r1
    289c:	10 92 2d 03 	sts	0x032D, r1
    28a0:	10 92 2e 03 	sts	0x032E, r1
    28a4:	10 92 2f 03 	sts	0x032F, r1
    28a8:	80 91 2c 03 	lds	r24, 0x032C
    28ac:	90 91 2d 03 	lds	r25, 0x032D
    28b0:	a0 91 2e 03 	lds	r26, 0x032E
    28b4:	b0 91 2f 03 	lds	r27, 0x032F
    28b8:	82 17       	cp	r24, r18
    28ba:	93 07       	cpc	r25, r19
    28bc:	a4 07       	cpc	r26, r20
    28be:	b5 07       	cpc	r27, r21
    28c0:	04 f5       	brge	.+64     	; 0x2902 <_Z5delayl+0x6e>
    28c2:	80 91 2c 03 	lds	r24, 0x032C
    28c6:	90 91 2d 03 	lds	r25, 0x032D
    28ca:	a0 91 2e 03 	lds	r26, 0x032E
    28ce:	b0 91 2f 03 	lds	r27, 0x032F
    28d2:	01 96       	adiw	r24, 0x01	; 1
    28d4:	a1 1d       	adc	r26, r1
    28d6:	b1 1d       	adc	r27, r1
    28d8:	80 93 2c 03 	sts	0x032C, r24
    28dc:	90 93 2d 03 	sts	0x032D, r25
    28e0:	a0 93 2e 03 	sts	0x032E, r26
    28e4:	b0 93 2f 03 	sts	0x032F, r27
    28e8:	80 91 2c 03 	lds	r24, 0x032C
    28ec:	90 91 2d 03 	lds	r25, 0x032D
    28f0:	a0 91 2e 03 	lds	r26, 0x032E
    28f4:	b0 91 2f 03 	lds	r27, 0x032F
    28f8:	82 17       	cp	r24, r18
    28fa:	93 07       	cpc	r25, r19
    28fc:	a4 07       	cpc	r26, r20
    28fe:	b5 07       	cpc	r27, r21
    2900:	04 f3       	brlt	.-64     	; 0x28c2 <_Z5delayl+0x2e>
    2902:	08 95       	ret

00002904 <_Z9chip_initv>:
// Note - May want to set the CKDIV8 fuse if MCU is only supposed to run
// at 8MHz so as not to exceed its operating conditions at startup.
//   CLKPR = ( 1 << CLKPCE );       // Set Clock Prescaler change enable
//   CLKPR = 0x01;            		// Clock Division Factor of 2
// Note - CLKPR must be written within 4 clock cycles of setting CLKPCE
   DDRB = 0xFF;    // PORT B to be outputs for LED monotoring
    2904:	8f ef       	ldi	r24, 0xFF	; 255
    2906:	84 b9       	out	0x04, r24	; 4
   DDRC = 0x00;    // Inputs, not used
    2908:	17 b8       	out	0x07, r1	; 7
   DDRE = 0x00;    // Inputs, not used
    290a:	1d b8       	out	0x0d, r1	; 13
   PORTB = 0xFE;   // ALL LEDs OFF
    290c:	8e ef       	ldi	r24, 0xFE	; 254
    290e:	85 b9       	out	0x05, r24	; 5
   PORTC = 0x00;   // Inputs, not used
    2910:	18 b8       	out	0x08, r1	; 8
   PORTD = 0x00;   // Inputs, not used
    2912:	1b b8       	out	0x0b, r1	; 11
   PORTE = 0x00;   // Inputs, not used
    2914:	1e b8       	out	0x0e, r1	; 14
   PRR   = 0x00;   // Individual peripheral clocks enabled
    2916:	10 92 64 00 	sts	0x0064, r1
}
    291a:	08 95       	ret

0000291c <_Z11OS_InitTaskv>:
	*/
	
	/* We want to use Clear Timer on Compare (CTC mode)		*/
	/* COM0A0 and COM0A1 are put into "disconnected" mode.	*/
	/* COM0B0 and COM0B1 are put into "disconnected" mode.	*/
	TCCR0A = 0x02;		// CTC;  OCRA will hold TOP;
    291c:	82 e0       	ldi	r24, 0x02	; 2
    291e:	84 bd       	out	0x24, r24	; 36
	TCCR0B = 0x03;		// use f/64
    2920:	93 e0       	ldi	r25, 0x03	; 3
    2922:	95 bd       	out	0x25, r25	; 37
	OCR0A = 250;		// 1 ms 
    2924:	9a ef       	ldi	r25, 0xFA	; 250
    2926:	97 bd       	out	0x27, r25	; 39
	TIMSK0 = 0x02;		// Enable OCR0A
    2928:	80 93 6e 00 	sts	0x006E, r24
	
	OS_Event_TIC_Counter = 0;	// counts # of ms
    292c:	10 92 33 03 	sts	0x0333, r1
    2930:	10 92 32 03 	sts	0x0332, r1
	/******************* PERIPHERAL INIT  ********************/
	/******************* APPLICATION INIT ********************/

	// Look for serial idle:	
	//Enter_HS_Mode();
}
    2934:	08 95       	ret

00002936 <_Z13Enter_HS_Modev>:

void Enter_HS_Mode()
{
	OS_HighSpeedSampling = TRUE;
    2936:	81 e0       	ldi	r24, 0x01	; 1
    2938:	80 93 36 03 	sts	0x0336, r24
}
    293c:	08 95       	ret

0000293e <_Z17Enter_Normal_Modev>:
void Enter_Normal_Mode()
{
	OS_HighSpeedSampling = FALSE;
    293e:	10 92 36 03 	sts	0x0336, r1
}
    2942:	08 95       	ret

00002944 <_Z15System_Dispatchv>:

/* Use this dispatch for all core timing functionality */
void System_Dispatch()
{	
	if ((OS_Event_TIC_Counter % 5) == 0) 	// 10ms tasks
    2944:	20 91 32 03 	lds	r18, 0x0332
    2948:	30 91 33 03 	lds	r19, 0x0333
    294c:	c9 01       	movw	r24, r18
    294e:	65 e0       	ldi	r22, 0x05	; 5
    2950:	70 e0       	ldi	r23, 0x00	; 0
    2952:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <__divmodhi4>
    2956:	00 97       	sbiw	r24, 0x00	; 0
    2958:	39 f4       	brne	.+14     	; 0x2968 <_Z15System_Dispatchv+0x24>
	{
		if ((OS_Event_TIC_Counter % 10) == 0) 	// 10ms tasks
    295a:	c9 01       	movw	r24, r18
    295c:	6a e0       	ldi	r22, 0x0A	; 10
    295e:	70 e0       	ldi	r23, 0x00	; 0
    2960:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <__divmodhi4>
    2964:	00 97       	sbiw	r24, 0x00	; 0
    2966:	09 f0       	breq	.+2      	; 0x296a <_Z15System_Dispatchv+0x26>
    2968:	08 95       	ret
		{
			can_instance_timeslice();
    296a:	0e 94 89 0c 	call	0x1912	; 0x1912 <_Z22can_instance_timeslicev>
			if ((OS_Event_TIC_Counter % 20) == 0)	// 20ms tasks
    296e:	80 91 32 03 	lds	r24, 0x0332
    2972:	90 91 33 03 	lds	r25, 0x0333
    2976:	64 e1       	ldi	r22, 0x14	; 20
    2978:	70 e0       	ldi	r23, 0x00	; 0
    297a:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <__divmodhi4>
    297e:	00 97       	sbiw	r24, 0x00	; 0
    2980:	99 f7       	brne	.-26     	; 0x2968 <_Z15System_Dispatchv+0x24>
			{	
				can_board_timeslice();
    2982:	0e 94 27 0e 	call	0x1c4e	; 0x1c4e <_Z19can_board_timeslicev>
				if ((OS_Event_TIC_Counter % 50) == 0)	// 50ms tasks
    2986:	80 91 32 03 	lds	r24, 0x0332
    298a:	90 91 33 03 	lds	r25, 0x0333
    298e:	62 e3       	ldi	r22, 0x32	; 50
    2990:	70 e0       	ldi	r23, 0x00	; 0
    2992:	0e 94 11 1e 	call	0x3c22	; 0x3c22 <__divmodhi4>
    2996:	00 97       	sbiw	r24, 0x00	; 0
    2998:	39 f7       	brne	.-50     	; 0x2968 <_Z15System_Dispatchv+0x24>
				{
					led_timeslice_100ms();
    299a:	0e 94 bf 11 	call	0x237e	; 0x237e <_Z19led_timeslice_100msv>
    299e:	08 95       	ret

000029a0 <__vector_15>:
TIMER0_COMPA_vect
TIMER0_COMPB_vect
TIMER0_OVF_vect
******************************************************************************/
ISR( TIMER0_COMPA_vect )
{
    29a0:	1f 92       	push	r1
    29a2:	0f 92       	push	r0
    29a4:	0f b6       	in	r0, 0x3f	; 63
    29a6:	0f 92       	push	r0
    29a8:	11 24       	eor	r1, r1
    29aa:	2f 93       	push	r18
    29ac:	3f 93       	push	r19
    29ae:	4f 93       	push	r20
    29b0:	5f 93       	push	r21
    29b2:	6f 93       	push	r22
    29b4:	7f 93       	push	r23
    29b6:	8f 93       	push	r24
    29b8:	9f 93       	push	r25
    29ba:	af 93       	push	r26
    29bc:	bf 93       	push	r27
    29be:	ef 93       	push	r30
    29c0:	ff 93       	push	r31
	// the OCF0A flag is automatically cleared by executing this ISR.
	
	// toggle bit used for debug (set an output led to show we're running).
	static byte t =0;
	if (t) t=0; else t=1;		
    29c2:	80 91 37 03 	lds	r24, 0x0337
    29c6:	88 23       	and	r24, r24
    29c8:	41 f1       	breq	.+80     	; 0x2a1a <__vector_15+0x7a>
    29ca:	10 92 37 03 	sts	0x0337, r1

	//cli():
	// OTHER INTERRUPTS SHOULD BE DISABLED DURING THIS MODE !!
	if (OS_HighSpeedSampling)				// 0.1ms tick
    29ce:	80 91 36 03 	lds	r24, 0x0336
    29d2:	88 23       	and	r24, r24
    29d4:	49 f1       	breq	.+82     	; 0x2a28 <__vector_15+0x88>
	{
		// call RF check for silence inline routine
		//RF_SilenceCheck();
		if ((OS_Event_HSTIC_Counter++ % 10) == 0)
    29d6:	80 91 30 03 	lds	r24, 0x0330
    29da:	90 91 31 03 	lds	r25, 0x0331
    29de:	9c 01       	movw	r18, r24
    29e0:	2f 5f       	subi	r18, 0xFF	; 255
    29e2:	3f 4f       	sbci	r19, 0xFF	; 255
    29e4:	30 93 31 03 	sts	0x0331, r19
    29e8:	20 93 30 03 	sts	0x0330, r18
    29ec:	6a e0       	ldi	r22, 0x0A	; 10
    29ee:	70 e0       	ldi	r23, 0x00	; 0
    29f0:	0e 94 fd 1d 	call	0x3bfa	; 0x3bfa <__udivmodhi4>
    29f4:	00 97       	sbiw	r24, 0x00	; 0
    29f6:	31 f1       	breq	.+76     	; 0x2a44 <__vector_15+0xa4>
		System_Dispatch();
		OS_Dispatch();
	}
	//if (OS_Event_TIC_Counter == 999)	// after 1 second
    //		OS_Event_TIC_Counter = 0;		// start over
}
    29f8:	ff 91       	pop	r31
    29fa:	ef 91       	pop	r30
    29fc:	bf 91       	pop	r27
    29fe:	af 91       	pop	r26
    2a00:	9f 91       	pop	r25
    2a02:	8f 91       	pop	r24
    2a04:	7f 91       	pop	r23
    2a06:	6f 91       	pop	r22
    2a08:	5f 91       	pop	r21
    2a0a:	4f 91       	pop	r20
    2a0c:	3f 91       	pop	r19
    2a0e:	2f 91       	pop	r18
    2a10:	0f 90       	pop	r0
    2a12:	0f be       	out	0x3f, r0	; 63
    2a14:	0f 90       	pop	r0
    2a16:	1f 90       	pop	r1
    2a18:	18 95       	reti
{
	// the OCF0A flag is automatically cleared by executing this ISR.
	
	// toggle bit used for debug (set an output led to show we're running).
	static byte t =0;
	if (t) t=0; else t=1;		
    2a1a:	81 e0       	ldi	r24, 0x01	; 1
    2a1c:	80 93 37 03 	sts	0x0337, r24

	//cli():
	// OTHER INTERRUPTS SHOULD BE DISABLED DURING THIS MODE !!
	if (OS_HighSpeedSampling)				// 0.1ms tick
    2a20:	80 91 36 03 	lds	r24, 0x0336
    2a24:	88 23       	and	r24, r24
    2a26:	b9 f6       	brne	.-82     	; 0x29d6 <__vector_15+0x36>
			OS_Dispatch();
		}
	}
	else								// 1ms tick
	{
		OS_Event_TIC_Counter++;
    2a28:	80 91 32 03 	lds	r24, 0x0332
    2a2c:	90 91 33 03 	lds	r25, 0x0333
    2a30:	01 96       	adiw	r24, 0x01	; 1
    2a32:	90 93 33 03 	sts	0x0333, r25
    2a36:	80 93 32 03 	sts	0x0332, r24
		System_Dispatch();
    2a3a:	0e 94 a2 14 	call	0x2944	; 0x2944 <_Z15System_Dispatchv>
		OS_Dispatch();
    2a3e:	0e 94 a9 06 	call	0xd52	; 0xd52 <_Z11OS_Dispatchv>
    2a42:	da cf       	rjmp	.-76     	; 0x29f8 <__vector_15+0x58>
	{
		// call RF check for silence inline routine
		//RF_SilenceCheck();
		if ((OS_Event_HSTIC_Counter++ % 10) == 0)
		{
			OS_Event_HSTIC_Counter = 0;
    2a44:	10 92 31 03 	sts	0x0331, r1
    2a48:	10 92 30 03 	sts	0x0330, r1
			OS_Event_TIC_Counter++;
    2a4c:	80 91 32 03 	lds	r24, 0x0332
    2a50:	90 91 33 03 	lds	r25, 0x0333
    2a54:	01 96       	adiw	r24, 0x01	; 1
    2a56:	90 93 33 03 	sts	0x0333, r25
    2a5a:	80 93 32 03 	sts	0x0332, r24
			OS_Dispatch();
    2a5e:	0e 94 a9 06 	call	0xd52	; 0xd52 <_Z11OS_Dispatchv>
    2a62:	ca cf       	rjmp	.-108    	; 0x29f8 <__vector_15+0x58>

00002a64 <_Z11OS_tmr_initv>:
	*/
	
	/* We want to use Clear Timer on Compare (CTC mode)		*/
	/* COM0A0 and COM0A1 are put into "disconnected" mode.	*/
	/* COM0B0 and COM0B1 are put into "disconnected" mode.	*/
	TCCR0A = 0x02;		// CTC;  OCRA will hold TOP;
    2a64:	82 e0       	ldi	r24, 0x02	; 2
    2a66:	84 bd       	out	0x24, r24	; 36
	TCCR0B = 0x03;		// use f/64
    2a68:	93 e0       	ldi	r25, 0x03	; 3
    2a6a:	95 bd       	out	0x25, r25	; 37
	OCR0A = 250;		// 1 ms 
    2a6c:	9a ef       	ldi	r25, 0xFA	; 250
    2a6e:	97 bd       	out	0x27, r25	; 39
	TIMSK0 = 0x02;		// Enable OCR0A
    2a70:	80 93 6e 00 	sts	0x006E, r24
	
	OS_Event_TIC_Counter = 0;	// counts # of ms
    2a74:	10 92 33 03 	sts	0x0333, r1
    2a78:	10 92 32 03 	sts	0x0332, r1
}
    2a7c:	08 95       	ret

00002a7e <_Z27can_parse_configure_requestP4sCAN>:
Return	:	The module configuration bytes
Also want to save:  Current thresholds.
Report DTCs (overtemperature, over voltage)
***********************************************/
void can_parse_configure_request( sCAN* mMsg )
{
    2a7e:	fc 01       	movw	r30, r24
	byte index  =  mMsg->data[0];	// which config_x byte
	byte mask   =  mMsg->data[1];	// mask (which bits are changing)
    2a80:	96 81       	ldd	r25, Z+6	; 0x06
	byte value  =  mMsg->data[2];	// new values 
    2a82:	27 81       	ldd	r18, Z+7	; 0x07
	switch (index)					// alternatively could make config_bytes[4] an array
    2a84:	85 81       	ldd	r24, Z+5	; 0x05
    2a86:	82 30       	cpi	r24, 0x02	; 2
    2a88:	d9 f0       	breq	.+54     	; 0x2ac0 <_Z27can_parse_configure_requestP4sCAN+0x42>
    2a8a:	83 30       	cpi	r24, 0x03	; 3
    2a8c:	71 f0       	breq	.+28     	; 0x2aaa <_Z27can_parse_configure_requestP4sCAN+0x2c>
    2a8e:	81 30       	cpi	r24, 0x01	; 1
    2a90:	09 f0       	breq	.+2      	; 0x2a94 <_Z27can_parse_configure_requestP4sCAN+0x16>
    2a92:	08 95       	ret
	{
		case 1 : config_byte_1 |=  (mask & value);
				 config_byte_1 &= ~(mask & (~value));
    2a94:	89 2f       	mov	r24, r25
    2a96:	80 95       	com	r24
    2a98:	82 2b       	or	r24, r18
	byte index  =  mMsg->data[0];	// which config_x byte
	byte mask   =  mMsg->data[1];	// mask (which bits are changing)
	byte value  =  mMsg->data[2];	// new values 
	switch (index)					// alternatively could make config_bytes[4] an array
	{
		case 1 : config_byte_1 |=  (mask & value);
    2a9a:	92 23       	and	r25, r18
    2a9c:	20 91 38 03 	lds	r18, 0x0338
    2aa0:	92 2b       	or	r25, r18
				 config_byte_1 &= ~(mask & (~value));
    2aa2:	89 23       	and	r24, r25
    2aa4:	80 93 38 03 	sts	0x0338, r24
				 break;
    2aa8:	08 95       	ret
		case 2 : config_byte_2 |=  (mask & value);
				 config_byte_2 &= ~(mask & (~value));
				 break;
		case 3 : config_byte_3 |=  (mask & value);
				 config_byte_3 &= ~(mask & (~value));
    2aaa:	89 2f       	mov	r24, r25
    2aac:	80 95       	com	r24
    2aae:	82 2b       	or	r24, r18
				 config_byte_1 &= ~(mask & (~value));
				 break;
		case 2 : config_byte_2 |=  (mask & value);
				 config_byte_2 &= ~(mask & (~value));
				 break;
		case 3 : config_byte_3 |=  (mask & value);
    2ab0:	92 23       	and	r25, r18
    2ab2:	20 91 3a 03 	lds	r18, 0x033A
    2ab6:	92 2b       	or	r25, r18
				 config_byte_3 &= ~(mask & (~value));
    2ab8:	89 23       	and	r24, r25
    2aba:	80 93 3a 03 	sts	0x033A, r24
    2abe:	08 95       	ret
	{
		case 1 : config_byte_1 |=  (mask & value);
				 config_byte_1 &= ~(mask & (~value));
				 break;
		case 2 : config_byte_2 |=  (mask & value);
				 config_byte_2 &= ~(mask & (~value));
    2ac0:	89 2f       	mov	r24, r25
    2ac2:	80 95       	com	r24
    2ac4:	82 2b       	or	r24, r18
	switch (index)					// alternatively could make config_bytes[4] an array
	{
		case 1 : config_byte_1 |=  (mask & value);
				 config_byte_1 &= ~(mask & (~value));
				 break;
		case 2 : config_byte_2 |=  (mask & value);
    2ac6:	92 23       	and	r25, r18
    2ac8:	20 91 39 03 	lds	r18, 0x0339
    2acc:	92 2b       	or	r25, r18
				 config_byte_2 &= ~(mask & (~value));
    2ace:	89 23       	and	r24, r25
    2ad0:	80 93 39 03 	sts	0x0339, r24
				 break;
    2ad4:	08 95       	ret

00002ad6 <_Z21default_configurationv>:
}

/* Set the config_byte_n bytes to default first time the board is run. CAN_NEW_BOARD */
void default_configuration()
{
	config_byte_1 = 0;
    2ad6:	10 92 38 03 	sts	0x0338, r1
	config_byte_2 = 0;		// no reports
    2ada:	10 92 39 03 	sts	0x0339, r1
	config_byte_3 = 0;		// 
    2ade:	10 92 3a 03 	sts	0x033A, r1
	config_byte_4 = (CAN_BAUD_250K | NORMAL_HISTORY_OP_MODE);	
    2ae2:	82 e4       	ldi	r24, 0x42	; 66
    2ae4:	80 93 3b 03 	sts	0x033B, r24

	// Make sure CAN_NEW_BOARD goes to one!
	// BECAUSE read_configuration_eeprom() reads with a ~
	// the CAN_NEW_BOARD will be a 0 after reflash
	// ALSO SAVED with a ~, so to make as a not new board, 
	init_complete    = FALSE;
    2ae8:	10 92 bb 02 	sts	0x02BB, r1
	sys_config_byte |= CAN_NEW_BOARD;		// means no longer new board
    2aec:	80 91 3c 03 	lds	r24, 0x033C
    2af0:	81 60       	ori	r24, 0x01	; 1
    2af2:	80 93 3c 03 	sts	0x033C, r24
	Confirmed        = NOT_CLAIMED; 		// will force MyInstance to init
    2af6:	10 92 ba 02 	sts	0x02BA, r1
	MyInstance 		 = 0x98;
    2afa:	88 e9       	ldi	r24, 0x98	; 152
    2afc:	80 93 b9 02 	sts	0x02B9, r24
	
	//led_on(4);
}
    2b00:	08 95       	ret

00002b02 <_Z11config_initv>:
inline byte isSysConfigured(byte Test)	{  return ((sys_config_byte & Test)>0); };
    2b02:	80 91 3c 03 	lds	r24, 0x033C
							// and b/c it's better the user knows when it's read.
	//led_off(4);
	
	// BECAUSE read_configuration_eeprom() reads with a ~, 
	// The CAN_NEW_BOARD bit will be a 0 after reflash (~1)
	if (isSysConfigured(CAN_NEW_BOARD)==FALSE)		// Active Low
    2b06:	80 fd       	sbrc	r24, 0
    2b08:	08 95       	ret
	{												// First time this board has run!
		default_configuration();					// For the core modules (see above)
    2b0a:	0e 94 6b 15 	call	0x2ad6	; 0x2ad6 <_Z21default_configurationv>
		app_default_configuration();				// For application (board specific config) ie motor boards need stops
    2b0e:	0e 94 c9 06 	call	0xd92	; 0xd92 <_Z25app_default_configurationv>
    2b12:	08 95       	ret

00002b14 <_Z20save_instance_numberPh>:
save_instance_number()
Return	:	The instance number within the network
**************************************************/
byte* save_instance_number(byte* mEEPROMAddress )
{
    eeprom_write_byte( (unsigned char*)mEEPROMAddress,   MyInstance );
    2b14:	20 91 b9 02 	lds	r18, 0x02B9
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    2b18:	f9 99       	sbic	0x1f, 1	; 31
    2b1a:	fe cf       	rjmp	.-4      	; 0x2b18 <_Z20save_instance_numberPh+0x4>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2b1c:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    2b1e:	92 bd       	out	0x22, r25	; 34
    2b20:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    2b22:	20 bd       	out	0x20, r18	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    2b24:	0f b6       	in	r0, 0x3f	; 63
    2b26:	f8 94       	cli
    2b28:	fa 9a       	sbi	0x1f, 2	; 31
    2b2a:	f9 9a       	sbi	0x1f, 1	; 31
    2b2c:	0f be       	out	0x3f, r0	; 63
    return mEEPROMAddress+1;
    2b2e:	9c 01       	movw	r18, r24
    2b30:	2f 5f       	subi	r18, 0xFF	; 255
    2b32:	3f 4f       	sbci	r19, 0xFF	; 255
}
    2b34:	c9 01       	movw	r24, r18
    2b36:	08 95       	ret

00002b38 <_Z20read_instance_numberPh>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2b38:	f9 99       	sbic	0x1f, 1	; 31
    2b3a:	fe cf       	rjmp	.-4      	; 0x2b38 <_Z20read_instance_numberPh>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2b3c:	92 bd       	out	0x22, r25	; 34
    2b3e:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2b40:	f8 9a       	sbi	0x1f, 0	; 31
    2b42:	20 b5       	in	r18, 0x20	; 32
byte* read_instance_number(byte* mEEPROMAddress)
{
    MyInstance = eeprom_read_byte( (unsigned char*)mEEPROMAddress );
    2b44:	20 93 b9 02 	sts	0x02B9, r18
    return mEEPROMAddress+1;    
    2b48:	9c 01       	movw	r18, r24
    2b4a:	2f 5f       	subi	r18, 0xFF	; 255
    2b4c:	3f 4f       	sbci	r19, 0xFF	; 255
}
    2b4e:	c9 01       	movw	r24, r18
    2b50:	08 95       	ret

00002b52 <_Z21save_confirmed_statusPh>:
byte* save_confirmed_status(byte* mEEPROMAddress)
{
	//Confirmed = ~Confirmed;  	// flip all bits b/c after erase, 0xFF.
	// NO, don't do the flip b/c we have the config_init() routine now
	// which is done 1 time after reflash (uses 1 bit in config_byte_4)
    eeprom_write_byte( (unsigned char*)mEEPROMAddress, Confirmed  );
    2b52:	20 91 ba 02 	lds	r18, 0x02BA
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    2b56:	f9 99       	sbic	0x1f, 1	; 31
    2b58:	fe cf       	rjmp	.-4      	; 0x2b56 <_Z21save_confirmed_statusPh+0x4>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2b5a:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    2b5c:	92 bd       	out	0x22, r25	; 34
    2b5e:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    2b60:	20 bd       	out	0x20, r18	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    2b62:	0f b6       	in	r0, 0x3f	; 63
    2b64:	f8 94       	cli
    2b66:	fa 9a       	sbi	0x1f, 2	; 31
    2b68:	f9 9a       	sbi	0x1f, 1	; 31
    2b6a:	0f be       	out	0x3f, r0	; 63
    return mEEPROMAddress+1;
    2b6c:	9c 01       	movw	r18, r24
    2b6e:	2f 5f       	subi	r18, 0xFF	; 255
    2b70:	3f 4f       	sbci	r19, 0xFF	; 255
}
    2b72:	c9 01       	movw	r24, r18
    2b74:	08 95       	ret

00002b76 <_Z21read_confirmed_statusPh>:
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2b76:	f9 99       	sbic	0x1f, 1	; 31
    2b78:	fe cf       	rjmp	.-4      	; 0x2b76 <_Z21read_confirmed_statusPh>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2b7a:	92 bd       	out	0x22, r25	; 34
    2b7c:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2b7e:	f8 9a       	sbi	0x1f, 0	; 31
    2b80:	20 b5       	in	r18, 0x20	; 32
byte* read_confirmed_status(byte* mEEPROMAddress)
{
    Confirmed  = eeprom_read_byte( (unsigned char*)mEEPROMAddress );
    2b82:	20 93 ba 02 	sts	0x02BA, r18
    return mEEPROMAddress+1;
    2b86:	9c 01       	movw	r18, r24
    2b88:	2f 5f       	subi	r18, 0xFF	; 255
    2b8a:	3f 4f       	sbci	r19, 0xFF	; 255
}
    2b8c:	c9 01       	movw	r24, r18
    2b8e:	08 95       	ret

00002b90 <_Z25save_configuration_eepromPh>:
Report DTCs (overtemperature, over voltage)
***********************************************/
byte* save_configuration_eeprom(byte* addr)
{
	byte* address = addr;
	eeprom_write_byte( addr++, ~config_byte_1 );
    2b90:	9c 01       	movw	r18, r24
    2b92:	2f 5f       	subi	r18, 0xFF	; 255
    2b94:	3f 4f       	sbci	r19, 0xFF	; 255
    2b96:	40 91 38 03 	lds	r20, 0x0338
    2b9a:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    2b9c:	f9 99       	sbic	0x1f, 1	; 31
    2b9e:	fe cf       	rjmp	.-4      	; 0x2b9c <_Z25save_configuration_eepromPh+0xc>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2ba0:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    2ba2:	92 bd       	out	0x22, r25	; 34
    2ba4:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    2ba6:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    2ba8:	0f b6       	in	r0, 0x3f	; 63
    2baa:	f8 94       	cli
    2bac:	fa 9a       	sbi	0x1f, 2	; 31
    2bae:	f9 9a       	sbi	0x1f, 1	; 31
    2bb0:	0f be       	out	0x3f, r0	; 63
	eeprom_write_byte( addr++, ~config_byte_2 );	
    2bb2:	c9 01       	movw	r24, r18
    2bb4:	01 96       	adiw	r24, 0x01	; 1
    2bb6:	40 91 39 03 	lds	r20, 0x0339
    2bba:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    2bbc:	f9 99       	sbic	0x1f, 1	; 31
    2bbe:	fe cf       	rjmp	.-4      	; 0x2bbc <_Z25save_configuration_eepromPh+0x2c>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2bc0:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    2bc2:	32 bd       	out	0x22, r19	; 34
    2bc4:	21 bd       	out	0x21, r18	; 33
#endif
    EEDR = __value;
    2bc6:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    2bc8:	0f b6       	in	r0, 0x3f	; 63
    2bca:	f8 94       	cli
    2bcc:	fa 9a       	sbi	0x1f, 2	; 31
    2bce:	f9 9a       	sbi	0x1f, 1	; 31
    2bd0:	0f be       	out	0x3f, r0	; 63
	eeprom_write_byte( addr++, ~config_byte_3 );	
    2bd2:	9c 01       	movw	r18, r24
    2bd4:	2f 5f       	subi	r18, 0xFF	; 255
    2bd6:	3f 4f       	sbci	r19, 0xFF	; 255
    2bd8:	40 91 3a 03 	lds	r20, 0x033A
    2bdc:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    2bde:	f9 99       	sbic	0x1f, 1	; 31
    2be0:	fe cf       	rjmp	.-4      	; 0x2bde <_Z25save_configuration_eepromPh+0x4e>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2be2:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    2be4:	92 bd       	out	0x22, r25	; 34
    2be6:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    2be8:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    2bea:	0f b6       	in	r0, 0x3f	; 63
    2bec:	f8 94       	cli
    2bee:	fa 9a       	sbi	0x1f, 2	; 31
    2bf0:	f9 9a       	sbi	0x1f, 1	; 31
    2bf2:	0f be       	out	0x3f, r0	; 63
	eeprom_write_byte( addr++, ~config_byte_4 );
    2bf4:	c9 01       	movw	r24, r18
    2bf6:	01 96       	adiw	r24, 0x01	; 1
    2bf8:	40 91 3b 03 	lds	r20, 0x033B
    2bfc:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    2bfe:	f9 99       	sbic	0x1f, 1	; 31
    2c00:	fe cf       	rjmp	.-4      	; 0x2bfe <_Z25save_configuration_eepromPh+0x6e>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2c02:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    2c04:	32 bd       	out	0x22, r19	; 34
    2c06:	21 bd       	out	0x21, r18	; 33
#endif
    EEDR = __value;
    2c08:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    2c0a:	0f b6       	in	r0, 0x3f	; 63
    2c0c:	f8 94       	cli
    2c0e:	fa 9a       	sbi	0x1f, 2	; 31
    2c10:	f9 9a       	sbi	0x1f, 1	; 31
    2c12:	0f be       	out	0x3f, r0	; 63
	eeprom_write_byte( addr++, ~sys_config_byte);
    2c14:	9c 01       	movw	r18, r24
    2c16:	2f 5f       	subi	r18, 0xFF	; 255
    2c18:	3f 4f       	sbci	r19, 0xFF	; 255
    2c1a:	40 91 3c 03 	lds	r20, 0x033C
    2c1e:	40 95       	com	r20
/** \ingroup avr_eeprom
    Write a byte \a __value to EEPROM address \a __p.
 */
static __inline__ void eeprom_write_byte (uint8_t *__p, uint8_t __value)
{
    do {} while (!eeprom_is_ready ());
    2c20:	f9 99       	sbic	0x1f, 1	; 31
    2c22:	fe cf       	rjmp	.-4      	; 0x2c20 <_Z25save_configuration_eepromPh+0x90>

#if	defined(EEPM0) && defined(EEPM1)
    EECR = 0;		/* Set programming mode: erase and write.	*/
    2c24:	1f ba       	out	0x1f, r1	; 31
#endif

#if	E2END <= 0xFF
    EEARL = (unsigned)__p;
#else
    EEAR = (unsigned)__p;
    2c26:	92 bd       	out	0x22, r25	; 34
    2c28:	81 bd       	out	0x21, r24	; 33
#endif
    EEDR = __value;
    2c2a:	40 bd       	out	0x20, r20	; 32
        : [__eecr]  "i" (_SFR_IO_ADDR(EECR)),
          [__sreg]  "i" (_SFR_IO_ADDR(SREG)),
          [__eemwe] "i" (EEMWE),
          [__eewe]  "i" (EEWE)
        : "r0"
    );
    2c2c:	0f b6       	in	r0, 0x3f	; 63
    2c2e:	f8 94       	cli
    2c30:	fa 9a       	sbi	0x1f, 2	; 31
    2c32:	f9 9a       	sbi	0x1f, 1	; 31
    2c34:	0f be       	out	0x3f, r0	; 63
	okay_to_read_cal = true;
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	80 93 16 02 	sts	0x0216, r24
	return addr;
}
    2c3c:	c9 01       	movw	r24, r18
    2c3e:	08 95       	ret

00002c40 <_Z18save_configurationv>:
Report DTCs (overtemperature, over voltage)
***********************************************/
byte* save_configuration()
{
	byte* Ptr;
	Ptr = save_instance_number (INSTANCE_EEPROM_ADDRESS);
    2c40:	81 e0       	ldi	r24, 0x01	; 1
    2c42:	90 e0       	ldi	r25, 0x00	; 0
    2c44:	0e 94 8a 15 	call	0x2b14	; 0x2b14 <_Z20save_instance_numberPh>
	Ptr = save_confirmed_status(Ptr);
    2c48:	0e 94 a9 15 	call	0x2b52	; 0x2b52 <_Z21save_confirmed_statusPh>
	return save_configuration_eeprom( Ptr );
    2c4c:	0e 94 c8 15 	call	0x2b90	; 0x2b90 <_Z25save_configuration_eepromPh>
}
    2c50:	08 95       	ret

00002c52 <_Z21save_configuration_div>:
	}	
}

byte* save_configuration_di()
{
	cli();
    2c52:	f8 94       	cli
	return save_configuration();
    2c54:	0e 94 20 16 	call	0x2c40	; 0x2c40 <_Z18save_configurationv>
	sei();
}
    2c58:	08 95       	ret

00002c5a <_Z21make_system_new_boardt>:
/* return 1 = NEW BOARD OKAY
		  0 = bad password */
byte make_system_new_board( word passcode )
{
	byte retval = 0;
	if (passcode == 0x1234)
    2c5a:	22 e1       	ldi	r18, 0x12	; 18
    2c5c:	84 33       	cpi	r24, 0x34	; 52
    2c5e:	92 07       	cpc	r25, r18
    2c60:	11 f0       	breq	.+4      	; 0x2c66 <_Z21make_system_new_boardt+0xc>

/* return 1 = NEW BOARD OKAY
		  0 = bad password */
byte make_system_new_board( word passcode )
{
	byte retval = 0;
    2c62:	80 e0       	ldi	r24, 0x00	; 0
		//save_configuration_eeprom( (byte*)INSTANCE_EEPROM_ADDRESS+2 );
		cli(); save_configuration(); sei();
		retval = 1;
	}
	return retval;
}
    2c64:	08 95       	ret
byte make_system_new_board( word passcode )
{
	byte retval = 0;
	if (passcode == 0x1234)
	{
		sys_config_byte &= ~CAN_NEW_BOARD;		// 0 means new board!
    2c66:	80 91 3c 03 	lds	r24, 0x033C
    2c6a:	8e 7f       	andi	r24, 0xFE	; 254
    2c6c:	80 93 3c 03 	sts	0x033C, r24
		//save_configuration_eeprom( (byte*)INSTANCE_EEPROM_ADDRESS+2 );
		cli(); save_configuration(); sei();
    2c70:	f8 94       	cli
    2c72:	0e 94 20 16 	call	0x2c40	; 0x2c40 <_Z18save_configurationv>
    2c76:	78 94       	sei
		retval = 1;
    2c78:	81 e0       	ldi	r24, 0x01	; 1
    2c7a:	08 95       	ret

00002c7c <_Z25read_configuration_eepromPh>:
Reads from EEPROM, and stores into the RAM
sEndPoint structures defined in pot.h
***********************************************************/
byte* read_configuration_eeprom(byte* addr)
{
	config_byte_1 = ~(eeprom_read_byte( addr++ ));
    2c7c:	9c 01       	movw	r18, r24
    2c7e:	2f 5f       	subi	r18, 0xFF	; 255
    2c80:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2c82:	f9 99       	sbic	0x1f, 1	; 31
    2c84:	fe cf       	rjmp	.-4      	; 0x2c82 <_Z25read_configuration_eepromPh+0x6>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2c86:	92 bd       	out	0x22, r25	; 34
    2c88:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2c8a:	f8 9a       	sbi	0x1f, 0	; 31
    2c8c:	80 b5       	in	r24, 0x20	; 32
    2c8e:	80 95       	com	r24
    2c90:	80 93 38 03 	sts	0x0338, r24
	config_byte_2 = ~(eeprom_read_byte( addr++ ));
    2c94:	c9 01       	movw	r24, r18
    2c96:	01 96       	adiw	r24, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2c98:	f9 99       	sbic	0x1f, 1	; 31
    2c9a:	fe cf       	rjmp	.-4      	; 0x2c98 <_Z25read_configuration_eepromPh+0x1c>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2c9c:	32 bd       	out	0x22, r19	; 34
    2c9e:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2ca0:	f8 9a       	sbi	0x1f, 0	; 31
    2ca2:	20 b5       	in	r18, 0x20	; 32
    2ca4:	20 95       	com	r18
    2ca6:	20 93 39 03 	sts	0x0339, r18
	config_byte_3 = ~(eeprom_read_byte( addr++ ));
    2caa:	9c 01       	movw	r18, r24
    2cac:	2f 5f       	subi	r18, 0xFF	; 255
    2cae:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2cb0:	f9 99       	sbic	0x1f, 1	; 31
    2cb2:	fe cf       	rjmp	.-4      	; 0x2cb0 <_Z25read_configuration_eepromPh+0x34>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2cb4:	92 bd       	out	0x22, r25	; 34
    2cb6:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2cb8:	f8 9a       	sbi	0x1f, 0	; 31
    2cba:	80 b5       	in	r24, 0x20	; 32
    2cbc:	80 95       	com	r24
    2cbe:	80 93 3a 03 	sts	0x033A, r24
	config_byte_4 = ~(eeprom_read_byte( addr++ ));	
    2cc2:	c9 01       	movw	r24, r18
    2cc4:	01 96       	adiw	r24, 0x01	; 1
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2cc6:	f9 99       	sbic	0x1f, 1	; 31
    2cc8:	fe cf       	rjmp	.-4      	; 0x2cc6 <_Z25read_configuration_eepromPh+0x4a>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2cca:	32 bd       	out	0x22, r19	; 34
    2ccc:	21 bd       	out	0x21, r18	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2cce:	f8 9a       	sbi	0x1f, 0	; 31
    2cd0:	20 b5       	in	r18, 0x20	; 32
    2cd2:	20 95       	com	r18
    2cd4:	20 93 3b 03 	sts	0x033B, r18
	sys_config_byte = ~(eeprom_read_byte( addr++ ));
    2cd8:	9c 01       	movw	r18, r24
    2cda:	2f 5f       	subi	r18, 0xFF	; 255
    2cdc:	3f 4f       	sbci	r19, 0xFF	; 255
/** \ingroup avr_eeprom
    Read one byte from EEPROM address \a __p.
 */
__ATTR_PURE__ static __inline__ uint8_t eeprom_read_byte (const uint8_t *__p)
{
    do {} while (!eeprom_is_ready ());
    2cde:	f9 99       	sbic	0x1f, 1	; 31
    2ce0:	fe cf       	rjmp	.-4      	; 0x2cde <_Z25read_configuration_eepromPh+0x62>
#if E2END <= 0xFF
    EEARL = (uint8_t)(uint16_t)__p;
#else
    EEAR = (uint16_t)__p;
    2ce2:	92 bd       	out	0x22, r25	; 34
    2ce4:	81 bd       	out	0x21, r24	; 33
        "/* END EEPROM READ CRITICAL SECTION */ \n\t"
        : "=r" (__result)
        : "i" (_SFR_IO_ADDR(EECR)),
          "i" (EERE),
          "i" (_SFR_IO_ADDR(EEDR))
    );
    2ce6:	f8 9a       	sbi	0x1f, 0	; 31
    2ce8:	80 b5       	in	r24, 0x20	; 32
    2cea:	80 95       	com	r24
    2cec:	80 93 3c 03 	sts	0x033C, r24
	return addr;
}
    2cf0:	c9 01       	movw	r24, r18
    2cf2:	08 95       	ret

00002cf4 <_Z18read_configurationv>:
sEndPoint structures defined in pot.h
***********************************************************/
byte* read_configuration()
{
	byte* Ptr;
	Ptr = read_instance_number (INSTANCE_EEPROM_ADDRESS);
    2cf4:	81 e0       	ldi	r24, 0x01	; 1
    2cf6:	90 e0       	ldi	r25, 0x00	; 0
    2cf8:	0e 94 9c 15 	call	0x2b38	; 0x2b38 <_Z20read_instance_numberPh>
	Ptr = read_confirmed_status(Ptr);
    2cfc:	0e 94 bb 15 	call	0x2b76	; 0x2b76 <_Z21read_confirmed_statusPh>
	return read_configuration_eeprom(Ptr);
    2d00:	0e 94 3e 16 	call	0x2c7c	; 0x2c7c <_Z25read_configuration_eepromPh>
}
    2d04:	08 95       	ret

00002d06 <__vector_27>:
/**************** VARIABLES *************************************/
word LightSensorSample [2];
byte next_channel = 0;

ISR ( ADC_vect )
{
    2d06:	1f 92       	push	r1
    2d08:	0f 92       	push	r0
    2d0a:	0f b6       	in	r0, 0x3f	; 63
    2d0c:	0f 92       	push	r0
    2d0e:	11 24       	eor	r1, r1
    2d10:	2f 93       	push	r18
    2d12:	3f 93       	push	r19
    2d14:	8f 93       	push	r24
    2d16:	9f 93       	push	r25
	word result = ADCL;
    2d18:	20 91 78 00 	lds	r18, 0x0078
	result      += (ADCH<<8);
    2d1c:	30 91 79 00 	lds	r19, 0x0079
	switch(next_channel)
    2d20:	80 91 41 03 	lds	r24, 0x0341
    2d24:	88 23       	and	r24, r24
    2d26:	21 f5       	brne	.+72     	; 0x2d70 <__vector_27+0x6a>
	{ 
	case 0:	LightSensorSample[0] = LightSensorSample[1];
    2d28:	80 91 3f 03 	lds	r24, 0x033F
    2d2c:	90 91 40 03 	lds	r25, 0x0340
    2d30:	90 93 3e 03 	sts	0x033E, r25
    2d34:	80 93 3d 03 	sts	0x033D, r24
byte next_channel = 0;

ISR ( ADC_vect )
{
	word result = ADCL;
	result      += (ADCH<<8);
    2d38:	93 2f       	mov	r25, r19
    2d3a:	80 e0       	ldi	r24, 0x00	; 0
    2d3c:	82 0f       	add	r24, r18
    2d3e:	91 1d       	adc	r25, r1
	switch(next_channel)
	{ 
	case 0:	LightSensorSample[0] = LightSensorSample[1];
			LightSensorSample[1] = result;
    2d40:	90 93 40 03 	sts	0x0340, r25
    2d44:	80 93 3f 03 	sts	0x033F, r24
			next_channel = 1;
    2d48:	81 e0       	ldi	r24, 0x01	; 1
    2d4a:	80 93 41 03 	sts	0x0341, r24
			ADCSRA |= (1<<ADSC);	// Start conversion
			break;
			
	default: 			
			next_channel = 0;
			ADMUX = POT_MUX;		// Select POT	
    2d4e:	82 e4       	ldi	r24, 0x42	; 66
    2d50:	80 93 7c 00 	sts	0x007C, r24
			ADCSRA |= (1<<ADSC);	// Start conversion
    2d54:	80 91 7a 00 	lds	r24, 0x007A
    2d58:	80 64       	ori	r24, 0x40	; 64
    2d5a:	80 93 7a 00 	sts	0x007A, r24
			break;
	}
	// Clear IF automatically?	
}
    2d5e:	9f 91       	pop	r25
    2d60:	8f 91       	pop	r24
    2d62:	3f 91       	pop	r19
    2d64:	2f 91       	pop	r18
    2d66:	0f 90       	pop	r0
    2d68:	0f be       	out	0x3f, r0	; 63
    2d6a:	0f 90       	pop	r0
    2d6c:	1f 90       	pop	r1
    2d6e:	18 95       	reti
			ADMUX = POT_MUX;		// Select POT	
			ADCSRA |= (1<<ADSC);	// Start conversion
			break;
			
	default: 			
			next_channel = 0;
    2d70:	10 92 41 03 	sts	0x0341, r1
    2d74:	ec cf       	rjmp	.-40     	; 0x2d4e <__vector_27+0x48>

00002d76 <_Z9adc_sleepv>:
***********************************************/
/* To SAVE Power - Shut down the ADC block */
void adc_sleep()
{
	// Clear ADEN bit
	ADCSRA &= ~ADEN;
    2d76:	ea e7       	ldi	r30, 0x7A	; 122
    2d78:	f0 e0       	ldi	r31, 0x00	; 0
    2d7a:	80 81       	ld	r24, Z
    2d7c:	88 7f       	andi	r24, 0xF8	; 248
    2d7e:	80 83       	st	Z, r24
}
    2d80:	08 95       	ret

00002d82 <_Z8adc_initv>:
/* Set up the ADC.  Needed for the current sense and pot	*/
void adc_init()
{	
	// Enable the ADC  (ADEN in ADCSRA)
	byte reg = (1<<ADEN) | (1<<ADIE) | (1<<ADIF) | 0x03;
	ADCSRA = reg;  //0x83;
    2d82:	8b e9       	ldi	r24, 0x9B	; 155
    2d84:	80 93 7a 00 	sts	0x007A, r24

	//	Digital Input Disable (reduce power consumption)
	//  We are using ADC2, ADC8, ADC9 :
	DIDR0  |= (1<<ADC2D);
    2d88:	ee e7       	ldi	r30, 0x7E	; 126
    2d8a:	f0 e0       	ldi	r31, 0x00	; 0
    2d8c:	80 81       	ld	r24, Z
    2d8e:	84 60       	ori	r24, 0x04	; 4
    2d90:	80 83       	st	Z, r24
	DIDR1  |= ((1<<ADC8D) | (1<<ADC9D));
    2d92:	ef e7       	ldi	r30, 0x7F	; 127
    2d94:	f0 e0       	ldi	r31, 0x00	; 0
    2d96:	80 81       	ld	r24, Z
    2d98:	83 60       	ori	r24, 0x03	; 3
    2d9a:	80 83       	st	Z, r24

	// HighSpeed Mode & AREF Enable internal circuitry.
	ADCSRB = (1<<ADHSM) | (1<<AREFEN);
    2d9c:	80 ea       	ldi	r24, 0xA0	; 160
    2d9e:	80 93 7b 00 	sts	0x007B, r24

	// REFSn bits in ADMUX  (external AREF voltage not connected!)	
	// SELECT THE Channel
	ADMUX = POT_MUX;
    2da2:	82 e4       	ldi	r24, 0x42	; 66
    2da4:	80 93 7c 00 	sts	0x007C, r24
}
    2da8:	08 95       	ret

00002daa <_Z14start_samplingv>:
Return	:	The motor position in degrees * 10
***********************************************/
void start_sampling()
{
	// START ADC CONVERSION:
	ADMUX = POT_MUX;		// Select POT	
    2daa:	82 e4       	ldi	r24, 0x42	; 66
    2dac:	80 93 7c 00 	sts	0x007C, r24
	ADCSRA |= (1<<ADSC);	// Start conversion
    2db0:	ea e7       	ldi	r30, 0x7A	; 122
    2db2:	f0 e0       	ldi	r31, 0x00	; 0
    2db4:	80 81       	ld	r24, Z
    2db6:	80 64       	ori	r24, 0x40	; 64
    2db8:	80 83       	st	Z, r24

	// AUTO TRIGGERING MODE (not using)
	// ADCSRA |= ADATE;
}
    2dba:	08 95       	ret

00002dbc <__fixunssfsi>:
    2dbc:	ef 92       	push	r14
    2dbe:	ff 92       	push	r15
    2dc0:	0f 93       	push	r16
    2dc2:	1f 93       	push	r17
    2dc4:	7b 01       	movw	r14, r22
    2dc6:	8c 01       	movw	r16, r24
    2dc8:	20 e0       	ldi	r18, 0x00	; 0
    2dca:	30 e0       	ldi	r19, 0x00	; 0
    2dcc:	40 e0       	ldi	r20, 0x00	; 0
    2dce:	5f e4       	ldi	r21, 0x4F	; 79
    2dd0:	0e 94 8a 1a 	call	0x3514	; 0x3514 <__gesf2>
    2dd4:	87 fd       	sbrc	r24, 7
    2dd6:	11 c0       	rjmp	.+34     	; 0x2dfa <__fixunssfsi+0x3e>
    2dd8:	c8 01       	movw	r24, r16
    2dda:	b7 01       	movw	r22, r14
    2ddc:	20 e0       	ldi	r18, 0x00	; 0
    2dde:	30 e0       	ldi	r19, 0x00	; 0
    2de0:	40 e0       	ldi	r20, 0x00	; 0
    2de2:	5f e4       	ldi	r21, 0x4F	; 79
    2de4:	0e 94 81 18 	call	0x3102	; 0x3102 <__subsf3>
    2de8:	0e 94 4a 1b 	call	0x3694	; 0x3694 <__fixsfsi>
    2dec:	9b 01       	movw	r18, r22
    2dee:	ac 01       	movw	r20, r24
    2df0:	20 50       	subi	r18, 0x00	; 0
    2df2:	30 40       	sbci	r19, 0x00	; 0
    2df4:	40 40       	sbci	r20, 0x00	; 0
    2df6:	50 48       	sbci	r21, 0x80	; 128
    2df8:	06 c0       	rjmp	.+12     	; 0x2e06 <__fixunssfsi+0x4a>
    2dfa:	c8 01       	movw	r24, r16
    2dfc:	b7 01       	movw	r22, r14
    2dfe:	0e 94 4a 1b 	call	0x3694	; 0x3694 <__fixsfsi>
    2e02:	9b 01       	movw	r18, r22
    2e04:	ac 01       	movw	r20, r24
    2e06:	b9 01       	movw	r22, r18
    2e08:	ca 01       	movw	r24, r20
    2e0a:	1f 91       	pop	r17
    2e0c:	0f 91       	pop	r16
    2e0e:	ff 90       	pop	r15
    2e10:	ef 90       	pop	r14
    2e12:	08 95       	ret

00002e14 <_fpadd_parts>:
    2e14:	a0 e0       	ldi	r26, 0x00	; 0
    2e16:	b0 e0       	ldi	r27, 0x00	; 0
    2e18:	e0 e1       	ldi	r30, 0x10	; 16
    2e1a:	f7 e1       	ldi	r31, 0x17	; 23
    2e1c:	0c 94 65 1e 	jmp	0x3cca	; 0x3cca <__prologue_saves__+0x8>
    2e20:	fc 01       	movw	r30, r24
    2e22:	ea 01       	movw	r28, r20
    2e24:	80 81       	ld	r24, Z
    2e26:	82 30       	cpi	r24, 0x02	; 2
    2e28:	08 f4       	brcc	.+2      	; 0x2e2c <_fpadd_parts+0x18>
    2e2a:	38 c1       	rjmp	.+624    	; 0x309c <_fpadd_parts+0x288>
    2e2c:	db 01       	movw	r26, r22
    2e2e:	9c 91       	ld	r25, X
    2e30:	92 30       	cpi	r25, 0x02	; 2
    2e32:	08 f4       	brcc	.+2      	; 0x2e36 <_fpadd_parts+0x22>
    2e34:	30 c1       	rjmp	.+608    	; 0x3096 <_fpadd_parts+0x282>
    2e36:	84 30       	cpi	r24, 0x04	; 4
    2e38:	59 f4       	brne	.+22     	; 0x2e50 <_fpadd_parts+0x3c>
    2e3a:	94 30       	cpi	r25, 0x04	; 4
    2e3c:	09 f0       	breq	.+2      	; 0x2e40 <_fpadd_parts+0x2c>
    2e3e:	2e c1       	rjmp	.+604    	; 0x309c <_fpadd_parts+0x288>
    2e40:	91 81       	ldd	r25, Z+1	; 0x01
    2e42:	11 96       	adiw	r26, 0x01	; 1
    2e44:	8c 91       	ld	r24, X
    2e46:	11 97       	sbiw	r26, 0x01	; 1
    2e48:	98 17       	cp	r25, r24
    2e4a:	09 f0       	breq	.+2      	; 0x2e4e <_fpadd_parts+0x3a>
    2e4c:	21 c1       	rjmp	.+578    	; 0x3090 <_fpadd_parts+0x27c>
    2e4e:	26 c1       	rjmp	.+588    	; 0x309c <_fpadd_parts+0x288>
    2e50:	94 30       	cpi	r25, 0x04	; 4
    2e52:	09 f4       	brne	.+2      	; 0x2e56 <_fpadd_parts+0x42>
    2e54:	20 c1       	rjmp	.+576    	; 0x3096 <_fpadd_parts+0x282>
    2e56:	92 30       	cpi	r25, 0x02	; 2
    2e58:	b1 f4       	brne	.+44     	; 0x2e86 <_fpadd_parts+0x72>
    2e5a:	82 30       	cpi	r24, 0x02	; 2
    2e5c:	09 f0       	breq	.+2      	; 0x2e60 <_fpadd_parts+0x4c>
    2e5e:	1e c1       	rjmp	.+572    	; 0x309c <_fpadd_parts+0x288>
    2e60:	ca 01       	movw	r24, r20
    2e62:	af 01       	movw	r20, r30
    2e64:	28 e0       	ldi	r18, 0x08	; 8
    2e66:	da 01       	movw	r26, r20
    2e68:	0d 90       	ld	r0, X+
    2e6a:	ad 01       	movw	r20, r26
    2e6c:	dc 01       	movw	r26, r24
    2e6e:	0d 92       	st	X+, r0
    2e70:	cd 01       	movw	r24, r26
    2e72:	21 50       	subi	r18, 0x01	; 1
    2e74:	c1 f7       	brne	.-16     	; 0x2e66 <_fpadd_parts+0x52>
    2e76:	db 01       	movw	r26, r22
    2e78:	11 96       	adiw	r26, 0x01	; 1
    2e7a:	8c 91       	ld	r24, X
    2e7c:	11 97       	sbiw	r26, 0x01	; 1
    2e7e:	91 81       	ldd	r25, Z+1	; 0x01
    2e80:	89 23       	and	r24, r25
    2e82:	89 83       	std	Y+1, r24	; 0x01
    2e84:	0a c1       	rjmp	.+532    	; 0x309a <_fpadd_parts+0x286>
    2e86:	82 30       	cpi	r24, 0x02	; 2
    2e88:	09 f4       	brne	.+2      	; 0x2e8c <_fpadd_parts+0x78>
    2e8a:	05 c1       	rjmp	.+522    	; 0x3096 <_fpadd_parts+0x282>
    2e8c:	c2 80       	ldd	r12, Z+2	; 0x02
    2e8e:	d3 80       	ldd	r13, Z+3	; 0x03
    2e90:	db 01       	movw	r26, r22
    2e92:	12 96       	adiw	r26, 0x02	; 2
    2e94:	6d 90       	ld	r6, X+
    2e96:	7c 90       	ld	r7, X
    2e98:	13 97       	sbiw	r26, 0x03	; 3
    2e9a:	24 81       	ldd	r18, Z+4	; 0x04
    2e9c:	35 81       	ldd	r19, Z+5	; 0x05
    2e9e:	46 81       	ldd	r20, Z+6	; 0x06
    2ea0:	57 81       	ldd	r21, Z+7	; 0x07
    2ea2:	14 96       	adiw	r26, 0x04	; 4
    2ea4:	ed 90       	ld	r14, X+
    2ea6:	fd 90       	ld	r15, X+
    2ea8:	0d 91       	ld	r16, X+
    2eaa:	1c 91       	ld	r17, X
    2eac:	17 97       	sbiw	r26, 0x07	; 7
    2eae:	c6 01       	movw	r24, r12
    2eb0:	86 19       	sub	r24, r6
    2eb2:	97 09       	sbc	r25, r7
    2eb4:	5c 01       	movw	r10, r24
    2eb6:	97 ff       	sbrs	r25, 7
    2eb8:	04 c0       	rjmp	.+8      	; 0x2ec2 <_fpadd_parts+0xae>
    2eba:	aa 24       	eor	r10, r10
    2ebc:	bb 24       	eor	r11, r11
    2ebe:	a8 1a       	sub	r10, r24
    2ec0:	b9 0a       	sbc	r11, r25
    2ec2:	b0 e2       	ldi	r27, 0x20	; 32
    2ec4:	ab 16       	cp	r10, r27
    2ec6:	b1 04       	cpc	r11, r1
    2ec8:	0c f0       	brlt	.+2      	; 0x2ecc <_fpadd_parts+0xb8>
    2eca:	61 c0       	rjmp	.+194    	; 0x2f8e <_fpadd_parts+0x17a>
    2ecc:	18 16       	cp	r1, r24
    2ece:	19 06       	cpc	r1, r25
    2ed0:	6c f5       	brge	.+90     	; 0x2f2c <_fpadd_parts+0x118>
    2ed2:	37 01       	movw	r6, r14
    2ed4:	48 01       	movw	r8, r16
    2ed6:	0a 2c       	mov	r0, r10
    2ed8:	04 c0       	rjmp	.+8      	; 0x2ee2 <_fpadd_parts+0xce>
    2eda:	96 94       	lsr	r9
    2edc:	87 94       	ror	r8
    2ede:	77 94       	ror	r7
    2ee0:	67 94       	ror	r6
    2ee2:	0a 94       	dec	r0
    2ee4:	d2 f7       	brpl	.-12     	; 0x2eda <_fpadd_parts+0xc6>
    2ee6:	81 e0       	ldi	r24, 0x01	; 1
    2ee8:	90 e0       	ldi	r25, 0x00	; 0
    2eea:	a0 e0       	ldi	r26, 0x00	; 0
    2eec:	b0 e0       	ldi	r27, 0x00	; 0
    2eee:	0a 2c       	mov	r0, r10
    2ef0:	04 c0       	rjmp	.+8      	; 0x2efa <_fpadd_parts+0xe6>
    2ef2:	88 0f       	add	r24, r24
    2ef4:	99 1f       	adc	r25, r25
    2ef6:	aa 1f       	adc	r26, r26
    2ef8:	bb 1f       	adc	r27, r27
    2efa:	0a 94       	dec	r0
    2efc:	d2 f7       	brpl	.-12     	; 0x2ef2 <_fpadd_parts+0xde>
    2efe:	01 97       	sbiw	r24, 0x01	; 1
    2f00:	a1 09       	sbc	r26, r1
    2f02:	b1 09       	sbc	r27, r1
    2f04:	8e 21       	and	r24, r14
    2f06:	9f 21       	and	r25, r15
    2f08:	a0 23       	and	r26, r16
    2f0a:	b1 23       	and	r27, r17
    2f0c:	ee 24       	eor	r14, r14
    2f0e:	ff 24       	eor	r15, r15
    2f10:	87 01       	movw	r16, r14
    2f12:	e3 94       	inc	r14
    2f14:	00 97       	sbiw	r24, 0x00	; 0
    2f16:	a1 05       	cpc	r26, r1
    2f18:	b1 05       	cpc	r27, r1
    2f1a:	19 f4       	brne	.+6      	; 0x2f22 <_fpadd_parts+0x10e>
    2f1c:	ee 24       	eor	r14, r14
    2f1e:	ff 24       	eor	r15, r15
    2f20:	87 01       	movw	r16, r14
    2f22:	e6 28       	or	r14, r6
    2f24:	f7 28       	or	r15, r7
    2f26:	08 29       	or	r16, r8
    2f28:	19 29       	or	r17, r9
    2f2a:	3c c0       	rjmp	.+120    	; 0x2fa4 <_fpadd_parts+0x190>
    2f2c:	00 97       	sbiw	r24, 0x00	; 0
    2f2e:	d1 f1       	breq	.+116    	; 0x2fa4 <_fpadd_parts+0x190>
    2f30:	ca 0c       	add	r12, r10
    2f32:	db 1c       	adc	r13, r11
    2f34:	39 01       	movw	r6, r18
    2f36:	4a 01       	movw	r8, r20
    2f38:	0a 2c       	mov	r0, r10
    2f3a:	04 c0       	rjmp	.+8      	; 0x2f44 <_fpadd_parts+0x130>
    2f3c:	96 94       	lsr	r9
    2f3e:	87 94       	ror	r8
    2f40:	77 94       	ror	r7
    2f42:	67 94       	ror	r6
    2f44:	0a 94       	dec	r0
    2f46:	d2 f7       	brpl	.-12     	; 0x2f3c <_fpadd_parts+0x128>
    2f48:	81 e0       	ldi	r24, 0x01	; 1
    2f4a:	90 e0       	ldi	r25, 0x00	; 0
    2f4c:	a0 e0       	ldi	r26, 0x00	; 0
    2f4e:	b0 e0       	ldi	r27, 0x00	; 0
    2f50:	0a 2c       	mov	r0, r10
    2f52:	04 c0       	rjmp	.+8      	; 0x2f5c <_fpadd_parts+0x148>
    2f54:	88 0f       	add	r24, r24
    2f56:	99 1f       	adc	r25, r25
    2f58:	aa 1f       	adc	r26, r26
    2f5a:	bb 1f       	adc	r27, r27
    2f5c:	0a 94       	dec	r0
    2f5e:	d2 f7       	brpl	.-12     	; 0x2f54 <_fpadd_parts+0x140>
    2f60:	01 97       	sbiw	r24, 0x01	; 1
    2f62:	a1 09       	sbc	r26, r1
    2f64:	b1 09       	sbc	r27, r1
    2f66:	82 23       	and	r24, r18
    2f68:	93 23       	and	r25, r19
    2f6a:	a4 23       	and	r26, r20
    2f6c:	b5 23       	and	r27, r21
    2f6e:	21 e0       	ldi	r18, 0x01	; 1
    2f70:	30 e0       	ldi	r19, 0x00	; 0
    2f72:	40 e0       	ldi	r20, 0x00	; 0
    2f74:	50 e0       	ldi	r21, 0x00	; 0
    2f76:	00 97       	sbiw	r24, 0x00	; 0
    2f78:	a1 05       	cpc	r26, r1
    2f7a:	b1 05       	cpc	r27, r1
    2f7c:	19 f4       	brne	.+6      	; 0x2f84 <_fpadd_parts+0x170>
    2f7e:	20 e0       	ldi	r18, 0x00	; 0
    2f80:	30 e0       	ldi	r19, 0x00	; 0
    2f82:	a9 01       	movw	r20, r18
    2f84:	26 29       	or	r18, r6
    2f86:	37 29       	or	r19, r7
    2f88:	48 29       	or	r20, r8
    2f8a:	59 29       	or	r21, r9
    2f8c:	0b c0       	rjmp	.+22     	; 0x2fa4 <_fpadd_parts+0x190>
    2f8e:	6c 14       	cp	r6, r12
    2f90:	7d 04       	cpc	r7, r13
    2f92:	24 f4       	brge	.+8      	; 0x2f9c <_fpadd_parts+0x188>
    2f94:	ee 24       	eor	r14, r14
    2f96:	ff 24       	eor	r15, r15
    2f98:	87 01       	movw	r16, r14
    2f9a:	04 c0       	rjmp	.+8      	; 0x2fa4 <_fpadd_parts+0x190>
    2f9c:	63 01       	movw	r12, r6
    2f9e:	20 e0       	ldi	r18, 0x00	; 0
    2fa0:	30 e0       	ldi	r19, 0x00	; 0
    2fa2:	a9 01       	movw	r20, r18
    2fa4:	81 81       	ldd	r24, Z+1	; 0x01
    2fa6:	fb 01       	movw	r30, r22
    2fa8:	91 81       	ldd	r25, Z+1	; 0x01
    2faa:	89 17       	cp	r24, r25
    2fac:	09 f4       	brne	.+2      	; 0x2fb0 <_fpadd_parts+0x19c>
    2fae:	45 c0       	rjmp	.+138    	; 0x303a <_fpadd_parts+0x226>
    2fb0:	88 23       	and	r24, r24
    2fb2:	49 f0       	breq	.+18     	; 0x2fc6 <_fpadd_parts+0x1b2>
    2fb4:	d8 01       	movw	r26, r16
    2fb6:	c7 01       	movw	r24, r14
    2fb8:	82 1b       	sub	r24, r18
    2fba:	93 0b       	sbc	r25, r19
    2fbc:	a4 0b       	sbc	r26, r20
    2fbe:	b5 0b       	sbc	r27, r21
    2fc0:	9c 01       	movw	r18, r24
    2fc2:	ad 01       	movw	r20, r26
    2fc4:	04 c0       	rjmp	.+8      	; 0x2fce <_fpadd_parts+0x1ba>
    2fc6:	2e 19       	sub	r18, r14
    2fc8:	3f 09       	sbc	r19, r15
    2fca:	40 0b       	sbc	r20, r16
    2fcc:	51 0b       	sbc	r21, r17
    2fce:	57 fd       	sbrc	r21, 7
    2fd0:	04 c0       	rjmp	.+8      	; 0x2fda <_fpadd_parts+0x1c6>
    2fd2:	19 82       	std	Y+1, r1	; 0x01
    2fd4:	db 82       	std	Y+3, r13	; 0x03
    2fd6:	ca 82       	std	Y+2, r12	; 0x02
    2fd8:	0b c0       	rjmp	.+22     	; 0x2ff0 <_fpadd_parts+0x1dc>
    2fda:	81 e0       	ldi	r24, 0x01	; 1
    2fdc:	89 83       	std	Y+1, r24	; 0x01
    2fde:	db 82       	std	Y+3, r13	; 0x03
    2fe0:	ca 82       	std	Y+2, r12	; 0x02
    2fe2:	50 95       	com	r21
    2fe4:	40 95       	com	r20
    2fe6:	30 95       	com	r19
    2fe8:	21 95       	neg	r18
    2fea:	3f 4f       	sbci	r19, 0xFF	; 255
    2fec:	4f 4f       	sbci	r20, 0xFF	; 255
    2fee:	5f 4f       	sbci	r21, 0xFF	; 255
    2ff0:	2c 83       	std	Y+4, r18	; 0x04
    2ff2:	3d 83       	std	Y+5, r19	; 0x05
    2ff4:	4e 83       	std	Y+6, r20	; 0x06
    2ff6:	5f 83       	std	Y+7, r21	; 0x07
    2ff8:	0d c0       	rjmp	.+26     	; 0x3014 <_fpadd_parts+0x200>
    2ffa:	88 0f       	add	r24, r24
    2ffc:	99 1f       	adc	r25, r25
    2ffe:	aa 1f       	adc	r26, r26
    3000:	bb 1f       	adc	r27, r27
    3002:	8c 83       	std	Y+4, r24	; 0x04
    3004:	9d 83       	std	Y+5, r25	; 0x05
    3006:	ae 83       	std	Y+6, r26	; 0x06
    3008:	bf 83       	std	Y+7, r27	; 0x07
    300a:	8a 81       	ldd	r24, Y+2	; 0x02
    300c:	9b 81       	ldd	r25, Y+3	; 0x03
    300e:	01 97       	sbiw	r24, 0x01	; 1
    3010:	9b 83       	std	Y+3, r25	; 0x03
    3012:	8a 83       	std	Y+2, r24	; 0x02
    3014:	8c 81       	ldd	r24, Y+4	; 0x04
    3016:	9d 81       	ldd	r25, Y+5	; 0x05
    3018:	ae 81       	ldd	r26, Y+6	; 0x06
    301a:	bf 81       	ldd	r27, Y+7	; 0x07
    301c:	9c 01       	movw	r18, r24
    301e:	ad 01       	movw	r20, r26
    3020:	21 50       	subi	r18, 0x01	; 1
    3022:	30 40       	sbci	r19, 0x00	; 0
    3024:	40 40       	sbci	r20, 0x00	; 0
    3026:	50 40       	sbci	r21, 0x00	; 0
    3028:	2f 3f       	cpi	r18, 0xFF	; 255
    302a:	ef ef       	ldi	r30, 0xFF	; 255
    302c:	3e 07       	cpc	r19, r30
    302e:	ef ef       	ldi	r30, 0xFF	; 255
    3030:	4e 07       	cpc	r20, r30
    3032:	ef e3       	ldi	r30, 0x3F	; 63
    3034:	5e 07       	cpc	r21, r30
    3036:	08 f3       	brcs	.-62     	; 0x2ffa <_fpadd_parts+0x1e6>
    3038:	0b c0       	rjmp	.+22     	; 0x3050 <_fpadd_parts+0x23c>
    303a:	89 83       	std	Y+1, r24	; 0x01
    303c:	db 82       	std	Y+3, r13	; 0x03
    303e:	ca 82       	std	Y+2, r12	; 0x02
    3040:	2e 0d       	add	r18, r14
    3042:	3f 1d       	adc	r19, r15
    3044:	40 1f       	adc	r20, r16
    3046:	51 1f       	adc	r21, r17
    3048:	2c 83       	std	Y+4, r18	; 0x04
    304a:	3d 83       	std	Y+5, r19	; 0x05
    304c:	4e 83       	std	Y+6, r20	; 0x06
    304e:	5f 83       	std	Y+7, r21	; 0x07
    3050:	83 e0       	ldi	r24, 0x03	; 3
    3052:	88 83       	st	Y, r24
    3054:	2c 81       	ldd	r18, Y+4	; 0x04
    3056:	3d 81       	ldd	r19, Y+5	; 0x05
    3058:	4e 81       	ldd	r20, Y+6	; 0x06
    305a:	5f 81       	ldd	r21, Y+7	; 0x07
    305c:	57 ff       	sbrs	r21, 7
    305e:	1d c0       	rjmp	.+58     	; 0x309a <_fpadd_parts+0x286>
    3060:	da 01       	movw	r26, r20
    3062:	c9 01       	movw	r24, r18
    3064:	81 70       	andi	r24, 0x01	; 1
    3066:	90 70       	andi	r25, 0x00	; 0
    3068:	a0 70       	andi	r26, 0x00	; 0
    306a:	b0 70       	andi	r27, 0x00	; 0
    306c:	56 95       	lsr	r21
    306e:	47 95       	ror	r20
    3070:	37 95       	ror	r19
    3072:	27 95       	ror	r18
    3074:	82 2b       	or	r24, r18
    3076:	93 2b       	or	r25, r19
    3078:	a4 2b       	or	r26, r20
    307a:	b5 2b       	or	r27, r21
    307c:	8c 83       	std	Y+4, r24	; 0x04
    307e:	9d 83       	std	Y+5, r25	; 0x05
    3080:	ae 83       	std	Y+6, r26	; 0x06
    3082:	bf 83       	std	Y+7, r27	; 0x07
    3084:	8a 81       	ldd	r24, Y+2	; 0x02
    3086:	9b 81       	ldd	r25, Y+3	; 0x03
    3088:	01 96       	adiw	r24, 0x01	; 1
    308a:	9b 83       	std	Y+3, r25	; 0x03
    308c:	8a 83       	std	Y+2, r24	; 0x02
    308e:	05 c0       	rjmp	.+10     	; 0x309a <_fpadd_parts+0x286>
    3090:	ed e0       	ldi	r30, 0x0D	; 13
    3092:	f1 e0       	ldi	r31, 0x01	; 1
    3094:	03 c0       	rjmp	.+6      	; 0x309c <_fpadd_parts+0x288>
    3096:	fb 01       	movw	r30, r22
    3098:	01 c0       	rjmp	.+2      	; 0x309c <_fpadd_parts+0x288>
    309a:	fe 01       	movw	r30, r28
    309c:	cf 01       	movw	r24, r30
    309e:	cd b7       	in	r28, 0x3d	; 61
    30a0:	de b7       	in	r29, 0x3e	; 62
    30a2:	ee e0       	ldi	r30, 0x0E	; 14
    30a4:	0c 94 81 1e 	jmp	0x3d02	; 0x3d02 <__epilogue_restores__+0x8>

000030a8 <__addsf3>:
    30a8:	a0 e2       	ldi	r26, 0x20	; 32
    30aa:	b0 e0       	ldi	r27, 0x00	; 0
    30ac:	ea e5       	ldi	r30, 0x5A	; 90
    30ae:	f8 e1       	ldi	r31, 0x18	; 24
    30b0:	0c 94 6d 1e 	jmp	0x3cda	; 0x3cda <__prologue_saves__+0x18>
    30b4:	69 83       	std	Y+1, r22	; 0x01
    30b6:	7a 83       	std	Y+2, r23	; 0x02
    30b8:	8b 83       	std	Y+3, r24	; 0x03
    30ba:	9c 83       	std	Y+4, r25	; 0x04
    30bc:	2d 83       	std	Y+5, r18	; 0x05
    30be:	3e 83       	std	Y+6, r19	; 0x06
    30c0:	4f 83       	std	Y+7, r20	; 0x07
    30c2:	58 87       	std	Y+8, r21	; 0x08
    30c4:	89 e0       	ldi	r24, 0x09	; 9
    30c6:	e8 2e       	mov	r14, r24
    30c8:	f1 2c       	mov	r15, r1
    30ca:	ec 0e       	add	r14, r28
    30cc:	fd 1e       	adc	r15, r29
    30ce:	ce 01       	movw	r24, r28
    30d0:	01 96       	adiw	r24, 0x01	; 1
    30d2:	b7 01       	movw	r22, r14
    30d4:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    30d8:	8e 01       	movw	r16, r28
    30da:	0f 5e       	subi	r16, 0xEF	; 239
    30dc:	1f 4f       	sbci	r17, 0xFF	; 255
    30de:	ce 01       	movw	r24, r28
    30e0:	05 96       	adiw	r24, 0x05	; 5
    30e2:	b8 01       	movw	r22, r16
    30e4:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    30e8:	c7 01       	movw	r24, r14
    30ea:	b8 01       	movw	r22, r16
    30ec:	ae 01       	movw	r20, r28
    30ee:	47 5e       	subi	r20, 0xE7	; 231
    30f0:	5f 4f       	sbci	r21, 0xFF	; 255
    30f2:	0e 94 0a 17 	call	0x2e14	; 0x2e14 <_fpadd_parts>
    30f6:	0e 94 6e 1c 	call	0x38dc	; 0x38dc <__pack_f>
    30fa:	a0 96       	adiw	r28, 0x20	; 32
    30fc:	e6 e0       	ldi	r30, 0x06	; 6
    30fe:	0c 94 89 1e 	jmp	0x3d12	; 0x3d12 <__epilogue_restores__+0x18>

00003102 <__subsf3>:
    3102:	a0 e2       	ldi	r26, 0x20	; 32
    3104:	b0 e0       	ldi	r27, 0x00	; 0
    3106:	e7 e8       	ldi	r30, 0x87	; 135
    3108:	f8 e1       	ldi	r31, 0x18	; 24
    310a:	0c 94 6d 1e 	jmp	0x3cda	; 0x3cda <__prologue_saves__+0x18>
    310e:	69 83       	std	Y+1, r22	; 0x01
    3110:	7a 83       	std	Y+2, r23	; 0x02
    3112:	8b 83       	std	Y+3, r24	; 0x03
    3114:	9c 83       	std	Y+4, r25	; 0x04
    3116:	2d 83       	std	Y+5, r18	; 0x05
    3118:	3e 83       	std	Y+6, r19	; 0x06
    311a:	4f 83       	std	Y+7, r20	; 0x07
    311c:	58 87       	std	Y+8, r21	; 0x08
    311e:	8e 01       	movw	r16, r28
    3120:	07 5f       	subi	r16, 0xF7	; 247
    3122:	1f 4f       	sbci	r17, 0xFF	; 255
    3124:	ce 01       	movw	r24, r28
    3126:	01 96       	adiw	r24, 0x01	; 1
    3128:	b8 01       	movw	r22, r16
    312a:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    312e:	91 e1       	ldi	r25, 0x11	; 17
    3130:	e9 2e       	mov	r14, r25
    3132:	f1 2c       	mov	r15, r1
    3134:	ec 0e       	add	r14, r28
    3136:	fd 1e       	adc	r15, r29
    3138:	ce 01       	movw	r24, r28
    313a:	05 96       	adiw	r24, 0x05	; 5
    313c:	b7 01       	movw	r22, r14
    313e:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    3142:	8a 89       	ldd	r24, Y+18	; 0x12
    3144:	91 e0       	ldi	r25, 0x01	; 1
    3146:	89 27       	eor	r24, r25
    3148:	8a 8b       	std	Y+18, r24	; 0x12
    314a:	c8 01       	movw	r24, r16
    314c:	b7 01       	movw	r22, r14
    314e:	ae 01       	movw	r20, r28
    3150:	47 5e       	subi	r20, 0xE7	; 231
    3152:	5f 4f       	sbci	r21, 0xFF	; 255
    3154:	0e 94 0a 17 	call	0x2e14	; 0x2e14 <_fpadd_parts>
    3158:	0e 94 6e 1c 	call	0x38dc	; 0x38dc <__pack_f>
    315c:	a0 96       	adiw	r28, 0x20	; 32
    315e:	e6 e0       	ldi	r30, 0x06	; 6
    3160:	0c 94 89 1e 	jmp	0x3d12	; 0x3d12 <__epilogue_restores__+0x18>

00003164 <__mulsf3>:
    3164:	a0 e2       	ldi	r26, 0x20	; 32
    3166:	b0 e0       	ldi	r27, 0x00	; 0
    3168:	e8 eb       	ldi	r30, 0xB8	; 184
    316a:	f8 e1       	ldi	r31, 0x18	; 24
    316c:	0c 94 61 1e 	jmp	0x3cc2	; 0x3cc2 <__prologue_saves__>
    3170:	69 83       	std	Y+1, r22	; 0x01
    3172:	7a 83       	std	Y+2, r23	; 0x02
    3174:	8b 83       	std	Y+3, r24	; 0x03
    3176:	9c 83       	std	Y+4, r25	; 0x04
    3178:	2d 83       	std	Y+5, r18	; 0x05
    317a:	3e 83       	std	Y+6, r19	; 0x06
    317c:	4f 83       	std	Y+7, r20	; 0x07
    317e:	58 87       	std	Y+8, r21	; 0x08
    3180:	ce 01       	movw	r24, r28
    3182:	01 96       	adiw	r24, 0x01	; 1
    3184:	be 01       	movw	r22, r28
    3186:	67 5f       	subi	r22, 0xF7	; 247
    3188:	7f 4f       	sbci	r23, 0xFF	; 255
    318a:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    318e:	ce 01       	movw	r24, r28
    3190:	05 96       	adiw	r24, 0x05	; 5
    3192:	be 01       	movw	r22, r28
    3194:	6f 5e       	subi	r22, 0xEF	; 239
    3196:	7f 4f       	sbci	r23, 0xFF	; 255
    3198:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    319c:	99 85       	ldd	r25, Y+9	; 0x09
    319e:	92 30       	cpi	r25, 0x02	; 2
    31a0:	78 f0       	brcs	.+30     	; 0x31c0 <__mulsf3+0x5c>
    31a2:	89 89       	ldd	r24, Y+17	; 0x11
    31a4:	82 30       	cpi	r24, 0x02	; 2
    31a6:	c0 f0       	brcs	.+48     	; 0x31d8 <__mulsf3+0x74>
    31a8:	94 30       	cpi	r25, 0x04	; 4
    31aa:	19 f4       	brne	.+6      	; 0x31b2 <__mulsf3+0x4e>
    31ac:	82 30       	cpi	r24, 0x02	; 2
    31ae:	41 f4       	brne	.+16     	; 0x31c0 <__mulsf3+0x5c>
    31b0:	cb c0       	rjmp	.+406    	; 0x3348 <__mulsf3+0x1e4>
    31b2:	84 30       	cpi	r24, 0x04	; 4
    31b4:	19 f4       	brne	.+6      	; 0x31bc <__mulsf3+0x58>
    31b6:	92 30       	cpi	r25, 0x02	; 2
    31b8:	79 f4       	brne	.+30     	; 0x31d8 <__mulsf3+0x74>
    31ba:	c6 c0       	rjmp	.+396    	; 0x3348 <__mulsf3+0x1e4>
    31bc:	92 30       	cpi	r25, 0x02	; 2
    31be:	51 f4       	brne	.+20     	; 0x31d4 <__mulsf3+0x70>
    31c0:	81 e0       	ldi	r24, 0x01	; 1
    31c2:	2a 85       	ldd	r18, Y+10	; 0x0a
    31c4:	9a 89       	ldd	r25, Y+18	; 0x12
    31c6:	29 17       	cp	r18, r25
    31c8:	09 f4       	brne	.+2      	; 0x31cc <__mulsf3+0x68>
    31ca:	80 e0       	ldi	r24, 0x00	; 0
    31cc:	8a 87       	std	Y+10, r24	; 0x0a
    31ce:	ce 01       	movw	r24, r28
    31d0:	09 96       	adiw	r24, 0x09	; 9
    31d2:	bc c0       	rjmp	.+376    	; 0x334c <__mulsf3+0x1e8>
    31d4:	82 30       	cpi	r24, 0x02	; 2
    31d6:	51 f4       	brne	.+20     	; 0x31ec <__mulsf3+0x88>
    31d8:	81 e0       	ldi	r24, 0x01	; 1
    31da:	2a 85       	ldd	r18, Y+10	; 0x0a
    31dc:	9a 89       	ldd	r25, Y+18	; 0x12
    31de:	29 17       	cp	r18, r25
    31e0:	09 f4       	brne	.+2      	; 0x31e4 <__mulsf3+0x80>
    31e2:	80 e0       	ldi	r24, 0x00	; 0
    31e4:	8a 8b       	std	Y+18, r24	; 0x12
    31e6:	ce 01       	movw	r24, r28
    31e8:	41 96       	adiw	r24, 0x11	; 17
    31ea:	b0 c0       	rjmp	.+352    	; 0x334c <__mulsf3+0x1e8>
    31ec:	6d 84       	ldd	r6, Y+13	; 0x0d
    31ee:	7e 84       	ldd	r7, Y+14	; 0x0e
    31f0:	8f 84       	ldd	r8, Y+15	; 0x0f
    31f2:	98 88       	ldd	r9, Y+16	; 0x10
    31f4:	ed 88       	ldd	r14, Y+21	; 0x15
    31f6:	fe 88       	ldd	r15, Y+22	; 0x16
    31f8:	0f 89       	ldd	r16, Y+23	; 0x17
    31fa:	18 8d       	ldd	r17, Y+24	; 0x18
    31fc:	e0 e2       	ldi	r30, 0x20	; 32
    31fe:	f0 e0       	ldi	r31, 0x00	; 0
    3200:	80 e0       	ldi	r24, 0x00	; 0
    3202:	90 e0       	ldi	r25, 0x00	; 0
    3204:	dc 01       	movw	r26, r24
    3206:	aa 24       	eor	r10, r10
    3208:	bb 24       	eor	r11, r11
    320a:	65 01       	movw	r12, r10
    320c:	20 e0       	ldi	r18, 0x00	; 0
    320e:	30 e0       	ldi	r19, 0x00	; 0
    3210:	a9 01       	movw	r20, r18
    3212:	b3 01       	movw	r22, r6
    3214:	61 70       	andi	r22, 0x01	; 1
    3216:	70 70       	andi	r23, 0x00	; 0
    3218:	61 15       	cp	r22, r1
    321a:	71 05       	cpc	r23, r1
    321c:	d1 f0       	breq	.+52     	; 0x3252 <__mulsf3+0xee>
    321e:	2e 0d       	add	r18, r14
    3220:	3f 1d       	adc	r19, r15
    3222:	40 1f       	adc	r20, r16
    3224:	51 1f       	adc	r21, r17
    3226:	15 01       	movw	r2, r10
    3228:	26 01       	movw	r4, r12
    322a:	28 0e       	add	r2, r24
    322c:	39 1e       	adc	r3, r25
    322e:	4a 1e       	adc	r4, r26
    3230:	5b 1e       	adc	r5, r27
    3232:	81 e0       	ldi	r24, 0x01	; 1
    3234:	90 e0       	ldi	r25, 0x00	; 0
    3236:	a0 e0       	ldi	r26, 0x00	; 0
    3238:	b0 e0       	ldi	r27, 0x00	; 0
    323a:	2e 15       	cp	r18, r14
    323c:	3f 05       	cpc	r19, r15
    323e:	40 07       	cpc	r20, r16
    3240:	51 07       	cpc	r21, r17
    3242:	18 f0       	brcs	.+6      	; 0x324a <__mulsf3+0xe6>
    3244:	80 e0       	ldi	r24, 0x00	; 0
    3246:	90 e0       	ldi	r25, 0x00	; 0
    3248:	dc 01       	movw	r26, r24
    324a:	82 0d       	add	r24, r2
    324c:	93 1d       	adc	r25, r3
    324e:	a4 1d       	adc	r26, r4
    3250:	b5 1d       	adc	r27, r5
    3252:	aa 0c       	add	r10, r10
    3254:	bb 1c       	adc	r11, r11
    3256:	cc 1c       	adc	r12, r12
    3258:	dd 1c       	adc	r13, r13
    325a:	17 ff       	sbrs	r17, 7
    325c:	09 c0       	rjmp	.+18     	; 0x3270 <__mulsf3+0x10c>
    325e:	61 e0       	ldi	r22, 0x01	; 1
    3260:	26 2e       	mov	r2, r22
    3262:	31 2c       	mov	r3, r1
    3264:	41 2c       	mov	r4, r1
    3266:	51 2c       	mov	r5, r1
    3268:	a2 28       	or	r10, r2
    326a:	b3 28       	or	r11, r3
    326c:	c4 28       	or	r12, r4
    326e:	d5 28       	or	r13, r5
    3270:	31 97       	sbiw	r30, 0x01	; 1
    3272:	49 f0       	breq	.+18     	; 0x3286 <__mulsf3+0x122>
    3274:	ee 0c       	add	r14, r14
    3276:	ff 1c       	adc	r15, r15
    3278:	00 1f       	adc	r16, r16
    327a:	11 1f       	adc	r17, r17
    327c:	96 94       	lsr	r9
    327e:	87 94       	ror	r8
    3280:	77 94       	ror	r7
    3282:	67 94       	ror	r6
    3284:	c6 cf       	rjmp	.-116    	; 0x3212 <__mulsf3+0xae>
    3286:	6b 89       	ldd	r22, Y+19	; 0x13
    3288:	7c 89       	ldd	r23, Y+20	; 0x14
    328a:	eb 85       	ldd	r30, Y+11	; 0x0b
    328c:	fc 85       	ldd	r31, Y+12	; 0x0c
    328e:	6e 0f       	add	r22, r30
    3290:	7f 1f       	adc	r23, r31
    3292:	6e 5f       	subi	r22, 0xFE	; 254
    3294:	7f 4f       	sbci	r23, 0xFF	; 255
    3296:	7c 8f       	std	Y+28, r23	; 0x1c
    3298:	6b 8f       	std	Y+27, r22	; 0x1b
    329a:	61 e0       	ldi	r22, 0x01	; 1
    329c:	ea 85       	ldd	r30, Y+10	; 0x0a
    329e:	7a 89       	ldd	r23, Y+18	; 0x12
    32a0:	e7 17       	cp	r30, r23
    32a2:	09 f4       	brne	.+2      	; 0x32a6 <__mulsf3+0x142>
    32a4:	60 e0       	ldi	r22, 0x00	; 0
    32a6:	6a 8f       	std	Y+26, r22	; 0x1a
    32a8:	6b 8d       	ldd	r22, Y+27	; 0x1b
    32aa:	7c 8d       	ldd	r23, Y+28	; 0x1c
    32ac:	10 c0       	rjmp	.+32     	; 0x32ce <__mulsf3+0x16a>
    32ae:	fc 01       	movw	r30, r24
    32b0:	e1 70       	andi	r30, 0x01	; 1
    32b2:	f0 70       	andi	r31, 0x00	; 0
    32b4:	30 97       	sbiw	r30, 0x00	; 0
    32b6:	29 f0       	breq	.+10     	; 0x32c2 <__mulsf3+0x15e>
    32b8:	56 95       	lsr	r21
    32ba:	47 95       	ror	r20
    32bc:	37 95       	ror	r19
    32be:	27 95       	ror	r18
    32c0:	50 68       	ori	r21, 0x80	; 128
    32c2:	b6 95       	lsr	r27
    32c4:	a7 95       	ror	r26
    32c6:	97 95       	ror	r25
    32c8:	87 95       	ror	r24
    32ca:	6f 5f       	subi	r22, 0xFF	; 255
    32cc:	7f 4f       	sbci	r23, 0xFF	; 255
    32ce:	b7 fd       	sbrc	r27, 7
    32d0:	ee cf       	rjmp	.-36     	; 0x32ae <__mulsf3+0x14a>
    32d2:	0c c0       	rjmp	.+24     	; 0x32ec <__mulsf3+0x188>
    32d4:	88 0f       	add	r24, r24
    32d6:	99 1f       	adc	r25, r25
    32d8:	aa 1f       	adc	r26, r26
    32da:	bb 1f       	adc	r27, r27
    32dc:	57 fd       	sbrc	r21, 7
    32de:	81 60       	ori	r24, 0x01	; 1
    32e0:	22 0f       	add	r18, r18
    32e2:	33 1f       	adc	r19, r19
    32e4:	44 1f       	adc	r20, r20
    32e6:	55 1f       	adc	r21, r21
    32e8:	61 50       	subi	r22, 0x01	; 1
    32ea:	70 40       	sbci	r23, 0x00	; 0
    32ec:	80 30       	cpi	r24, 0x00	; 0
    32ee:	e0 e0       	ldi	r30, 0x00	; 0
    32f0:	9e 07       	cpc	r25, r30
    32f2:	e0 e0       	ldi	r30, 0x00	; 0
    32f4:	ae 07       	cpc	r26, r30
    32f6:	e0 e4       	ldi	r30, 0x40	; 64
    32f8:	be 07       	cpc	r27, r30
    32fa:	60 f3       	brcs	.-40     	; 0x32d4 <__mulsf3+0x170>
    32fc:	6b 8f       	std	Y+27, r22	; 0x1b
    32fe:	7c 8f       	std	Y+28, r23	; 0x1c
    3300:	6f e7       	ldi	r22, 0x7F	; 127
    3302:	e6 2e       	mov	r14, r22
    3304:	f1 2c       	mov	r15, r1
    3306:	01 2d       	mov	r16, r1
    3308:	11 2d       	mov	r17, r1
    330a:	e8 22       	and	r14, r24
    330c:	f9 22       	and	r15, r25
    330e:	0a 23       	and	r16, r26
    3310:	1b 23       	and	r17, r27
    3312:	60 e4       	ldi	r22, 0x40	; 64
    3314:	e6 16       	cp	r14, r22
    3316:	f1 04       	cpc	r15, r1
    3318:	01 05       	cpc	r16, r1
    331a:	11 05       	cpc	r17, r1
    331c:	61 f4       	brne	.+24     	; 0x3336 <__mulsf3+0x1d2>
    331e:	87 fd       	sbrc	r24, 7
    3320:	0a c0       	rjmp	.+20     	; 0x3336 <__mulsf3+0x1d2>
    3322:	21 15       	cp	r18, r1
    3324:	31 05       	cpc	r19, r1
    3326:	41 05       	cpc	r20, r1
    3328:	51 05       	cpc	r21, r1
    332a:	29 f0       	breq	.+10     	; 0x3336 <__mulsf3+0x1d2>
    332c:	80 5c       	subi	r24, 0xC0	; 192
    332e:	9f 4f       	sbci	r25, 0xFF	; 255
    3330:	af 4f       	sbci	r26, 0xFF	; 255
    3332:	bf 4f       	sbci	r27, 0xFF	; 255
    3334:	80 78       	andi	r24, 0x80	; 128
    3336:	8d 8f       	std	Y+29, r24	; 0x1d
    3338:	9e 8f       	std	Y+30, r25	; 0x1e
    333a:	af 8f       	std	Y+31, r26	; 0x1f
    333c:	b8 a3       	std	Y+32, r27	; 0x20
    333e:	83 e0       	ldi	r24, 0x03	; 3
    3340:	89 8f       	std	Y+25, r24	; 0x19
    3342:	ce 01       	movw	r24, r28
    3344:	49 96       	adiw	r24, 0x19	; 25
    3346:	02 c0       	rjmp	.+4      	; 0x334c <__mulsf3+0x1e8>
    3348:	8d e0       	ldi	r24, 0x0D	; 13
    334a:	91 e0       	ldi	r25, 0x01	; 1
    334c:	0e 94 6e 1c 	call	0x38dc	; 0x38dc <__pack_f>
    3350:	a0 96       	adiw	r28, 0x20	; 32
    3352:	e2 e1       	ldi	r30, 0x12	; 18
    3354:	0c 94 7d 1e 	jmp	0x3cfa	; 0x3cfa <__epilogue_restores__>

00003358 <__divsf3>:
    3358:	a8 e1       	ldi	r26, 0x18	; 24
    335a:	b0 e0       	ldi	r27, 0x00	; 0
    335c:	e2 eb       	ldi	r30, 0xB2	; 178
    335e:	f9 e1       	ldi	r31, 0x19	; 25
    3360:	0c 94 69 1e 	jmp	0x3cd2	; 0x3cd2 <__prologue_saves__+0x10>
    3364:	69 83       	std	Y+1, r22	; 0x01
    3366:	7a 83       	std	Y+2, r23	; 0x02
    3368:	8b 83       	std	Y+3, r24	; 0x03
    336a:	9c 83       	std	Y+4, r25	; 0x04
    336c:	2d 83       	std	Y+5, r18	; 0x05
    336e:	3e 83       	std	Y+6, r19	; 0x06
    3370:	4f 83       	std	Y+7, r20	; 0x07
    3372:	58 87       	std	Y+8, r21	; 0x08
    3374:	8e 01       	movw	r16, r28
    3376:	07 5f       	subi	r16, 0xF7	; 247
    3378:	1f 4f       	sbci	r17, 0xFF	; 255
    337a:	ce 01       	movw	r24, r28
    337c:	01 96       	adiw	r24, 0x01	; 1
    337e:	b8 01       	movw	r22, r16
    3380:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    3384:	81 e1       	ldi	r24, 0x11	; 17
    3386:	e8 2e       	mov	r14, r24
    3388:	f1 2c       	mov	r15, r1
    338a:	ec 0e       	add	r14, r28
    338c:	fd 1e       	adc	r15, r29
    338e:	ce 01       	movw	r24, r28
    3390:	05 96       	adiw	r24, 0x05	; 5
    3392:	b7 01       	movw	r22, r14
    3394:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    3398:	99 85       	ldd	r25, Y+9	; 0x09
    339a:	92 30       	cpi	r25, 0x02	; 2
    339c:	08 f4       	brcc	.+2      	; 0x33a0 <__divsf3+0x48>
    339e:	83 c0       	rjmp	.+262    	; 0x34a6 <__divsf3+0x14e>
    33a0:	89 89       	ldd	r24, Y+17	; 0x11
    33a2:	82 30       	cpi	r24, 0x02	; 2
    33a4:	08 f4       	brcc	.+2      	; 0x33a8 <__divsf3+0x50>
    33a6:	7b c0       	rjmp	.+246    	; 0x349e <__divsf3+0x146>
    33a8:	2a 85       	ldd	r18, Y+10	; 0x0a
    33aa:	3a 89       	ldd	r19, Y+18	; 0x12
    33ac:	23 27       	eor	r18, r19
    33ae:	2a 87       	std	Y+10, r18	; 0x0a
    33b0:	94 30       	cpi	r25, 0x04	; 4
    33b2:	11 f0       	breq	.+4      	; 0x33b8 <__divsf3+0x60>
    33b4:	92 30       	cpi	r25, 0x02	; 2
    33b6:	21 f4       	brne	.+8      	; 0x33c0 <__divsf3+0x68>
    33b8:	98 17       	cp	r25, r24
    33ba:	09 f0       	breq	.+2      	; 0x33be <__divsf3+0x66>
    33bc:	6c c0       	rjmp	.+216    	; 0x3496 <__divsf3+0x13e>
    33be:	71 c0       	rjmp	.+226    	; 0x34a2 <__divsf3+0x14a>
    33c0:	84 30       	cpi	r24, 0x04	; 4
    33c2:	39 f4       	brne	.+14     	; 0x33d2 <__divsf3+0x7a>
    33c4:	1d 86       	std	Y+13, r1	; 0x0d
    33c6:	1e 86       	std	Y+14, r1	; 0x0e
    33c8:	1f 86       	std	Y+15, r1	; 0x0f
    33ca:	18 8a       	std	Y+16, r1	; 0x10
    33cc:	1c 86       	std	Y+12, r1	; 0x0c
    33ce:	1b 86       	std	Y+11, r1	; 0x0b
    33d0:	6a c0       	rjmp	.+212    	; 0x34a6 <__divsf3+0x14e>
    33d2:	82 30       	cpi	r24, 0x02	; 2
    33d4:	19 f4       	brne	.+6      	; 0x33dc <__divsf3+0x84>
    33d6:	84 e0       	ldi	r24, 0x04	; 4
    33d8:	89 87       	std	Y+9, r24	; 0x09
    33da:	65 c0       	rjmp	.+202    	; 0x34a6 <__divsf3+0x14e>
    33dc:	8b 85       	ldd	r24, Y+11	; 0x0b
    33de:	9c 85       	ldd	r25, Y+12	; 0x0c
    33e0:	2b 89       	ldd	r18, Y+19	; 0x13
    33e2:	3c 89       	ldd	r19, Y+20	; 0x14
    33e4:	82 1b       	sub	r24, r18
    33e6:	93 0b       	sbc	r25, r19
    33e8:	9c 87       	std	Y+12, r25	; 0x0c
    33ea:	8b 87       	std	Y+11, r24	; 0x0b
    33ec:	2d 85       	ldd	r18, Y+13	; 0x0d
    33ee:	3e 85       	ldd	r19, Y+14	; 0x0e
    33f0:	4f 85       	ldd	r20, Y+15	; 0x0f
    33f2:	58 89       	ldd	r21, Y+16	; 0x10
    33f4:	ed 88       	ldd	r14, Y+21	; 0x15
    33f6:	fe 88       	ldd	r15, Y+22	; 0x16
    33f8:	0f 89       	ldd	r16, Y+23	; 0x17
    33fa:	18 8d       	ldd	r17, Y+24	; 0x18
    33fc:	2e 15       	cp	r18, r14
    33fe:	3f 05       	cpc	r19, r15
    3400:	40 07       	cpc	r20, r16
    3402:	51 07       	cpc	r21, r17
    3404:	38 f4       	brcc	.+14     	; 0x3414 <__divsf3+0xbc>
    3406:	22 0f       	add	r18, r18
    3408:	33 1f       	adc	r19, r19
    340a:	44 1f       	adc	r20, r20
    340c:	55 1f       	adc	r21, r21
    340e:	01 97       	sbiw	r24, 0x01	; 1
    3410:	9c 87       	std	Y+12, r25	; 0x0c
    3412:	8b 87       	std	Y+11, r24	; 0x0b
    3414:	6f e1       	ldi	r22, 0x1F	; 31
    3416:	70 e0       	ldi	r23, 0x00	; 0
    3418:	a1 2c       	mov	r10, r1
    341a:	b1 2c       	mov	r11, r1
    341c:	c1 2c       	mov	r12, r1
    341e:	a0 e4       	ldi	r26, 0x40	; 64
    3420:	da 2e       	mov	r13, r26
    3422:	80 e0       	ldi	r24, 0x00	; 0
    3424:	90 e0       	ldi	r25, 0x00	; 0
    3426:	dc 01       	movw	r26, r24
    3428:	2e 15       	cp	r18, r14
    342a:	3f 05       	cpc	r19, r15
    342c:	40 07       	cpc	r20, r16
    342e:	51 07       	cpc	r21, r17
    3430:	40 f0       	brcs	.+16     	; 0x3442 <__divsf3+0xea>
    3432:	8a 29       	or	r24, r10
    3434:	9b 29       	or	r25, r11
    3436:	ac 29       	or	r26, r12
    3438:	bd 29       	or	r27, r13
    343a:	2e 19       	sub	r18, r14
    343c:	3f 09       	sbc	r19, r15
    343e:	40 0b       	sbc	r20, r16
    3440:	51 0b       	sbc	r21, r17
    3442:	d6 94       	lsr	r13
    3444:	c7 94       	ror	r12
    3446:	b7 94       	ror	r11
    3448:	a7 94       	ror	r10
    344a:	22 0f       	add	r18, r18
    344c:	33 1f       	adc	r19, r19
    344e:	44 1f       	adc	r20, r20
    3450:	55 1f       	adc	r21, r21
    3452:	61 50       	subi	r22, 0x01	; 1
    3454:	70 40       	sbci	r23, 0x00	; 0
    3456:	41 f7       	brne	.-48     	; 0x3428 <__divsf3+0xd0>
    3458:	6f e7       	ldi	r22, 0x7F	; 127
    345a:	e6 2e       	mov	r14, r22
    345c:	f1 2c       	mov	r15, r1
    345e:	01 2d       	mov	r16, r1
    3460:	11 2d       	mov	r17, r1
    3462:	e8 22       	and	r14, r24
    3464:	f9 22       	and	r15, r25
    3466:	0a 23       	and	r16, r26
    3468:	1b 23       	and	r17, r27
    346a:	60 e4       	ldi	r22, 0x40	; 64
    346c:	e6 16       	cp	r14, r22
    346e:	f1 04       	cpc	r15, r1
    3470:	01 05       	cpc	r16, r1
    3472:	11 05       	cpc	r17, r1
    3474:	61 f4       	brne	.+24     	; 0x348e <__divsf3+0x136>
    3476:	87 fd       	sbrc	r24, 7
    3478:	0a c0       	rjmp	.+20     	; 0x348e <__divsf3+0x136>
    347a:	21 15       	cp	r18, r1
    347c:	31 05       	cpc	r19, r1
    347e:	41 05       	cpc	r20, r1
    3480:	51 05       	cpc	r21, r1
    3482:	29 f0       	breq	.+10     	; 0x348e <__divsf3+0x136>
    3484:	80 5c       	subi	r24, 0xC0	; 192
    3486:	9f 4f       	sbci	r25, 0xFF	; 255
    3488:	af 4f       	sbci	r26, 0xFF	; 255
    348a:	bf 4f       	sbci	r27, 0xFF	; 255
    348c:	80 78       	andi	r24, 0x80	; 128
    348e:	8d 87       	std	Y+13, r24	; 0x0d
    3490:	9e 87       	std	Y+14, r25	; 0x0e
    3492:	af 87       	std	Y+15, r26	; 0x0f
    3494:	b8 8b       	std	Y+16, r27	; 0x10
    3496:	8e 01       	movw	r16, r28
    3498:	07 5f       	subi	r16, 0xF7	; 247
    349a:	1f 4f       	sbci	r17, 0xFF	; 255
    349c:	04 c0       	rjmp	.+8      	; 0x34a6 <__divsf3+0x14e>
    349e:	87 01       	movw	r16, r14
    34a0:	02 c0       	rjmp	.+4      	; 0x34a6 <__divsf3+0x14e>
    34a2:	0d e0       	ldi	r16, 0x0D	; 13
    34a4:	11 e0       	ldi	r17, 0x01	; 1
    34a6:	c8 01       	movw	r24, r16
    34a8:	0e 94 6e 1c 	call	0x38dc	; 0x38dc <__pack_f>
    34ac:	68 96       	adiw	r28, 0x18	; 24
    34ae:	ea e0       	ldi	r30, 0x0A	; 10
    34b0:	0c 94 85 1e 	jmp	0x3d0a	; 0x3d0a <__epilogue_restores__+0x10>

000034b4 <__gtsf2>:
    34b4:	a8 e1       	ldi	r26, 0x18	; 24
    34b6:	b0 e0       	ldi	r27, 0x00	; 0
    34b8:	e0 e6       	ldi	r30, 0x60	; 96
    34ba:	fa e1       	ldi	r31, 0x1A	; 26
    34bc:	0c 94 6d 1e 	jmp	0x3cda	; 0x3cda <__prologue_saves__+0x18>
    34c0:	69 83       	std	Y+1, r22	; 0x01
    34c2:	7a 83       	std	Y+2, r23	; 0x02
    34c4:	8b 83       	std	Y+3, r24	; 0x03
    34c6:	9c 83       	std	Y+4, r25	; 0x04
    34c8:	2d 83       	std	Y+5, r18	; 0x05
    34ca:	3e 83       	std	Y+6, r19	; 0x06
    34cc:	4f 83       	std	Y+7, r20	; 0x07
    34ce:	58 87       	std	Y+8, r21	; 0x08
    34d0:	8e 01       	movw	r16, r28
    34d2:	07 5f       	subi	r16, 0xF7	; 247
    34d4:	1f 4f       	sbci	r17, 0xFF	; 255
    34d6:	ce 01       	movw	r24, r28
    34d8:	01 96       	adiw	r24, 0x01	; 1
    34da:	b8 01       	movw	r22, r16
    34dc:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    34e0:	81 e1       	ldi	r24, 0x11	; 17
    34e2:	e8 2e       	mov	r14, r24
    34e4:	f1 2c       	mov	r15, r1
    34e6:	ec 0e       	add	r14, r28
    34e8:	fd 1e       	adc	r15, r29
    34ea:	ce 01       	movw	r24, r28
    34ec:	05 96       	adiw	r24, 0x05	; 5
    34ee:	b7 01       	movw	r22, r14
    34f0:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    34f4:	89 85       	ldd	r24, Y+9	; 0x09
    34f6:	82 30       	cpi	r24, 0x02	; 2
    34f8:	40 f0       	brcs	.+16     	; 0x350a <__gtsf2+0x56>
    34fa:	89 89       	ldd	r24, Y+17	; 0x11
    34fc:	82 30       	cpi	r24, 0x02	; 2
    34fe:	28 f0       	brcs	.+10     	; 0x350a <__gtsf2+0x56>
    3500:	c8 01       	movw	r24, r16
    3502:	b7 01       	movw	r22, r14
    3504:	0e 94 a4 1d 	call	0x3b48	; 0x3b48 <__fpcmp_parts_f>
    3508:	01 c0       	rjmp	.+2      	; 0x350c <__gtsf2+0x58>
    350a:	8f ef       	ldi	r24, 0xFF	; 255
    350c:	68 96       	adiw	r28, 0x18	; 24
    350e:	e6 e0       	ldi	r30, 0x06	; 6
    3510:	0c 94 89 1e 	jmp	0x3d12	; 0x3d12 <__epilogue_restores__+0x18>

00003514 <__gesf2>:
    3514:	a8 e1       	ldi	r26, 0x18	; 24
    3516:	b0 e0       	ldi	r27, 0x00	; 0
    3518:	e0 e9       	ldi	r30, 0x90	; 144
    351a:	fa e1       	ldi	r31, 0x1A	; 26
    351c:	0c 94 6d 1e 	jmp	0x3cda	; 0x3cda <__prologue_saves__+0x18>
    3520:	69 83       	std	Y+1, r22	; 0x01
    3522:	7a 83       	std	Y+2, r23	; 0x02
    3524:	8b 83       	std	Y+3, r24	; 0x03
    3526:	9c 83       	std	Y+4, r25	; 0x04
    3528:	2d 83       	std	Y+5, r18	; 0x05
    352a:	3e 83       	std	Y+6, r19	; 0x06
    352c:	4f 83       	std	Y+7, r20	; 0x07
    352e:	58 87       	std	Y+8, r21	; 0x08
    3530:	8e 01       	movw	r16, r28
    3532:	07 5f       	subi	r16, 0xF7	; 247
    3534:	1f 4f       	sbci	r17, 0xFF	; 255
    3536:	ce 01       	movw	r24, r28
    3538:	01 96       	adiw	r24, 0x01	; 1
    353a:	b8 01       	movw	r22, r16
    353c:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    3540:	81 e1       	ldi	r24, 0x11	; 17
    3542:	e8 2e       	mov	r14, r24
    3544:	f1 2c       	mov	r15, r1
    3546:	ec 0e       	add	r14, r28
    3548:	fd 1e       	adc	r15, r29
    354a:	ce 01       	movw	r24, r28
    354c:	05 96       	adiw	r24, 0x05	; 5
    354e:	b7 01       	movw	r22, r14
    3550:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    3554:	89 85       	ldd	r24, Y+9	; 0x09
    3556:	82 30       	cpi	r24, 0x02	; 2
    3558:	40 f0       	brcs	.+16     	; 0x356a <__gesf2+0x56>
    355a:	89 89       	ldd	r24, Y+17	; 0x11
    355c:	82 30       	cpi	r24, 0x02	; 2
    355e:	28 f0       	brcs	.+10     	; 0x356a <__gesf2+0x56>
    3560:	c8 01       	movw	r24, r16
    3562:	b7 01       	movw	r22, r14
    3564:	0e 94 a4 1d 	call	0x3b48	; 0x3b48 <__fpcmp_parts_f>
    3568:	01 c0       	rjmp	.+2      	; 0x356c <__gesf2+0x58>
    356a:	8f ef       	ldi	r24, 0xFF	; 255
    356c:	68 96       	adiw	r28, 0x18	; 24
    356e:	e6 e0       	ldi	r30, 0x06	; 6
    3570:	0c 94 89 1e 	jmp	0x3d12	; 0x3d12 <__epilogue_restores__+0x18>

00003574 <__ltsf2>:
    3574:	a8 e1       	ldi	r26, 0x18	; 24
    3576:	b0 e0       	ldi	r27, 0x00	; 0
    3578:	e0 ec       	ldi	r30, 0xC0	; 192
    357a:	fa e1       	ldi	r31, 0x1A	; 26
    357c:	0c 94 6d 1e 	jmp	0x3cda	; 0x3cda <__prologue_saves__+0x18>
    3580:	69 83       	std	Y+1, r22	; 0x01
    3582:	7a 83       	std	Y+2, r23	; 0x02
    3584:	8b 83       	std	Y+3, r24	; 0x03
    3586:	9c 83       	std	Y+4, r25	; 0x04
    3588:	2d 83       	std	Y+5, r18	; 0x05
    358a:	3e 83       	std	Y+6, r19	; 0x06
    358c:	4f 83       	std	Y+7, r20	; 0x07
    358e:	58 87       	std	Y+8, r21	; 0x08
    3590:	8e 01       	movw	r16, r28
    3592:	07 5f       	subi	r16, 0xF7	; 247
    3594:	1f 4f       	sbci	r17, 0xFF	; 255
    3596:	ce 01       	movw	r24, r28
    3598:	01 96       	adiw	r24, 0x01	; 1
    359a:	b8 01       	movw	r22, r16
    359c:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    35a0:	81 e1       	ldi	r24, 0x11	; 17
    35a2:	e8 2e       	mov	r14, r24
    35a4:	f1 2c       	mov	r15, r1
    35a6:	ec 0e       	add	r14, r28
    35a8:	fd 1e       	adc	r15, r29
    35aa:	ce 01       	movw	r24, r28
    35ac:	05 96       	adiw	r24, 0x05	; 5
    35ae:	b7 01       	movw	r22, r14
    35b0:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    35b4:	89 85       	ldd	r24, Y+9	; 0x09
    35b6:	82 30       	cpi	r24, 0x02	; 2
    35b8:	40 f0       	brcs	.+16     	; 0x35ca <__ltsf2+0x56>
    35ba:	89 89       	ldd	r24, Y+17	; 0x11
    35bc:	82 30       	cpi	r24, 0x02	; 2
    35be:	28 f0       	brcs	.+10     	; 0x35ca <__ltsf2+0x56>
    35c0:	c8 01       	movw	r24, r16
    35c2:	b7 01       	movw	r22, r14
    35c4:	0e 94 a4 1d 	call	0x3b48	; 0x3b48 <__fpcmp_parts_f>
    35c8:	01 c0       	rjmp	.+2      	; 0x35cc <__ltsf2+0x58>
    35ca:	81 e0       	ldi	r24, 0x01	; 1
    35cc:	68 96       	adiw	r28, 0x18	; 24
    35ce:	e6 e0       	ldi	r30, 0x06	; 6
    35d0:	0c 94 89 1e 	jmp	0x3d12	; 0x3d12 <__epilogue_restores__+0x18>

000035d4 <__floatsisf>:
    35d4:	a8 e0       	ldi	r26, 0x08	; 8
    35d6:	b0 e0       	ldi	r27, 0x00	; 0
    35d8:	e0 ef       	ldi	r30, 0xF0	; 240
    35da:	fa e1       	ldi	r31, 0x1A	; 26
    35dc:	0c 94 6d 1e 	jmp	0x3cda	; 0x3cda <__prologue_saves__+0x18>
    35e0:	7b 01       	movw	r14, r22
    35e2:	8c 01       	movw	r16, r24
    35e4:	83 e0       	ldi	r24, 0x03	; 3
    35e6:	89 83       	std	Y+1, r24	; 0x01
    35e8:	d8 01       	movw	r26, r16
    35ea:	c7 01       	movw	r24, r14
    35ec:	88 27       	eor	r24, r24
    35ee:	b7 fd       	sbrc	r27, 7
    35f0:	83 95       	inc	r24
    35f2:	99 27       	eor	r25, r25
    35f4:	aa 27       	eor	r26, r26
    35f6:	bb 27       	eor	r27, r27
    35f8:	28 2f       	mov	r18, r24
    35fa:	8a 83       	std	Y+2, r24	; 0x02
    35fc:	e1 14       	cp	r14, r1
    35fe:	f1 04       	cpc	r15, r1
    3600:	01 05       	cpc	r16, r1
    3602:	11 05       	cpc	r17, r1
    3604:	19 f4       	brne	.+6      	; 0x360c <__floatsisf+0x38>
    3606:	82 e0       	ldi	r24, 0x02	; 2
    3608:	89 83       	std	Y+1, r24	; 0x01
    360a:	37 c0       	rjmp	.+110    	; 0x367a <__floatsisf+0xa6>
    360c:	8e e1       	ldi	r24, 0x1E	; 30
    360e:	90 e0       	ldi	r25, 0x00	; 0
    3610:	9c 83       	std	Y+4, r25	; 0x04
    3612:	8b 83       	std	Y+3, r24	; 0x03
    3614:	22 23       	and	r18, r18
    3616:	89 f0       	breq	.+34     	; 0x363a <__floatsisf+0x66>
    3618:	80 e0       	ldi	r24, 0x00	; 0
    361a:	e8 16       	cp	r14, r24
    361c:	80 e0       	ldi	r24, 0x00	; 0
    361e:	f8 06       	cpc	r15, r24
    3620:	80 e0       	ldi	r24, 0x00	; 0
    3622:	08 07       	cpc	r16, r24
    3624:	80 e8       	ldi	r24, 0x80	; 128
    3626:	18 07       	cpc	r17, r24
    3628:	69 f1       	breq	.+90     	; 0x3684 <__floatsisf+0xb0>
    362a:	10 95       	com	r17
    362c:	00 95       	com	r16
    362e:	f0 94       	com	r15
    3630:	e0 94       	com	r14
    3632:	e1 1c       	adc	r14, r1
    3634:	f1 1c       	adc	r15, r1
    3636:	01 1d       	adc	r16, r1
    3638:	11 1d       	adc	r17, r1
    363a:	ed 82       	std	Y+5, r14	; 0x05
    363c:	fe 82       	std	Y+6, r15	; 0x06
    363e:	0f 83       	std	Y+7, r16	; 0x07
    3640:	18 87       	std	Y+8, r17	; 0x08
    3642:	c8 01       	movw	r24, r16
    3644:	b7 01       	movw	r22, r14
    3646:	0e 94 14 1c 	call	0x3828	; 0x3828 <__clzsi2>
    364a:	9c 01       	movw	r18, r24
    364c:	21 50       	subi	r18, 0x01	; 1
    364e:	30 40       	sbci	r19, 0x00	; 0
    3650:	12 16       	cp	r1, r18
    3652:	13 06       	cpc	r1, r19
    3654:	94 f4       	brge	.+36     	; 0x367a <__floatsisf+0xa6>
    3656:	02 2e       	mov	r0, r18
    3658:	04 c0       	rjmp	.+8      	; 0x3662 <__floatsisf+0x8e>
    365a:	ee 0c       	add	r14, r14
    365c:	ff 1c       	adc	r15, r15
    365e:	00 1f       	adc	r16, r16
    3660:	11 1f       	adc	r17, r17
    3662:	0a 94       	dec	r0
    3664:	d2 f7       	brpl	.-12     	; 0x365a <__floatsisf+0x86>
    3666:	ed 82       	std	Y+5, r14	; 0x05
    3668:	fe 82       	std	Y+6, r15	; 0x06
    366a:	0f 83       	std	Y+7, r16	; 0x07
    366c:	18 87       	std	Y+8, r17	; 0x08
    366e:	8e e1       	ldi	r24, 0x1E	; 30
    3670:	90 e0       	ldi	r25, 0x00	; 0
    3672:	82 1b       	sub	r24, r18
    3674:	93 0b       	sbc	r25, r19
    3676:	9c 83       	std	Y+4, r25	; 0x04
    3678:	8b 83       	std	Y+3, r24	; 0x03
    367a:	ce 01       	movw	r24, r28
    367c:	01 96       	adiw	r24, 0x01	; 1
    367e:	0e 94 6e 1c 	call	0x38dc	; 0x38dc <__pack_f>
    3682:	04 c0       	rjmp	.+8      	; 0x368c <__floatsisf+0xb8>
    3684:	60 e0       	ldi	r22, 0x00	; 0
    3686:	70 e0       	ldi	r23, 0x00	; 0
    3688:	80 e0       	ldi	r24, 0x00	; 0
    368a:	9f ec       	ldi	r25, 0xCF	; 207
    368c:	28 96       	adiw	r28, 0x08	; 8
    368e:	e6 e0       	ldi	r30, 0x06	; 6
    3690:	0c 94 89 1e 	jmp	0x3d12	; 0x3d12 <__epilogue_restores__+0x18>

00003694 <__fixsfsi>:
    3694:	ac e0       	ldi	r26, 0x0C	; 12
    3696:	b0 e0       	ldi	r27, 0x00	; 0
    3698:	e0 e5       	ldi	r30, 0x50	; 80
    369a:	fb e1       	ldi	r31, 0x1B	; 27
    369c:	0c 94 71 1e 	jmp	0x3ce2	; 0x3ce2 <__prologue_saves__+0x20>
    36a0:	69 83       	std	Y+1, r22	; 0x01
    36a2:	7a 83       	std	Y+2, r23	; 0x02
    36a4:	8b 83       	std	Y+3, r24	; 0x03
    36a6:	9c 83       	std	Y+4, r25	; 0x04
    36a8:	ce 01       	movw	r24, r28
    36aa:	01 96       	adiw	r24, 0x01	; 1
    36ac:	be 01       	movw	r22, r28
    36ae:	6b 5f       	subi	r22, 0xFB	; 251
    36b0:	7f 4f       	sbci	r23, 0xFF	; 255
    36b2:	0e 94 3b 1d 	call	0x3a76	; 0x3a76 <__unpack_f>
    36b6:	8d 81       	ldd	r24, Y+5	; 0x05
    36b8:	82 30       	cpi	r24, 0x02	; 2
    36ba:	81 f1       	breq	.+96     	; 0x371c <__fixsfsi+0x88>
    36bc:	82 30       	cpi	r24, 0x02	; 2
    36be:	70 f1       	brcs	.+92     	; 0x371c <__fixsfsi+0x88>
    36c0:	84 30       	cpi	r24, 0x04	; 4
    36c2:	21 f4       	brne	.+8      	; 0x36cc <__fixsfsi+0x38>
    36c4:	8e 81       	ldd	r24, Y+6	; 0x06
    36c6:	88 23       	and	r24, r24
    36c8:	69 f1       	breq	.+90     	; 0x3724 <__fixsfsi+0x90>
    36ca:	0a c0       	rjmp	.+20     	; 0x36e0 <__fixsfsi+0x4c>
    36cc:	2f 81       	ldd	r18, Y+7	; 0x07
    36ce:	38 85       	ldd	r19, Y+8	; 0x08
    36d0:	37 fd       	sbrc	r19, 7
    36d2:	24 c0       	rjmp	.+72     	; 0x371c <__fixsfsi+0x88>
    36d4:	6e 81       	ldd	r22, Y+6	; 0x06
    36d6:	2f 31       	cpi	r18, 0x1F	; 31
    36d8:	31 05       	cpc	r19, r1
    36da:	3c f0       	brlt	.+14     	; 0x36ea <__fixsfsi+0x56>
    36dc:	66 23       	and	r22, r22
    36de:	11 f1       	breq	.+68     	; 0x3724 <__fixsfsi+0x90>
    36e0:	20 e0       	ldi	r18, 0x00	; 0
    36e2:	30 e0       	ldi	r19, 0x00	; 0
    36e4:	40 e0       	ldi	r20, 0x00	; 0
    36e6:	50 e8       	ldi	r21, 0x80	; 128
    36e8:	21 c0       	rjmp	.+66     	; 0x372c <__fixsfsi+0x98>
    36ea:	8e e1       	ldi	r24, 0x1E	; 30
    36ec:	90 e0       	ldi	r25, 0x00	; 0
    36ee:	82 1b       	sub	r24, r18
    36f0:	93 0b       	sbc	r25, r19
    36f2:	29 85       	ldd	r18, Y+9	; 0x09
    36f4:	3a 85       	ldd	r19, Y+10	; 0x0a
    36f6:	4b 85       	ldd	r20, Y+11	; 0x0b
    36f8:	5c 85       	ldd	r21, Y+12	; 0x0c
    36fa:	04 c0       	rjmp	.+8      	; 0x3704 <__fixsfsi+0x70>
    36fc:	56 95       	lsr	r21
    36fe:	47 95       	ror	r20
    3700:	37 95       	ror	r19
    3702:	27 95       	ror	r18
    3704:	8a 95       	dec	r24
    3706:	d2 f7       	brpl	.-12     	; 0x36fc <__fixsfsi+0x68>
    3708:	66 23       	and	r22, r22
    370a:	81 f0       	breq	.+32     	; 0x372c <__fixsfsi+0x98>
    370c:	50 95       	com	r21
    370e:	40 95       	com	r20
    3710:	30 95       	com	r19
    3712:	21 95       	neg	r18
    3714:	3f 4f       	sbci	r19, 0xFF	; 255
    3716:	4f 4f       	sbci	r20, 0xFF	; 255
    3718:	5f 4f       	sbci	r21, 0xFF	; 255
    371a:	08 c0       	rjmp	.+16     	; 0x372c <__fixsfsi+0x98>
    371c:	20 e0       	ldi	r18, 0x00	; 0
    371e:	30 e0       	ldi	r19, 0x00	; 0
    3720:	a9 01       	movw	r20, r18
    3722:	04 c0       	rjmp	.+8      	; 0x372c <__fixsfsi+0x98>
    3724:	2f ef       	ldi	r18, 0xFF	; 255
    3726:	3f ef       	ldi	r19, 0xFF	; 255
    3728:	4f ef       	ldi	r20, 0xFF	; 255
    372a:	5f e7       	ldi	r21, 0x7F	; 127
    372c:	b9 01       	movw	r22, r18
    372e:	ca 01       	movw	r24, r20
    3730:	2c 96       	adiw	r28, 0x0c	; 12
    3732:	e2 e0       	ldi	r30, 0x02	; 2
    3734:	0c 94 8d 1e 	jmp	0x3d1a	; 0x3d1a <__epilogue_restores__+0x20>

00003738 <__floatunsisf>:
    3738:	a8 e0       	ldi	r26, 0x08	; 8
    373a:	b0 e0       	ldi	r27, 0x00	; 0
    373c:	e2 ea       	ldi	r30, 0xA2	; 162
    373e:	fb e1       	ldi	r31, 0x1B	; 27
    3740:	0c 94 6b 1e 	jmp	0x3cd6	; 0x3cd6 <__prologue_saves__+0x14>
    3744:	7b 01       	movw	r14, r22
    3746:	8c 01       	movw	r16, r24
    3748:	1a 82       	std	Y+2, r1	; 0x02
    374a:	61 15       	cp	r22, r1
    374c:	71 05       	cpc	r23, r1
    374e:	81 05       	cpc	r24, r1
    3750:	91 05       	cpc	r25, r1
    3752:	19 f4       	brne	.+6      	; 0x375a <__floatunsisf+0x22>
    3754:	82 e0       	ldi	r24, 0x02	; 2
    3756:	89 83       	std	Y+1, r24	; 0x01
    3758:	5f c0       	rjmp	.+190    	; 0x3818 <__floatunsisf+0xe0>
    375a:	83 e0       	ldi	r24, 0x03	; 3
    375c:	89 83       	std	Y+1, r24	; 0x01
    375e:	8e e1       	ldi	r24, 0x1E	; 30
    3760:	c8 2e       	mov	r12, r24
    3762:	d1 2c       	mov	r13, r1
    3764:	dc 82       	std	Y+4, r13	; 0x04
    3766:	cb 82       	std	Y+3, r12	; 0x03
    3768:	ed 82       	std	Y+5, r14	; 0x05
    376a:	fe 82       	std	Y+6, r15	; 0x06
    376c:	0f 83       	std	Y+7, r16	; 0x07
    376e:	18 87       	std	Y+8, r17	; 0x08
    3770:	c8 01       	movw	r24, r16
    3772:	b7 01       	movw	r22, r14
    3774:	0e 94 14 1c 	call	0x3828	; 0x3828 <__clzsi2>
    3778:	fc 01       	movw	r30, r24
    377a:	31 97       	sbiw	r30, 0x01	; 1
    377c:	f7 ff       	sbrs	r31, 7
    377e:	3a c0       	rjmp	.+116    	; 0x37f4 <__floatunsisf+0xbc>
    3780:	aa 27       	eor	r26, r26
    3782:	bb 27       	eor	r27, r27
    3784:	ae 1b       	sub	r26, r30
    3786:	bf 0b       	sbc	r27, r31
    3788:	21 e0       	ldi	r18, 0x01	; 1
    378a:	30 e0       	ldi	r19, 0x00	; 0
    378c:	40 e0       	ldi	r20, 0x00	; 0
    378e:	50 e0       	ldi	r21, 0x00	; 0
    3790:	0a 2e       	mov	r0, r26
    3792:	04 c0       	rjmp	.+8      	; 0x379c <__floatunsisf+0x64>
    3794:	22 0f       	add	r18, r18
    3796:	33 1f       	adc	r19, r19
    3798:	44 1f       	adc	r20, r20
    379a:	55 1f       	adc	r21, r21
    379c:	0a 94       	dec	r0
    379e:	d2 f7       	brpl	.-12     	; 0x3794 <__floatunsisf+0x5c>
    37a0:	21 50       	subi	r18, 0x01	; 1
    37a2:	30 40       	sbci	r19, 0x00	; 0
    37a4:	40 40       	sbci	r20, 0x00	; 0
    37a6:	50 40       	sbci	r21, 0x00	; 0
    37a8:	2e 21       	and	r18, r14
    37aa:	3f 21       	and	r19, r15
    37ac:	40 23       	and	r20, r16
    37ae:	51 23       	and	r21, r17
    37b0:	61 e0       	ldi	r22, 0x01	; 1
    37b2:	70 e0       	ldi	r23, 0x00	; 0
    37b4:	80 e0       	ldi	r24, 0x00	; 0
    37b6:	90 e0       	ldi	r25, 0x00	; 0
    37b8:	21 15       	cp	r18, r1
    37ba:	31 05       	cpc	r19, r1
    37bc:	41 05       	cpc	r20, r1
    37be:	51 05       	cpc	r21, r1
    37c0:	19 f4       	brne	.+6      	; 0x37c8 <__floatunsisf+0x90>
    37c2:	60 e0       	ldi	r22, 0x00	; 0
    37c4:	70 e0       	ldi	r23, 0x00	; 0
    37c6:	cb 01       	movw	r24, r22
    37c8:	04 c0       	rjmp	.+8      	; 0x37d2 <__floatunsisf+0x9a>
    37ca:	16 95       	lsr	r17
    37cc:	07 95       	ror	r16
    37ce:	f7 94       	ror	r15
    37d0:	e7 94       	ror	r14
    37d2:	aa 95       	dec	r26
    37d4:	d2 f7       	brpl	.-12     	; 0x37ca <__floatunsisf+0x92>
    37d6:	e6 2a       	or	r14, r22
    37d8:	f7 2a       	or	r15, r23
    37da:	08 2b       	or	r16, r24
    37dc:	19 2b       	or	r17, r25
    37de:	ed 82       	std	Y+5, r14	; 0x05
    37e0:	fe 82       	std	Y+6, r15	; 0x06
    37e2:	0f 83       	std	Y+7, r16	; 0x07
    37e4:	18 87       	std	Y+8, r17	; 0x08
    37e6:	8e e1       	ldi	r24, 0x1E	; 30
    37e8:	90 e0       	ldi	r25, 0x00	; 0
    37ea:	8e 1b       	sub	r24, r30
    37ec:	9f 0b       	sbc	r25, r31
    37ee:	9c 83       	std	Y+4, r25	; 0x04
    37f0:	8b 83       	std	Y+3, r24	; 0x03
    37f2:	12 c0       	rjmp	.+36     	; 0x3818 <__floatunsisf+0xe0>
    37f4:	30 97       	sbiw	r30, 0x00	; 0
    37f6:	81 f0       	breq	.+32     	; 0x3818 <__floatunsisf+0xe0>
    37f8:	0e 2e       	mov	r0, r30
    37fa:	04 c0       	rjmp	.+8      	; 0x3804 <__floatunsisf+0xcc>
    37fc:	ee 0c       	add	r14, r14
    37fe:	ff 1c       	adc	r15, r15
    3800:	00 1f       	adc	r16, r16
    3802:	11 1f       	adc	r17, r17
    3804:	0a 94       	dec	r0
    3806:	d2 f7       	brpl	.-12     	; 0x37fc <__floatunsisf+0xc4>
    3808:	ed 82       	std	Y+5, r14	; 0x05
    380a:	fe 82       	std	Y+6, r15	; 0x06
    380c:	0f 83       	std	Y+7, r16	; 0x07
    380e:	18 87       	std	Y+8, r17	; 0x08
    3810:	ce 1a       	sub	r12, r30
    3812:	df 0a       	sbc	r13, r31
    3814:	dc 82       	std	Y+4, r13	; 0x04
    3816:	cb 82       	std	Y+3, r12	; 0x03
    3818:	ce 01       	movw	r24, r28
    381a:	01 96       	adiw	r24, 0x01	; 1
    381c:	0e 94 6e 1c 	call	0x38dc	; 0x38dc <__pack_f>
    3820:	28 96       	adiw	r28, 0x08	; 8
    3822:	e8 e0       	ldi	r30, 0x08	; 8
    3824:	0c 94 87 1e 	jmp	0x3d0e	; 0x3d0e <__epilogue_restores__+0x14>

00003828 <__clzsi2>:
    3828:	af 92       	push	r10
    382a:	bf 92       	push	r11
    382c:	cf 92       	push	r12
    382e:	df 92       	push	r13
    3830:	ef 92       	push	r14
    3832:	ff 92       	push	r15
    3834:	0f 93       	push	r16
    3836:	1f 93       	push	r17
    3838:	7b 01       	movw	r14, r22
    383a:	8c 01       	movw	r16, r24
    383c:	80 e0       	ldi	r24, 0x00	; 0
    383e:	e8 16       	cp	r14, r24
    3840:	80 e0       	ldi	r24, 0x00	; 0
    3842:	f8 06       	cpc	r15, r24
    3844:	81 e0       	ldi	r24, 0x01	; 1
    3846:	08 07       	cpc	r16, r24
    3848:	80 e0       	ldi	r24, 0x00	; 0
    384a:	18 07       	cpc	r17, r24
    384c:	58 f4       	brcc	.+22     	; 0x3864 <__clzsi2+0x3c>
    384e:	ef ef       	ldi	r30, 0xFF	; 255
    3850:	ee 16       	cp	r14, r30
    3852:	f1 04       	cpc	r15, r1
    3854:	01 05       	cpc	r16, r1
    3856:	11 05       	cpc	r17, r1
    3858:	09 f0       	breq	.+2      	; 0x385c <__clzsi2+0x34>
    385a:	90 f4       	brcc	.+36     	; 0x3880 <__clzsi2+0x58>
    385c:	80 e0       	ldi	r24, 0x00	; 0
    385e:	90 e0       	ldi	r25, 0x00	; 0
    3860:	dc 01       	movw	r26, r24
    3862:	17 c0       	rjmp	.+46     	; 0x3892 <__clzsi2+0x6a>
    3864:	f0 e0       	ldi	r31, 0x00	; 0
    3866:	ef 16       	cp	r14, r31
    3868:	f0 e0       	ldi	r31, 0x00	; 0
    386a:	ff 06       	cpc	r15, r31
    386c:	f0 e0       	ldi	r31, 0x00	; 0
    386e:	0f 07       	cpc	r16, r31
    3870:	f1 e0       	ldi	r31, 0x01	; 1
    3872:	1f 07       	cpc	r17, r31
    3874:	50 f4       	brcc	.+20     	; 0x388a <__clzsi2+0x62>
    3876:	80 e1       	ldi	r24, 0x10	; 16
    3878:	90 e0       	ldi	r25, 0x00	; 0
    387a:	a0 e0       	ldi	r26, 0x00	; 0
    387c:	b0 e0       	ldi	r27, 0x00	; 0
    387e:	09 c0       	rjmp	.+18     	; 0x3892 <__clzsi2+0x6a>
    3880:	88 e0       	ldi	r24, 0x08	; 8
    3882:	90 e0       	ldi	r25, 0x00	; 0
    3884:	a0 e0       	ldi	r26, 0x00	; 0
    3886:	b0 e0       	ldi	r27, 0x00	; 0
    3888:	04 c0       	rjmp	.+8      	; 0x3892 <__clzsi2+0x6a>
    388a:	88 e1       	ldi	r24, 0x18	; 24
    388c:	90 e0       	ldi	r25, 0x00	; 0
    388e:	a0 e0       	ldi	r26, 0x00	; 0
    3890:	b0 e0       	ldi	r27, 0x00	; 0
    3892:	20 e2       	ldi	r18, 0x20	; 32
    3894:	30 e0       	ldi	r19, 0x00	; 0
    3896:	40 e0       	ldi	r20, 0x00	; 0
    3898:	50 e0       	ldi	r21, 0x00	; 0
    389a:	28 1b       	sub	r18, r24
    389c:	39 0b       	sbc	r19, r25
    389e:	4a 0b       	sbc	r20, r26
    38a0:	5b 0b       	sbc	r21, r27
    38a2:	57 01       	movw	r10, r14
    38a4:	68 01       	movw	r12, r16
    38a6:	04 c0       	rjmp	.+8      	; 0x38b0 <__clzsi2+0x88>
    38a8:	d6 94       	lsr	r13
    38aa:	c7 94       	ror	r12
    38ac:	b7 94       	ror	r11
    38ae:	a7 94       	ror	r10
    38b0:	8a 95       	dec	r24
    38b2:	d2 f7       	brpl	.-12     	; 0x38a8 <__clzsi2+0x80>
    38b4:	d6 01       	movw	r26, r12
    38b6:	c5 01       	movw	r24, r10
    38b8:	8b 5e       	subi	r24, 0xEB	; 235
    38ba:	9e 4f       	sbci	r25, 0xFE	; 254
    38bc:	fc 01       	movw	r30, r24
    38be:	80 81       	ld	r24, Z
    38c0:	28 1b       	sub	r18, r24
    38c2:	31 09       	sbc	r19, r1
    38c4:	41 09       	sbc	r20, r1
    38c6:	51 09       	sbc	r21, r1
    38c8:	c9 01       	movw	r24, r18
    38ca:	1f 91       	pop	r17
    38cc:	0f 91       	pop	r16
    38ce:	ff 90       	pop	r15
    38d0:	ef 90       	pop	r14
    38d2:	df 90       	pop	r13
    38d4:	cf 90       	pop	r12
    38d6:	bf 90       	pop	r11
    38d8:	af 90       	pop	r10
    38da:	08 95       	ret

000038dc <__pack_f>:
    38dc:	ef 92       	push	r14
    38de:	ff 92       	push	r15
    38e0:	0f 93       	push	r16
    38e2:	1f 93       	push	r17
    38e4:	cf 93       	push	r28
    38e6:	df 93       	push	r29
    38e8:	fc 01       	movw	r30, r24
    38ea:	24 81       	ldd	r18, Z+4	; 0x04
    38ec:	35 81       	ldd	r19, Z+5	; 0x05
    38ee:	46 81       	ldd	r20, Z+6	; 0x06
    38f0:	57 81       	ldd	r21, Z+7	; 0x07
    38f2:	61 81       	ldd	r22, Z+1	; 0x01
    38f4:	80 81       	ld	r24, Z
    38f6:	82 30       	cpi	r24, 0x02	; 2
    38f8:	20 f4       	brcc	.+8      	; 0x3902 <__pack_f+0x26>
    38fa:	40 61       	ori	r20, 0x10	; 16
    38fc:	ef ef       	ldi	r30, 0xFF	; 255
    38fe:	f0 e0       	ldi	r31, 0x00	; 0
    3900:	a3 c0       	rjmp	.+326    	; 0x3a48 <__pack_f+0x16c>
    3902:	84 30       	cpi	r24, 0x04	; 4
    3904:	09 f4       	brne	.+2      	; 0x3908 <__pack_f+0x2c>
    3906:	9b c0       	rjmp	.+310    	; 0x3a3e <__pack_f+0x162>
    3908:	82 30       	cpi	r24, 0x02	; 2
    390a:	09 f4       	brne	.+2      	; 0x390e <__pack_f+0x32>
    390c:	92 c0       	rjmp	.+292    	; 0x3a32 <__pack_f+0x156>
    390e:	21 15       	cp	r18, r1
    3910:	31 05       	cpc	r19, r1
    3912:	41 05       	cpc	r20, r1
    3914:	51 05       	cpc	r21, r1
    3916:	09 f4       	brne	.+2      	; 0x391a <__pack_f+0x3e>
    3918:	8f c0       	rjmp	.+286    	; 0x3a38 <__pack_f+0x15c>
    391a:	02 80       	ldd	r0, Z+2	; 0x02
    391c:	f3 81       	ldd	r31, Z+3	; 0x03
    391e:	e0 2d       	mov	r30, r0
    3920:	7f ef       	ldi	r23, 0xFF	; 255
    3922:	e2 38       	cpi	r30, 0x82	; 130
    3924:	f7 07       	cpc	r31, r23
    3926:	0c f0       	brlt	.+2      	; 0x392a <__pack_f+0x4e>
    3928:	5a c0       	rjmp	.+180    	; 0x39de <__pack_f+0x102>
    392a:	c2 e8       	ldi	r28, 0x82	; 130
    392c:	df ef       	ldi	r29, 0xFF	; 255
    392e:	ce 1b       	sub	r28, r30
    3930:	df 0b       	sbc	r29, r31
    3932:	ca 31       	cpi	r28, 0x1A	; 26
    3934:	d1 05       	cpc	r29, r1
    3936:	6c f5       	brge	.+90     	; 0x3992 <__pack_f+0xb6>
    3938:	79 01       	movw	r14, r18
    393a:	8a 01       	movw	r16, r20
    393c:	0c 2e       	mov	r0, r28
    393e:	04 c0       	rjmp	.+8      	; 0x3948 <__pack_f+0x6c>
    3940:	16 95       	lsr	r17
    3942:	07 95       	ror	r16
    3944:	f7 94       	ror	r15
    3946:	e7 94       	ror	r14
    3948:	0a 94       	dec	r0
    394a:	d2 f7       	brpl	.-12     	; 0x3940 <__pack_f+0x64>
    394c:	81 e0       	ldi	r24, 0x01	; 1
    394e:	90 e0       	ldi	r25, 0x00	; 0
    3950:	a0 e0       	ldi	r26, 0x00	; 0
    3952:	b0 e0       	ldi	r27, 0x00	; 0
    3954:	0c 2e       	mov	r0, r28
    3956:	04 c0       	rjmp	.+8      	; 0x3960 <__pack_f+0x84>
    3958:	88 0f       	add	r24, r24
    395a:	99 1f       	adc	r25, r25
    395c:	aa 1f       	adc	r26, r26
    395e:	bb 1f       	adc	r27, r27
    3960:	0a 94       	dec	r0
    3962:	d2 f7       	brpl	.-12     	; 0x3958 <__pack_f+0x7c>
    3964:	01 97       	sbiw	r24, 0x01	; 1
    3966:	a1 09       	sbc	r26, r1
    3968:	b1 09       	sbc	r27, r1
    396a:	82 23       	and	r24, r18
    396c:	93 23       	and	r25, r19
    396e:	a4 23       	and	r26, r20
    3970:	b5 23       	and	r27, r21
    3972:	21 e0       	ldi	r18, 0x01	; 1
    3974:	30 e0       	ldi	r19, 0x00	; 0
    3976:	40 e0       	ldi	r20, 0x00	; 0
    3978:	50 e0       	ldi	r21, 0x00	; 0
    397a:	00 97       	sbiw	r24, 0x00	; 0
    397c:	a1 05       	cpc	r26, r1
    397e:	b1 05       	cpc	r27, r1
    3980:	19 f4       	brne	.+6      	; 0x3988 <__pack_f+0xac>
    3982:	20 e0       	ldi	r18, 0x00	; 0
    3984:	30 e0       	ldi	r19, 0x00	; 0
    3986:	a9 01       	movw	r20, r18
    3988:	2e 29       	or	r18, r14
    398a:	3f 29       	or	r19, r15
    398c:	40 2b       	or	r20, r16
    398e:	51 2b       	or	r21, r17
    3990:	03 c0       	rjmp	.+6      	; 0x3998 <__pack_f+0xbc>
    3992:	20 e0       	ldi	r18, 0x00	; 0
    3994:	30 e0       	ldi	r19, 0x00	; 0
    3996:	a9 01       	movw	r20, r18
    3998:	da 01       	movw	r26, r20
    399a:	c9 01       	movw	r24, r18
    399c:	8f 77       	andi	r24, 0x7F	; 127
    399e:	90 70       	andi	r25, 0x00	; 0
    39a0:	a0 70       	andi	r26, 0x00	; 0
    39a2:	b0 70       	andi	r27, 0x00	; 0
    39a4:	80 34       	cpi	r24, 0x40	; 64
    39a6:	91 05       	cpc	r25, r1
    39a8:	a1 05       	cpc	r26, r1
    39aa:	b1 05       	cpc	r27, r1
    39ac:	39 f4       	brne	.+14     	; 0x39bc <__pack_f+0xe0>
    39ae:	27 ff       	sbrs	r18, 7
    39b0:	09 c0       	rjmp	.+18     	; 0x39c4 <__pack_f+0xe8>
    39b2:	20 5c       	subi	r18, 0xC0	; 192
    39b4:	3f 4f       	sbci	r19, 0xFF	; 255
    39b6:	4f 4f       	sbci	r20, 0xFF	; 255
    39b8:	5f 4f       	sbci	r21, 0xFF	; 255
    39ba:	04 c0       	rjmp	.+8      	; 0x39c4 <__pack_f+0xe8>
    39bc:	21 5c       	subi	r18, 0xC1	; 193
    39be:	3f 4f       	sbci	r19, 0xFF	; 255
    39c0:	4f 4f       	sbci	r20, 0xFF	; 255
    39c2:	5f 4f       	sbci	r21, 0xFF	; 255
    39c4:	e1 e0       	ldi	r30, 0x01	; 1
    39c6:	f0 e0       	ldi	r31, 0x00	; 0
    39c8:	20 30       	cpi	r18, 0x00	; 0
    39ca:	80 e0       	ldi	r24, 0x00	; 0
    39cc:	38 07       	cpc	r19, r24
    39ce:	80 e0       	ldi	r24, 0x00	; 0
    39d0:	48 07       	cpc	r20, r24
    39d2:	80 e4       	ldi	r24, 0x40	; 64
    39d4:	58 07       	cpc	r21, r24
    39d6:	28 f5       	brcc	.+74     	; 0x3a22 <__pack_f+0x146>
    39d8:	e0 e0       	ldi	r30, 0x00	; 0
    39da:	f0 e0       	ldi	r31, 0x00	; 0
    39dc:	22 c0       	rjmp	.+68     	; 0x3a22 <__pack_f+0x146>
    39de:	e0 38       	cpi	r30, 0x80	; 128
    39e0:	f1 05       	cpc	r31, r1
    39e2:	6c f5       	brge	.+90     	; 0x3a3e <__pack_f+0x162>
    39e4:	e1 58       	subi	r30, 0x81	; 129
    39e6:	ff 4f       	sbci	r31, 0xFF	; 255
    39e8:	da 01       	movw	r26, r20
    39ea:	c9 01       	movw	r24, r18
    39ec:	8f 77       	andi	r24, 0x7F	; 127
    39ee:	90 70       	andi	r25, 0x00	; 0
    39f0:	a0 70       	andi	r26, 0x00	; 0
    39f2:	b0 70       	andi	r27, 0x00	; 0
    39f4:	80 34       	cpi	r24, 0x40	; 64
    39f6:	91 05       	cpc	r25, r1
    39f8:	a1 05       	cpc	r26, r1
    39fa:	b1 05       	cpc	r27, r1
    39fc:	39 f4       	brne	.+14     	; 0x3a0c <__pack_f+0x130>
    39fe:	27 ff       	sbrs	r18, 7
    3a00:	09 c0       	rjmp	.+18     	; 0x3a14 <__pack_f+0x138>
    3a02:	20 5c       	subi	r18, 0xC0	; 192
    3a04:	3f 4f       	sbci	r19, 0xFF	; 255
    3a06:	4f 4f       	sbci	r20, 0xFF	; 255
    3a08:	5f 4f       	sbci	r21, 0xFF	; 255
    3a0a:	04 c0       	rjmp	.+8      	; 0x3a14 <__pack_f+0x138>
    3a0c:	21 5c       	subi	r18, 0xC1	; 193
    3a0e:	3f 4f       	sbci	r19, 0xFF	; 255
    3a10:	4f 4f       	sbci	r20, 0xFF	; 255
    3a12:	5f 4f       	sbci	r21, 0xFF	; 255
    3a14:	57 ff       	sbrs	r21, 7
    3a16:	05 c0       	rjmp	.+10     	; 0x3a22 <__pack_f+0x146>
    3a18:	56 95       	lsr	r21
    3a1a:	47 95       	ror	r20
    3a1c:	37 95       	ror	r19
    3a1e:	27 95       	ror	r18
    3a20:	31 96       	adiw	r30, 0x01	; 1
    3a22:	87 e0       	ldi	r24, 0x07	; 7
    3a24:	56 95       	lsr	r21
    3a26:	47 95       	ror	r20
    3a28:	37 95       	ror	r19
    3a2a:	27 95       	ror	r18
    3a2c:	8a 95       	dec	r24
    3a2e:	d1 f7       	brne	.-12     	; 0x3a24 <__pack_f+0x148>
    3a30:	0b c0       	rjmp	.+22     	; 0x3a48 <__pack_f+0x16c>
    3a32:	e0 e0       	ldi	r30, 0x00	; 0
    3a34:	f0 e0       	ldi	r31, 0x00	; 0
    3a36:	05 c0       	rjmp	.+10     	; 0x3a42 <__pack_f+0x166>
    3a38:	e0 e0       	ldi	r30, 0x00	; 0
    3a3a:	f0 e0       	ldi	r31, 0x00	; 0
    3a3c:	05 c0       	rjmp	.+10     	; 0x3a48 <__pack_f+0x16c>
    3a3e:	ef ef       	ldi	r30, 0xFF	; 255
    3a40:	f0 e0       	ldi	r31, 0x00	; 0
    3a42:	20 e0       	ldi	r18, 0x00	; 0
    3a44:	30 e0       	ldi	r19, 0x00	; 0
    3a46:	a9 01       	movw	r20, r18
    3a48:	8e 2f       	mov	r24, r30
    3a4a:	87 95       	ror	r24
    3a4c:	88 27       	eor	r24, r24
    3a4e:	87 95       	ror	r24
    3a50:	94 2f       	mov	r25, r20
    3a52:	9f 77       	andi	r25, 0x7F	; 127
    3a54:	67 95       	ror	r22
    3a56:	66 27       	eor	r22, r22
    3a58:	67 95       	ror	r22
    3a5a:	e6 95       	lsr	r30
    3a5c:	a9 2f       	mov	r26, r25
    3a5e:	a8 2b       	or	r26, r24
    3a60:	fe 2f       	mov	r31, r30
    3a62:	f6 2b       	or	r31, r22
    3a64:	62 2f       	mov	r22, r18
    3a66:	73 2f       	mov	r23, r19
    3a68:	8a 2f       	mov	r24, r26
    3a6a:	9f 2f       	mov	r25, r31
    3a6c:	cd b7       	in	r28, 0x3d	; 61
    3a6e:	de b7       	in	r29, 0x3e	; 62
    3a70:	e6 e0       	ldi	r30, 0x06	; 6
    3a72:	0c 94 89 1e 	jmp	0x3d12	; 0x3d12 <__epilogue_restores__+0x18>

00003a76 <__unpack_f>:
    3a76:	dc 01       	movw	r26, r24
    3a78:	fb 01       	movw	r30, r22
    3a7a:	2c 91       	ld	r18, X
    3a7c:	11 96       	adiw	r26, 0x01	; 1
    3a7e:	3c 91       	ld	r19, X
    3a80:	11 97       	sbiw	r26, 0x01	; 1
    3a82:	12 96       	adiw	r26, 0x02	; 2
    3a84:	8c 91       	ld	r24, X
    3a86:	12 97       	sbiw	r26, 0x02	; 2
    3a88:	48 2f       	mov	r20, r24
    3a8a:	4f 77       	andi	r20, 0x7F	; 127
    3a8c:	50 e0       	ldi	r21, 0x00	; 0
    3a8e:	98 2f       	mov	r25, r24
    3a90:	99 1f       	adc	r25, r25
    3a92:	99 27       	eor	r25, r25
    3a94:	99 1f       	adc	r25, r25
    3a96:	13 96       	adiw	r26, 0x03	; 3
    3a98:	6c 91       	ld	r22, X
    3a9a:	13 97       	sbiw	r26, 0x03	; 3
    3a9c:	86 2f       	mov	r24, r22
    3a9e:	88 0f       	add	r24, r24
    3aa0:	89 2b       	or	r24, r25
    3aa2:	90 e0       	ldi	r25, 0x00	; 0
    3aa4:	66 1f       	adc	r22, r22
    3aa6:	66 27       	eor	r22, r22
    3aa8:	66 1f       	adc	r22, r22
    3aaa:	61 83       	std	Z+1, r22	; 0x01
    3aac:	00 97       	sbiw	r24, 0x00	; 0
    3aae:	39 f5       	brne	.+78     	; 0x3afe <__unpack_f+0x88>
    3ab0:	21 15       	cp	r18, r1
    3ab2:	31 05       	cpc	r19, r1
    3ab4:	41 05       	cpc	r20, r1
    3ab6:	51 05       	cpc	r21, r1
    3ab8:	11 f4       	brne	.+4      	; 0x3abe <__unpack_f+0x48>
    3aba:	82 e0       	ldi	r24, 0x02	; 2
    3abc:	29 c0       	rjmp	.+82     	; 0x3b10 <__unpack_f+0x9a>
    3abe:	82 e8       	ldi	r24, 0x82	; 130
    3ac0:	9f ef       	ldi	r25, 0xFF	; 255
    3ac2:	93 83       	std	Z+3, r25	; 0x03
    3ac4:	82 83       	std	Z+2, r24	; 0x02
    3ac6:	67 e0       	ldi	r22, 0x07	; 7
    3ac8:	22 0f       	add	r18, r18
    3aca:	33 1f       	adc	r19, r19
    3acc:	44 1f       	adc	r20, r20
    3ace:	55 1f       	adc	r21, r21
    3ad0:	6a 95       	dec	r22
    3ad2:	d1 f7       	brne	.-12     	; 0x3ac8 <__unpack_f+0x52>
    3ad4:	83 e0       	ldi	r24, 0x03	; 3
    3ad6:	80 83       	st	Z, r24
    3ad8:	09 c0       	rjmp	.+18     	; 0x3aec <__unpack_f+0x76>
    3ada:	22 0f       	add	r18, r18
    3adc:	33 1f       	adc	r19, r19
    3ade:	44 1f       	adc	r20, r20
    3ae0:	55 1f       	adc	r21, r21
    3ae2:	82 81       	ldd	r24, Z+2	; 0x02
    3ae4:	93 81       	ldd	r25, Z+3	; 0x03
    3ae6:	01 97       	sbiw	r24, 0x01	; 1
    3ae8:	93 83       	std	Z+3, r25	; 0x03
    3aea:	82 83       	std	Z+2, r24	; 0x02
    3aec:	20 30       	cpi	r18, 0x00	; 0
    3aee:	80 e0       	ldi	r24, 0x00	; 0
    3af0:	38 07       	cpc	r19, r24
    3af2:	80 e0       	ldi	r24, 0x00	; 0
    3af4:	48 07       	cpc	r20, r24
    3af6:	80 e4       	ldi	r24, 0x40	; 64
    3af8:	58 07       	cpc	r21, r24
    3afa:	78 f3       	brcs	.-34     	; 0x3ada <__unpack_f+0x64>
    3afc:	20 c0       	rjmp	.+64     	; 0x3b3e <__unpack_f+0xc8>
    3afe:	8f 3f       	cpi	r24, 0xFF	; 255
    3b00:	91 05       	cpc	r25, r1
    3b02:	79 f4       	brne	.+30     	; 0x3b22 <__unpack_f+0xac>
    3b04:	21 15       	cp	r18, r1
    3b06:	31 05       	cpc	r19, r1
    3b08:	41 05       	cpc	r20, r1
    3b0a:	51 05       	cpc	r21, r1
    3b0c:	19 f4       	brne	.+6      	; 0x3b14 <__unpack_f+0x9e>
    3b0e:	84 e0       	ldi	r24, 0x04	; 4
    3b10:	80 83       	st	Z, r24
    3b12:	08 95       	ret
    3b14:	44 ff       	sbrs	r20, 4
    3b16:	03 c0       	rjmp	.+6      	; 0x3b1e <__unpack_f+0xa8>
    3b18:	81 e0       	ldi	r24, 0x01	; 1
    3b1a:	80 83       	st	Z, r24
    3b1c:	10 c0       	rjmp	.+32     	; 0x3b3e <__unpack_f+0xc8>
    3b1e:	10 82       	st	Z, r1
    3b20:	0e c0       	rjmp	.+28     	; 0x3b3e <__unpack_f+0xc8>
    3b22:	8f 57       	subi	r24, 0x7F	; 127
    3b24:	90 40       	sbci	r25, 0x00	; 0
    3b26:	93 83       	std	Z+3, r25	; 0x03
    3b28:	82 83       	std	Z+2, r24	; 0x02
    3b2a:	83 e0       	ldi	r24, 0x03	; 3
    3b2c:	80 83       	st	Z, r24
    3b2e:	87 e0       	ldi	r24, 0x07	; 7
    3b30:	22 0f       	add	r18, r18
    3b32:	33 1f       	adc	r19, r19
    3b34:	44 1f       	adc	r20, r20
    3b36:	55 1f       	adc	r21, r21
    3b38:	8a 95       	dec	r24
    3b3a:	d1 f7       	brne	.-12     	; 0x3b30 <__unpack_f+0xba>
    3b3c:	50 64       	ori	r21, 0x40	; 64
    3b3e:	24 83       	std	Z+4, r18	; 0x04
    3b40:	35 83       	std	Z+5, r19	; 0x05
    3b42:	46 83       	std	Z+6, r20	; 0x06
    3b44:	57 83       	std	Z+7, r21	; 0x07
    3b46:	08 95       	ret

00003b48 <__fpcmp_parts_f>:
    3b48:	fc 01       	movw	r30, r24
    3b4a:	db 01       	movw	r26, r22
    3b4c:	90 81       	ld	r25, Z
    3b4e:	92 30       	cpi	r25, 0x02	; 2
    3b50:	08 f4       	brcc	.+2      	; 0x3b54 <__fpcmp_parts_f+0xc>
    3b52:	49 c0       	rjmp	.+146    	; 0x3be6 <__fpcmp_parts_f+0x9e>
    3b54:	8c 91       	ld	r24, X
    3b56:	82 30       	cpi	r24, 0x02	; 2
    3b58:	08 f4       	brcc	.+2      	; 0x3b5c <__fpcmp_parts_f+0x14>
    3b5a:	45 c0       	rjmp	.+138    	; 0x3be6 <__fpcmp_parts_f+0x9e>
    3b5c:	94 30       	cpi	r25, 0x04	; 4
    3b5e:	51 f4       	brne	.+20     	; 0x3b74 <__fpcmp_parts_f+0x2c>
    3b60:	61 81       	ldd	r22, Z+1	; 0x01
    3b62:	84 30       	cpi	r24, 0x04	; 4
    3b64:	b1 f5       	brne	.+108    	; 0x3bd2 <__fpcmp_parts_f+0x8a>
    3b66:	11 96       	adiw	r26, 0x01	; 1
    3b68:	2c 91       	ld	r18, X
    3b6a:	11 97       	sbiw	r26, 0x01	; 1
    3b6c:	30 e0       	ldi	r19, 0x00	; 0
    3b6e:	26 1b       	sub	r18, r22
    3b70:	31 09       	sbc	r19, r1
    3b72:	41 c0       	rjmp	.+130    	; 0x3bf6 <__fpcmp_parts_f+0xae>
    3b74:	84 30       	cpi	r24, 0x04	; 4
    3b76:	21 f0       	breq	.+8      	; 0x3b80 <__fpcmp_parts_f+0x38>
    3b78:	92 30       	cpi	r25, 0x02	; 2
    3b7a:	41 f4       	brne	.+16     	; 0x3b8c <__fpcmp_parts_f+0x44>
    3b7c:	82 30       	cpi	r24, 0x02	; 2
    3b7e:	b1 f1       	breq	.+108    	; 0x3bec <__fpcmp_parts_f+0xa4>
    3b80:	11 96       	adiw	r26, 0x01	; 1
    3b82:	8c 91       	ld	r24, X
    3b84:	11 97       	sbiw	r26, 0x01	; 1
    3b86:	88 23       	and	r24, r24
    3b88:	a1 f1       	breq	.+104    	; 0x3bf2 <__fpcmp_parts_f+0xaa>
    3b8a:	2d c0       	rjmp	.+90     	; 0x3be6 <__fpcmp_parts_f+0x9e>
    3b8c:	61 81       	ldd	r22, Z+1	; 0x01
    3b8e:	82 30       	cpi	r24, 0x02	; 2
    3b90:	01 f1       	breq	.+64     	; 0x3bd2 <__fpcmp_parts_f+0x8a>
    3b92:	11 96       	adiw	r26, 0x01	; 1
    3b94:	8c 91       	ld	r24, X
    3b96:	11 97       	sbiw	r26, 0x01	; 1
    3b98:	68 17       	cp	r22, r24
    3b9a:	d9 f4       	brne	.+54     	; 0x3bd2 <__fpcmp_parts_f+0x8a>
    3b9c:	22 81       	ldd	r18, Z+2	; 0x02
    3b9e:	33 81       	ldd	r19, Z+3	; 0x03
    3ba0:	12 96       	adiw	r26, 0x02	; 2
    3ba2:	8d 91       	ld	r24, X+
    3ba4:	9c 91       	ld	r25, X
    3ba6:	13 97       	sbiw	r26, 0x03	; 3
    3ba8:	82 17       	cp	r24, r18
    3baa:	93 07       	cpc	r25, r19
    3bac:	94 f0       	brlt	.+36     	; 0x3bd2 <__fpcmp_parts_f+0x8a>
    3bae:	28 17       	cp	r18, r24
    3bb0:	39 07       	cpc	r19, r25
    3bb2:	bc f0       	brlt	.+46     	; 0x3be2 <__fpcmp_parts_f+0x9a>
    3bb4:	24 81       	ldd	r18, Z+4	; 0x04
    3bb6:	35 81       	ldd	r19, Z+5	; 0x05
    3bb8:	46 81       	ldd	r20, Z+6	; 0x06
    3bba:	57 81       	ldd	r21, Z+7	; 0x07
    3bbc:	14 96       	adiw	r26, 0x04	; 4
    3bbe:	8d 91       	ld	r24, X+
    3bc0:	9d 91       	ld	r25, X+
    3bc2:	0d 90       	ld	r0, X+
    3bc4:	bc 91       	ld	r27, X
    3bc6:	a0 2d       	mov	r26, r0
    3bc8:	82 17       	cp	r24, r18
    3bca:	93 07       	cpc	r25, r19
    3bcc:	a4 07       	cpc	r26, r20
    3bce:	b5 07       	cpc	r27, r21
    3bd0:	18 f4       	brcc	.+6      	; 0x3bd8 <__fpcmp_parts_f+0x90>
    3bd2:	66 23       	and	r22, r22
    3bd4:	41 f0       	breq	.+16     	; 0x3be6 <__fpcmp_parts_f+0x9e>
    3bd6:	0d c0       	rjmp	.+26     	; 0x3bf2 <__fpcmp_parts_f+0xaa>
    3bd8:	28 17       	cp	r18, r24
    3bda:	39 07       	cpc	r19, r25
    3bdc:	4a 07       	cpc	r20, r26
    3bde:	5b 07       	cpc	r21, r27
    3be0:	28 f4       	brcc	.+10     	; 0x3bec <__fpcmp_parts_f+0xa4>
    3be2:	66 23       	and	r22, r22
    3be4:	31 f0       	breq	.+12     	; 0x3bf2 <__fpcmp_parts_f+0xaa>
    3be6:	21 e0       	ldi	r18, 0x01	; 1
    3be8:	30 e0       	ldi	r19, 0x00	; 0
    3bea:	05 c0       	rjmp	.+10     	; 0x3bf6 <__fpcmp_parts_f+0xae>
    3bec:	20 e0       	ldi	r18, 0x00	; 0
    3bee:	30 e0       	ldi	r19, 0x00	; 0
    3bf0:	02 c0       	rjmp	.+4      	; 0x3bf6 <__fpcmp_parts_f+0xae>
    3bf2:	2f ef       	ldi	r18, 0xFF	; 255
    3bf4:	3f ef       	ldi	r19, 0xFF	; 255
    3bf6:	c9 01       	movw	r24, r18
    3bf8:	08 95       	ret

00003bfa <__udivmodhi4>:
    3bfa:	aa 1b       	sub	r26, r26
    3bfc:	bb 1b       	sub	r27, r27
    3bfe:	51 e1       	ldi	r21, 0x11	; 17
    3c00:	07 c0       	rjmp	.+14     	; 0x3c10 <__udivmodhi4_ep>

00003c02 <__udivmodhi4_loop>:
    3c02:	aa 1f       	adc	r26, r26
    3c04:	bb 1f       	adc	r27, r27
    3c06:	a6 17       	cp	r26, r22
    3c08:	b7 07       	cpc	r27, r23
    3c0a:	10 f0       	brcs	.+4      	; 0x3c10 <__udivmodhi4_ep>
    3c0c:	a6 1b       	sub	r26, r22
    3c0e:	b7 0b       	sbc	r27, r23

00003c10 <__udivmodhi4_ep>:
    3c10:	88 1f       	adc	r24, r24
    3c12:	99 1f       	adc	r25, r25
    3c14:	5a 95       	dec	r21
    3c16:	a9 f7       	brne	.-22     	; 0x3c02 <__udivmodhi4_loop>
    3c18:	80 95       	com	r24
    3c1a:	90 95       	com	r25
    3c1c:	bc 01       	movw	r22, r24
    3c1e:	cd 01       	movw	r24, r26
    3c20:	08 95       	ret

00003c22 <__divmodhi4>:
    3c22:	97 fb       	bst	r25, 7
    3c24:	09 2e       	mov	r0, r25
    3c26:	07 26       	eor	r0, r23
    3c28:	0a d0       	rcall	.+20     	; 0x3c3e <__divmodhi4_neg1>
    3c2a:	77 fd       	sbrc	r23, 7
    3c2c:	04 d0       	rcall	.+8      	; 0x3c36 <__divmodhi4_neg2>
    3c2e:	e5 df       	rcall	.-54     	; 0x3bfa <__udivmodhi4>
    3c30:	06 d0       	rcall	.+12     	; 0x3c3e <__divmodhi4_neg1>
    3c32:	00 20       	and	r0, r0
    3c34:	1a f4       	brpl	.+6      	; 0x3c3c <__divmodhi4_exit>

00003c36 <__divmodhi4_neg2>:
    3c36:	70 95       	com	r23
    3c38:	61 95       	neg	r22
    3c3a:	7f 4f       	sbci	r23, 0xFF	; 255

00003c3c <__divmodhi4_exit>:
    3c3c:	08 95       	ret

00003c3e <__divmodhi4_neg1>:
    3c3e:	f6 f7       	brtc	.-4      	; 0x3c3c <__divmodhi4_exit>
    3c40:	90 95       	com	r25
    3c42:	81 95       	neg	r24
    3c44:	9f 4f       	sbci	r25, 0xFF	; 255
    3c46:	08 95       	ret

00003c48 <__divmodsi4>:
    3c48:	97 fb       	bst	r25, 7
    3c4a:	09 2e       	mov	r0, r25
    3c4c:	05 26       	eor	r0, r21
    3c4e:	0e d0       	rcall	.+28     	; 0x3c6c <__divmodsi4_neg1>
    3c50:	57 fd       	sbrc	r21, 7
    3c52:	04 d0       	rcall	.+8      	; 0x3c5c <__divmodsi4_neg2>
    3c54:	14 d0       	rcall	.+40     	; 0x3c7e <__udivmodsi4>
    3c56:	0a d0       	rcall	.+20     	; 0x3c6c <__divmodsi4_neg1>
    3c58:	00 1c       	adc	r0, r0
    3c5a:	38 f4       	brcc	.+14     	; 0x3c6a <__divmodsi4_exit>

00003c5c <__divmodsi4_neg2>:
    3c5c:	50 95       	com	r21
    3c5e:	40 95       	com	r20
    3c60:	30 95       	com	r19
    3c62:	21 95       	neg	r18
    3c64:	3f 4f       	sbci	r19, 0xFF	; 255
    3c66:	4f 4f       	sbci	r20, 0xFF	; 255
    3c68:	5f 4f       	sbci	r21, 0xFF	; 255

00003c6a <__divmodsi4_exit>:
    3c6a:	08 95       	ret

00003c6c <__divmodsi4_neg1>:
    3c6c:	f6 f7       	brtc	.-4      	; 0x3c6a <__divmodsi4_exit>
    3c6e:	90 95       	com	r25
    3c70:	80 95       	com	r24
    3c72:	70 95       	com	r23
    3c74:	61 95       	neg	r22
    3c76:	7f 4f       	sbci	r23, 0xFF	; 255
    3c78:	8f 4f       	sbci	r24, 0xFF	; 255
    3c7a:	9f 4f       	sbci	r25, 0xFF	; 255
    3c7c:	08 95       	ret

00003c7e <__udivmodsi4>:
    3c7e:	a1 e2       	ldi	r26, 0x21	; 33
    3c80:	1a 2e       	mov	r1, r26
    3c82:	aa 1b       	sub	r26, r26
    3c84:	bb 1b       	sub	r27, r27
    3c86:	fd 01       	movw	r30, r26
    3c88:	0d c0       	rjmp	.+26     	; 0x3ca4 <__udivmodsi4_ep>

00003c8a <__udivmodsi4_loop>:
    3c8a:	aa 1f       	adc	r26, r26
    3c8c:	bb 1f       	adc	r27, r27
    3c8e:	ee 1f       	adc	r30, r30
    3c90:	ff 1f       	adc	r31, r31
    3c92:	a2 17       	cp	r26, r18
    3c94:	b3 07       	cpc	r27, r19
    3c96:	e4 07       	cpc	r30, r20
    3c98:	f5 07       	cpc	r31, r21
    3c9a:	20 f0       	brcs	.+8      	; 0x3ca4 <__udivmodsi4_ep>
    3c9c:	a2 1b       	sub	r26, r18
    3c9e:	b3 0b       	sbc	r27, r19
    3ca0:	e4 0b       	sbc	r30, r20
    3ca2:	f5 0b       	sbc	r31, r21

00003ca4 <__udivmodsi4_ep>:
    3ca4:	66 1f       	adc	r22, r22
    3ca6:	77 1f       	adc	r23, r23
    3ca8:	88 1f       	adc	r24, r24
    3caa:	99 1f       	adc	r25, r25
    3cac:	1a 94       	dec	r1
    3cae:	69 f7       	brne	.-38     	; 0x3c8a <__udivmodsi4_loop>
    3cb0:	60 95       	com	r22
    3cb2:	70 95       	com	r23
    3cb4:	80 95       	com	r24
    3cb6:	90 95       	com	r25
    3cb8:	9b 01       	movw	r18, r22
    3cba:	ac 01       	movw	r20, r24
    3cbc:	bd 01       	movw	r22, r26
    3cbe:	cf 01       	movw	r24, r30
    3cc0:	08 95       	ret

00003cc2 <__prologue_saves__>:
    3cc2:	2f 92       	push	r2
    3cc4:	3f 92       	push	r3
    3cc6:	4f 92       	push	r4
    3cc8:	5f 92       	push	r5
    3cca:	6f 92       	push	r6
    3ccc:	7f 92       	push	r7
    3cce:	8f 92       	push	r8
    3cd0:	9f 92       	push	r9
    3cd2:	af 92       	push	r10
    3cd4:	bf 92       	push	r11
    3cd6:	cf 92       	push	r12
    3cd8:	df 92       	push	r13
    3cda:	ef 92       	push	r14
    3cdc:	ff 92       	push	r15
    3cde:	0f 93       	push	r16
    3ce0:	1f 93       	push	r17
    3ce2:	cf 93       	push	r28
    3ce4:	df 93       	push	r29
    3ce6:	cd b7       	in	r28, 0x3d	; 61
    3ce8:	de b7       	in	r29, 0x3e	; 62
    3cea:	ca 1b       	sub	r28, r26
    3cec:	db 0b       	sbc	r29, r27
    3cee:	0f b6       	in	r0, 0x3f	; 63
    3cf0:	f8 94       	cli
    3cf2:	de bf       	out	0x3e, r29	; 62
    3cf4:	0f be       	out	0x3f, r0	; 63
    3cf6:	cd bf       	out	0x3d, r28	; 61
    3cf8:	09 94       	ijmp

00003cfa <__epilogue_restores__>:
    3cfa:	2a 88       	ldd	r2, Y+18	; 0x12
    3cfc:	39 88       	ldd	r3, Y+17	; 0x11
    3cfe:	48 88       	ldd	r4, Y+16	; 0x10
    3d00:	5f 84       	ldd	r5, Y+15	; 0x0f
    3d02:	6e 84       	ldd	r6, Y+14	; 0x0e
    3d04:	7d 84       	ldd	r7, Y+13	; 0x0d
    3d06:	8c 84       	ldd	r8, Y+12	; 0x0c
    3d08:	9b 84       	ldd	r9, Y+11	; 0x0b
    3d0a:	aa 84       	ldd	r10, Y+10	; 0x0a
    3d0c:	b9 84       	ldd	r11, Y+9	; 0x09
    3d0e:	c8 84       	ldd	r12, Y+8	; 0x08
    3d10:	df 80       	ldd	r13, Y+7	; 0x07
    3d12:	ee 80       	ldd	r14, Y+6	; 0x06
    3d14:	fd 80       	ldd	r15, Y+5	; 0x05
    3d16:	0c 81       	ldd	r16, Y+4	; 0x04
    3d18:	1b 81       	ldd	r17, Y+3	; 0x03
    3d1a:	aa 81       	ldd	r26, Y+2	; 0x02
    3d1c:	b9 81       	ldd	r27, Y+1	; 0x01
    3d1e:	ce 0f       	add	r28, r30
    3d20:	d1 1d       	adc	r29, r1
    3d22:	0f b6       	in	r0, 0x3f	; 63
    3d24:	f8 94       	cli
    3d26:	de bf       	out	0x3e, r29	; 62
    3d28:	0f be       	out	0x3f, r0	; 63
    3d2a:	cd bf       	out	0x3d, r28	; 61
    3d2c:	ed 01       	movw	r28, r26
    3d2e:	08 95       	ret

00003d30 <ceil>:
    3d30:	3b d0       	rcall	.+118    	; 0x3da8 <__fp_trunc>
    3d32:	80 f0       	brcs	.+32     	; 0x3d54 <ceil+0x24>
    3d34:	9f 37       	cpi	r25, 0x7F	; 127
    3d36:	40 f4       	brcc	.+16     	; 0x3d48 <ceil+0x18>
    3d38:	91 11       	cpse	r25, r1
    3d3a:	0e f4       	brtc	.+2      	; 0x3d3e <ceil+0xe>
    3d3c:	4d c0       	rjmp	.+154    	; 0x3dd8 <__fp_szero>
    3d3e:	60 e0       	ldi	r22, 0x00	; 0
    3d40:	70 e0       	ldi	r23, 0x00	; 0
    3d42:	80 e8       	ldi	r24, 0x80	; 128
    3d44:	9f e3       	ldi	r25, 0x3F	; 63
    3d46:	08 95       	ret
    3d48:	26 f0       	brts	.+8      	; 0x3d52 <ceil+0x22>
    3d4a:	1b 16       	cp	r1, r27
    3d4c:	61 1d       	adc	r22, r1
    3d4e:	71 1d       	adc	r23, r1
    3d50:	81 1d       	adc	r24, r1
    3d52:	01 c0       	rjmp	.+2      	; 0x3d56 <__fp_mintl>
    3d54:	1b c0       	rjmp	.+54     	; 0x3d8c <__fp_mpack>

00003d56 <__fp_mintl>:
    3d56:	88 23       	and	r24, r24
    3d58:	71 f4       	brne	.+28     	; 0x3d76 <__fp_mintl+0x20>
    3d5a:	77 23       	and	r23, r23
    3d5c:	21 f0       	breq	.+8      	; 0x3d66 <__fp_mintl+0x10>
    3d5e:	98 50       	subi	r25, 0x08	; 8
    3d60:	87 2b       	or	r24, r23
    3d62:	76 2f       	mov	r23, r22
    3d64:	07 c0       	rjmp	.+14     	; 0x3d74 <__fp_mintl+0x1e>
    3d66:	66 23       	and	r22, r22
    3d68:	11 f4       	brne	.+4      	; 0x3d6e <__fp_mintl+0x18>
    3d6a:	99 27       	eor	r25, r25
    3d6c:	0d c0       	rjmp	.+26     	; 0x3d88 <__fp_mintl+0x32>
    3d6e:	90 51       	subi	r25, 0x10	; 16
    3d70:	86 2b       	or	r24, r22
    3d72:	70 e0       	ldi	r23, 0x00	; 0
    3d74:	60 e0       	ldi	r22, 0x00	; 0
    3d76:	2a f0       	brmi	.+10     	; 0x3d82 <__fp_mintl+0x2c>
    3d78:	9a 95       	dec	r25
    3d7a:	66 0f       	add	r22, r22
    3d7c:	77 1f       	adc	r23, r23
    3d7e:	88 1f       	adc	r24, r24
    3d80:	da f7       	brpl	.-10     	; 0x3d78 <__fp_mintl+0x22>
    3d82:	88 0f       	add	r24, r24
    3d84:	96 95       	lsr	r25
    3d86:	87 95       	ror	r24
    3d88:	97 f9       	bld	r25, 7
    3d8a:	08 95       	ret

00003d8c <__fp_mpack>:
    3d8c:	9f 3f       	cpi	r25, 0xFF	; 255
    3d8e:	31 f0       	breq	.+12     	; 0x3d9c <__fp_mpack_finite+0xc>

00003d90 <__fp_mpack_finite>:
    3d90:	91 50       	subi	r25, 0x01	; 1
    3d92:	20 f4       	brcc	.+8      	; 0x3d9c <__fp_mpack_finite+0xc>
    3d94:	87 95       	ror	r24
    3d96:	77 95       	ror	r23
    3d98:	67 95       	ror	r22
    3d9a:	b7 95       	ror	r27
    3d9c:	88 0f       	add	r24, r24
    3d9e:	91 1d       	adc	r25, r1
    3da0:	96 95       	lsr	r25
    3da2:	87 95       	ror	r24
    3da4:	97 f9       	bld	r25, 7
    3da6:	08 95       	ret

00003da8 <__fp_trunc>:
    3da8:	71 d0       	rcall	.+226    	; 0x3e8c <__fp_splitA>
    3daa:	a0 f0       	brcs	.+40     	; 0x3dd4 <__fp_trunc+0x2c>
    3dac:	be e7       	ldi	r27, 0x7E	; 126
    3dae:	b9 17       	cp	r27, r25
    3db0:	88 f4       	brcc	.+34     	; 0x3dd4 <__fp_trunc+0x2c>
    3db2:	bb 27       	eor	r27, r27
    3db4:	9f 38       	cpi	r25, 0x8F	; 143
    3db6:	60 f4       	brcc	.+24     	; 0x3dd0 <__fp_trunc+0x28>
    3db8:	16 16       	cp	r1, r22
    3dba:	b1 1d       	adc	r27, r1
    3dbc:	67 2f       	mov	r22, r23
    3dbe:	78 2f       	mov	r23, r24
    3dc0:	88 27       	eor	r24, r24
    3dc2:	98 5f       	subi	r25, 0xF8	; 248
    3dc4:	f7 cf       	rjmp	.-18     	; 0x3db4 <__fp_trunc+0xc>
    3dc6:	86 95       	lsr	r24
    3dc8:	77 95       	ror	r23
    3dca:	67 95       	ror	r22
    3dcc:	b1 1d       	adc	r27, r1
    3dce:	93 95       	inc	r25
    3dd0:	96 39       	cpi	r25, 0x96	; 150
    3dd2:	c8 f3       	brcs	.-14     	; 0x3dc6 <__fp_trunc+0x1e>
    3dd4:	08 95       	ret

00003dd6 <__fp_zero>:
    3dd6:	e8 94       	clt

00003dd8 <__fp_szero>:
    3dd8:	bb 27       	eor	r27, r27
    3dda:	66 27       	eor	r22, r22
    3ddc:	77 27       	eor	r23, r23
    3dde:	cb 01       	movw	r24, r22
    3de0:	97 f9       	bld	r25, 7
    3de2:	08 95       	ret
    3de4:	11 f4       	brne	.+4      	; 0x3dea <__fp_szero+0x12>
    3de6:	0e f4       	brtc	.+2      	; 0x3dea <__fp_szero+0x12>
    3de8:	3f c0       	rjmp	.+126    	; 0x3e68 <__fp_nan>
    3dea:	d0 cf       	rjmp	.-96     	; 0x3d8c <__fp_mpack>

00003dec <sqrt>:
    3dec:	4f d0       	rcall	.+158    	; 0x3e8c <__fp_splitA>
    3dee:	d0 f3       	brcs	.-12     	; 0x3de4 <__fp_szero+0xc>
    3df0:	99 23       	and	r25, r25
    3df2:	d9 f3       	breq	.-10     	; 0x3dea <__fp_szero+0x12>
    3df4:	ce f3       	brts	.-14     	; 0x3de8 <__fp_szero+0x10>
    3df6:	9f 57       	subi	r25, 0x7F	; 127
    3df8:	55 0b       	sbc	r21, r21
    3dfa:	87 ff       	sbrs	r24, 7
    3dfc:	38 d0       	rcall	.+112    	; 0x3e6e <__fp_norm2>
    3dfe:	00 24       	eor	r0, r0
    3e00:	a0 e6       	ldi	r26, 0x60	; 96
    3e02:	40 ea       	ldi	r20, 0xA0	; 160
    3e04:	90 01       	movw	r18, r0
    3e06:	80 58       	subi	r24, 0x80	; 128
    3e08:	56 95       	lsr	r21
    3e0a:	97 95       	ror	r25
    3e0c:	28 f4       	brcc	.+10     	; 0x3e18 <sqrt+0x2c>
    3e0e:	80 5c       	subi	r24, 0xC0	; 192
    3e10:	66 0f       	add	r22, r22
    3e12:	77 1f       	adc	r23, r23
    3e14:	88 1f       	adc	r24, r24
    3e16:	20 f0       	brcs	.+8      	; 0x3e20 <sqrt+0x34>
    3e18:	26 17       	cp	r18, r22
    3e1a:	37 07       	cpc	r19, r23
    3e1c:	48 07       	cpc	r20, r24
    3e1e:	30 f4       	brcc	.+12     	; 0x3e2c <sqrt+0x40>
    3e20:	62 1b       	sub	r22, r18
    3e22:	73 0b       	sbc	r23, r19
    3e24:	84 0b       	sbc	r24, r20
    3e26:	20 29       	or	r18, r0
    3e28:	31 29       	or	r19, r1
    3e2a:	4a 2b       	or	r20, r26
    3e2c:	a6 95       	lsr	r26
    3e2e:	17 94       	ror	r1
    3e30:	07 94       	ror	r0
    3e32:	20 25       	eor	r18, r0
    3e34:	31 25       	eor	r19, r1
    3e36:	4a 27       	eor	r20, r26
    3e38:	58 f7       	brcc	.-42     	; 0x3e10 <sqrt+0x24>
    3e3a:	66 0f       	add	r22, r22
    3e3c:	77 1f       	adc	r23, r23
    3e3e:	88 1f       	adc	r24, r24
    3e40:	20 f0       	brcs	.+8      	; 0x3e4a <sqrt+0x5e>
    3e42:	26 17       	cp	r18, r22
    3e44:	37 07       	cpc	r19, r23
    3e46:	48 07       	cpc	r20, r24
    3e48:	30 f4       	brcc	.+12     	; 0x3e56 <sqrt+0x6a>
    3e4a:	62 0b       	sbc	r22, r18
    3e4c:	73 0b       	sbc	r23, r19
    3e4e:	84 0b       	sbc	r24, r20
    3e50:	20 0d       	add	r18, r0
    3e52:	31 1d       	adc	r19, r1
    3e54:	41 1d       	adc	r20, r1
    3e56:	a0 95       	com	r26
    3e58:	81 f7       	brne	.-32     	; 0x3e3a <sqrt+0x4e>
    3e5a:	b9 01       	movw	r22, r18
    3e5c:	84 2f       	mov	r24, r20
    3e5e:	91 58       	subi	r25, 0x81	; 129
    3e60:	88 0f       	add	r24, r24
    3e62:	96 95       	lsr	r25
    3e64:	87 95       	ror	r24
    3e66:	08 95       	ret

00003e68 <__fp_nan>:
    3e68:	9f ef       	ldi	r25, 0xFF	; 255
    3e6a:	80 ec       	ldi	r24, 0xC0	; 192
    3e6c:	08 95       	ret

00003e6e <__fp_norm2>:
    3e6e:	91 50       	subi	r25, 0x01	; 1
    3e70:	50 40       	sbci	r21, 0x00	; 0
    3e72:	66 0f       	add	r22, r22
    3e74:	77 1f       	adc	r23, r23
    3e76:	88 1f       	adc	r24, r24
    3e78:	d2 f7       	brpl	.-12     	; 0x3e6e <__fp_norm2>
    3e7a:	08 95       	ret

00003e7c <__fp_split3>:
    3e7c:	57 fd       	sbrc	r21, 7
    3e7e:	90 58       	subi	r25, 0x80	; 128
    3e80:	44 0f       	add	r20, r20
    3e82:	55 1f       	adc	r21, r21
    3e84:	59 f0       	breq	.+22     	; 0x3e9c <__fp_splitA+0x10>
    3e86:	5f 3f       	cpi	r21, 0xFF	; 255
    3e88:	71 f0       	breq	.+28     	; 0x3ea6 <__fp_splitA+0x1a>
    3e8a:	47 95       	ror	r20

00003e8c <__fp_splitA>:
    3e8c:	88 0f       	add	r24, r24
    3e8e:	97 fb       	bst	r25, 7
    3e90:	99 1f       	adc	r25, r25
    3e92:	61 f0       	breq	.+24     	; 0x3eac <__fp_splitA+0x20>
    3e94:	9f 3f       	cpi	r25, 0xFF	; 255
    3e96:	79 f0       	breq	.+30     	; 0x3eb6 <__fp_splitA+0x2a>
    3e98:	87 95       	ror	r24
    3e9a:	08 95       	ret
    3e9c:	12 16       	cp	r1, r18
    3e9e:	13 06       	cpc	r1, r19
    3ea0:	14 06       	cpc	r1, r20
    3ea2:	55 1f       	adc	r21, r21
    3ea4:	f2 cf       	rjmp	.-28     	; 0x3e8a <__fp_split3+0xe>
    3ea6:	46 95       	lsr	r20
    3ea8:	f1 df       	rcall	.-30     	; 0x3e8c <__fp_splitA>
    3eaa:	08 c0       	rjmp	.+16     	; 0x3ebc <__fp_splitA+0x30>
    3eac:	16 16       	cp	r1, r22
    3eae:	17 06       	cpc	r1, r23
    3eb0:	18 06       	cpc	r1, r24
    3eb2:	99 1f       	adc	r25, r25
    3eb4:	f1 cf       	rjmp	.-30     	; 0x3e98 <__fp_splitA+0xc>
    3eb6:	86 95       	lsr	r24
    3eb8:	71 05       	cpc	r23, r1
    3eba:	61 05       	cpc	r22, r1
    3ebc:	08 94       	sec
    3ebe:	08 95       	ret

00003ec0 <_exit>:
    3ec0:	f8 94       	cli

00003ec2 <__stop_program>:
    3ec2:	ff cf       	rjmp	.-2      	; 0x3ec2 <__stop_program>
