
---------- Begin Simulation Statistics ----------
final_tick                                  231515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  88510                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741100                       # Number of bytes of host memory used
host_op_rate                                   162008                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.80                       # Real time elapsed on the host
host_tick_rate                              128830914                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      159037                       # Number of instructions simulated
sim_ops                                        291133                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000232                       # Number of seconds simulated
sim_ticks                                   231515000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                69595                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6982                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             83019                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              27871                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           69595                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            41724                       # Number of indirect misses.
system.cpu.branchPred.lookups                   87206                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1589                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         3719                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    255961                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   171867                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              6984                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      33918                       # Number of branches committed
system.cpu.commit.bw_lim_events                 17556                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              56                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          280207                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               159037                       # Number of instructions committed
system.cpu.commit.committedOps                 291133                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       330830                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.880008                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.062383                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       255538     77.24%     77.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        19686      5.95%     83.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         9908      2.99%     86.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        14361      4.34%     90.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6183      1.87%     92.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         3804      1.15%     93.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2210      0.67%     94.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1584      0.48%     94.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        17556      5.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       330830                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       7623                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  810                       # Number of function calls committed.
system.cpu.commit.int_insts                    285149                       # Number of committed integer instructions.
system.cpu.commit.loads                         39541                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         1528      0.52%      0.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           232381     79.82%     80.34% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              63      0.02%     80.37% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1274      0.44%     80.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            185      0.06%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.87% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.01%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             872      0.30%     81.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     81.18% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             951      0.33%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     81.50% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1184      0.41%     81.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            920      0.32%     82.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           331      0.11%     82.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     82.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.34% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           18      0.01%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     82.35% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           38093     13.08%     95.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          10782      3.70%     99.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1448      0.50%     99.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite         1071      0.37%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            291133                       # Class of committed instruction
system.cpu.commit.refs                          51394                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                      159037                       # Number of Instructions Simulated
system.cpu.committedOps                        291133                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.911467                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.911467                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                198162                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 654474                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    74134                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     82970                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   7030                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 10552                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       67069                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           103                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       15521                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                            30                       # TLB misses on write requests
system.cpu.fetch.Branches                       87206                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     50455                       # Number of cache lines fetched
system.cpu.fetch.Cycles                        270381                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  2571                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           83                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         389326                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   17                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles           31                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles            20                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   14060                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.188337                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              95286                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              29460                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.840821                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             372848                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.925297                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.198841                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   260090     69.76%     69.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     5980      1.60%     71.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4524      1.21%     72.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    12232      3.28%     75.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     5033      1.35%     77.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     7726      2.07%     79.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     2890      0.78%     80.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     4967      1.33%     81.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                    69406     18.62%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               372848                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                     16785                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     8610                       # number of floating regfile writes
system.cpu.idleCycles                           90183                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 9289                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    47509                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.023603                       # Inst execution rate
system.cpu.iew.exec_refs                        83193                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      15520                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   92763                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 77656                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                121                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               488                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                18958                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              571338                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 67673                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             14430                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                473960                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    628                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  4470                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   7030                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  5404                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           249                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads             2994                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           34                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        38115                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         7105                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         7603                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           1686                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    579276                       # num instructions consuming a value
system.cpu.iew.wb_count                        462796                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.629273                       # average fanout of values written-back
system.cpu.iew.wb_producers                    364523                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.999492                       # insts written-back per cycle
system.cpu.iew.wb_sent                         466010                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   641951                       # number of integer regfile reads
system.cpu.int_regfile_writes                  394060                       # number of integer regfile writes
system.cpu.ipc                               0.343469                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.343469                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              4466      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                388071     79.46%     80.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   77      0.02%     80.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1424      0.29%     80.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 446      0.09%     80.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.01%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1077      0.22%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 1632      0.33%     81.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1770      0.36%     81.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                1114      0.23%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                479      0.10%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     82.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              19      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     82.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                68655     14.06%     96.08% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               14838      3.04%     99.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2909      0.60%     99.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           1381      0.28%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 488390                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   11780                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               23438                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        10644                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              20829                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       11154                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.022838                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    9531     85.45%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     21      0.19%     85.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     85.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    110      0.99%     86.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     4      0.04%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    1      0.01%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    891      7.99%     94.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   457      4.10%     98.75% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                58      0.52%     99.27% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               81      0.73%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 483298                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1341230                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       452152                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            830773                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     571140                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    488390                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 198                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          280204                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3886                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            142                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       386219                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        372848                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.309890                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.210805                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              248917     66.76%     66.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               19506      5.23%     71.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               18327      4.92%     76.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               17154      4.60%     81.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               19102      5.12%     86.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               16403      4.40%     91.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               18294      4.91%     95.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                8579      2.30%     98.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                6566      1.76%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          372848                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.054767                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       50458                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               451                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              232                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                77656                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               18958                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  195948                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     34                       # number of misc regfile writes
system.cpu.numCycles                           463031                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                  146487                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                368864                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   9865                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    80492                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    690                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  2374                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups               1610895                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 625947                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              786258                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     85680                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  35718                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   7030                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 49268                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   417394                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups             24322                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           908997                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3891                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                106                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     41485                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             90                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       884614                       # The number of ROB reads
system.cpu.rob.rob_writes                     1185159                       # The number of ROB writes
system.cpu.timesIdled                             932                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3796                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         3366                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         8000                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3284                       # Transaction distribution
system.membus.trans_dist::ReadExReq               512                       # Transaction distribution
system.membus.trans_dist::ReadExResp              512                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3284                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7592                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       242944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       242944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  242944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3796                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3796    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3796                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4644000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20116500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.7                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              4063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          631                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1422                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1306                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             577                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1679                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2384                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4778                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 12639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       198336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       229888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 428224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4641                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.005818                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.076060                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4614     99.42%     99.42% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     27      0.58%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4641                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            6053000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4442499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2518500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                  426                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  416                       # number of demand (read+write) hits
system.l2.demand_hits::total                      842                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 426                       # number of overall hits
system.l2.overall_hits::.cpu.data                 416                       # number of overall hits
system.l2.overall_hits::total                     842                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1251                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2545                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3796                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1251                       # number of overall misses
system.l2.overall_misses::.cpu.data              2545                       # number of overall misses
system.l2.overall_misses::total                  3796                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     96016500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    195927000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        291943500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     96016500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    195927000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       291943500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2961                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4638                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2961                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4638                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.745975                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.859507                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.818456                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.745975                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.859507                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.818456                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76751.798561                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76985.068762                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76908.192835                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76751.798561                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76985.068762                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76908.192835                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst          1251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2545                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3796                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2545                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3796                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     83506500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    170477000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    253983500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     83506500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    170477000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    253983500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.745975                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.859507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.818456                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.745975                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.859507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.818456                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66751.798561                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66985.068762                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66908.192835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66751.798561                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66985.068762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66908.192835                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          631                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              631                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          631                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          631                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         1410                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1410                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         1410                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1410                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    65                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             512                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 512                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     38355000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      38355000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.887348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.887348                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74912.109375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74912.109375                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            512                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     33235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33235000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.887348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.887348                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64912.109375                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64912.109375                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            426                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                426                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1251                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     96016500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     96016500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.745975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.745975                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76751.798561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76751.798561                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1251                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     83506500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     83506500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.745975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.745975                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66751.798561                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66751.798561                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               351                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    157572000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    157572000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         2384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2384                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.852768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.852768                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77507.132317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77507.132317                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2033                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    137242000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    137242000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.852768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.852768                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67507.132317                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67507.132317                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2149.284213                       # Cycle average of tags in use
system.l2.tags.total_refs                        7981                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3796                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.102476                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       707.301879                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1441.982334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.021585                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.044006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.065591                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3796                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          115                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1208                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2473                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.115845                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     67644                       # Number of tag accesses
system.l2.tags.data_accesses                    67644                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          80064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         162880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             242944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        80064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         80064                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1251                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3796                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         345826404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         703539727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1049366132                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    345826404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        345826404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        345826404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        703539727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1049366132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2545.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000585000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7625                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3796                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               270                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               340                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               199                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              180                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.48                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     26829250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   18980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                98004250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7067.77                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                25817.77                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     3207                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.48                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2455                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     295                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          581                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    414.953528                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   250.038531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   374.362695                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          154     26.51%     26.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          134     23.06%     49.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           45      7.75%     57.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           47      8.09%     65.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      4.30%     69.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      5.16%     74.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      2.41%     77.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      1.72%     79.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          122     21.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          581                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 242944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  242944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1049.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1049.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.20                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     231437500                       # Total gap between requests
system.mem_ctrls.avgGap                      60968.78                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        80064                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       162880                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 345826404.336652040482                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 703539727.447465538979                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1251                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32084500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     65919750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25647.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     25901.67                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    84.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1606500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               831105                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            11445420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         86413710                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         16132320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          134253615                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        579.891648                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     40932500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      7540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    183042500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              2598960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1373790                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            15658020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        101507880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          3421440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          142384650                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        615.012634                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      7831000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      7540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    216144000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON       231515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        48252                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            48252                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        48252                       # number of overall hits
system.cpu.icache.overall_hits::total           48252                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2202                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2202                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2202                       # number of overall misses
system.cpu.icache.overall_misses::total          2202                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    132711500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    132711500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    132711500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    132711500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        50454                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        50454                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        50454                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        50454                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.043644                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.043644                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.043644                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.043644                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 60268.619437                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 60268.619437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 60268.619437                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 60268.619437                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          499                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                18                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    27.722222                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1422                       # number of writebacks
system.cpu.icache.writebacks::total              1422                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          523                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          523                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          523                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          523                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1679                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1679                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1679                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1679                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    103103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103103000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    103103000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103103000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.033278                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.033278                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.033278                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.033278                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 61407.385348                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 61407.385348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 61407.385348                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 61407.385348                       # average overall mshr miss latency
system.cpu.icache.replacements                   1422                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        48252                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           48252                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2202                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2202                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    132711500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    132711500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        50454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        50454                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.043644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.043644                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 60268.619437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 60268.619437                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          523                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          523                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1679                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    103103000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103103000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.033278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.033278                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 61407.385348                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 61407.385348                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           242.283142                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               49931                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1679                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             29.738535                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   242.283142                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.946419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.946419                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          139                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            102587                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           102587                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        60604                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            60604                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        60604                       # number of overall hits
system.cpu.dcache.overall_hits::total           60604                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        15243                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15243                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15243                       # number of overall misses
system.cpu.dcache.overall_misses::total         15243                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    904833500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    904833500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    904833500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    904833500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        75847                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        75847                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        75847                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        75847                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.200970                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.200970                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.200970                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.200970                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59360.591747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59360.591747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59360.591747                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59360.591747                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        15440                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1015                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               298                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    51.812081                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    78.076923                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          631                       # number of writebacks
system.cpu.dcache.writebacks::total               631                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12281                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12281                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12281                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2962                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2962                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2962                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    204834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    204834500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    204834500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    204834500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.039052                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.039052                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.039052                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.039052                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 69154.118839                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 69154.118839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 69154.118839                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 69154.118839                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1937                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        49333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           49333                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14661                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    864130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    864130000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        63994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        63994                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.229100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.229100                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 58940.727099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 58940.727099                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12277                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2384                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    164905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    164905500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.037253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.037253                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69171.770134                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69171.770134                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        11271                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          11271                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          582                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     40703500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     40703500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        11853                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        11853                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.049101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.049101                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 69937.285223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69937.285223                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          578                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          578                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     39929000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     39929000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.048764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.048764                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69081.314879                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69081.314879                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    231515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           820.743292                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               63566                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2961                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             21.467747                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            177500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   820.743292                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.801507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.801507                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          858                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          114                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            154655                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           154655                       # Number of data accesses

---------- End Simulation Statistics   ----------
