|PHOTO_test
CLOCK_50 => clk_div:clk_divisor.clk_in
CLOCK_50 => VGA_CLK.DATAIN
HEX0_N[0] <= hexdisp7seg:h0.seg7[0]
HEX0_N[1] <= hexdisp7seg:h0.seg7[1]
HEX0_N[2] <= hexdisp7seg:h0.seg7[2]
HEX0_N[3] <= hexdisp7seg:h0.seg7[3]
HEX0_N[4] <= hexdisp7seg:h0.seg7[4]
HEX0_N[5] <= hexdisp7seg:h0.seg7[5]
HEX0_N[6] <= hexdisp7seg:h0.seg7[6]
HEX1_N[0] <= hexdisp7seg:h1.seg7[0]
HEX1_N[1] <= hexdisp7seg:h1.seg7[1]
HEX1_N[2] <= hexdisp7seg:h1.seg7[2]
HEX1_N[3] <= hexdisp7seg:h1.seg7[3]
HEX1_N[4] <= hexdisp7seg:h1.seg7[4]
HEX1_N[5] <= hexdisp7seg:h1.seg7[5]
HEX1_N[6] <= hexdisp7seg:h1.seg7[6]
KEY_N[0] => GPIO_1[35].DATAIN
KEY_N[0] => SAR_ADC:ADC.start
KEY_N[1] => clk_div:clk_divisor.reset
KEY_N[1] => SAR_ADC:ADC.rst
KEY_N[2] => ~NO_FANOUT~
KEY_N[3] => ~NO_FANOUT~
LEDR[0] <= LEDR[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= LEDR[1].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= LEDR[2].DB_MAX_OUTPUT_PORT_TYPE
LEDR[3] <= LEDR[3].DB_MAX_OUTPUT_PORT_TYPE
LEDR[4] <= LEDR[4].DB_MAX_OUTPUT_PORT_TYPE
LEDR[5] <= LEDR[5].DB_MAX_OUTPUT_PORT_TYPE
LEDR[6] <= LEDR[6].DB_MAX_OUTPUT_PORT_TYPE
LEDR[7] <= LEDR[7].DB_MAX_OUTPUT_PORT_TYPE
LEDR[8] <= LEDR[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[9] <= LEDR[9].DB_MAX_OUTPUT_PORT_TYPE
SW[0] => ~NO_FANOUT~
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
GPIO_0[1] <> <UNC>
GPIO_0[2] <> <UNC>
GPIO_0[3] <> <UNC>
GPIO_0[4] <> <UNC>
GPIO_0[5] <> <UNC>
GPIO_0[6] <> <UNC>
GPIO_0[7] <> <UNC>
GPIO_0[8] <> <UNC>
GPIO_0[9] <> <UNC>
GPIO_0[10] <> <UNC>
GPIO_0[11] <> <UNC>
GPIO_0[12] <> <UNC>
GPIO_0[13] <> <UNC>
GPIO_0[14] <> <UNC>
GPIO_0[15] <> <UNC>
GPIO_0[16] <> <UNC>
GPIO_0[17] <> <UNC>
GPIO_0[18] <> <UNC>
GPIO_0[19] <> <UNC>
GPIO_0[20] <> <UNC>
GPIO_0[21] <> <UNC>
GPIO_0[22] <> <UNC>
GPIO_0[23] <> <UNC>
GPIO_0[24] <> <UNC>
GPIO_0[25] <> <UNC>
GPIO_0[26] <> <UNC>
GPIO_0[27] <> <UNC>
GPIO_0[28] <> GPIO_0[28]
GPIO_0[29] <> GPIO_0[29]
GPIO_0[30] <> GPIO_0[30]
GPIO_0[31] <> GPIO_0[31]
GPIO_0[32] <> GPIO_0[32]
GPIO_0[33] <> GPIO_0[33]
GPIO_0[34] <> GPIO_0[34]
GPIO_0[35] <> GPIO_0[35]
GPIO_1[0] <> <UNC>
GPIO_1[1] <> <UNC>
GPIO_1[2] <> <UNC>
GPIO_1[3] <> <UNC>
GPIO_1[4] <> <UNC>
GPIO_1[5] <> <UNC>
GPIO_1[6] <> <UNC>
GPIO_1[7] <> <UNC>
GPIO_1[8] <> <UNC>
GPIO_1[9] <> <UNC>
GPIO_1[10] <> <UNC>
GPIO_1[11] <> <UNC>
GPIO_1[12] <> <UNC>
GPIO_1[13] <> <UNC>
GPIO_1[14] <> <UNC>
GPIO_1[15] <> <UNC>
GPIO_1[16] <> <UNC>
GPIO_1[17] <> <UNC>
GPIO_1[18] <> <UNC>
GPIO_1[19] <> <UNC>
GPIO_1[20] <> <UNC>
GPIO_1[21] <> <UNC>
GPIO_1[22] <> <UNC>
GPIO_1[23] <> <UNC>
GPIO_1[24] <> <UNC>
GPIO_1[25] <> <UNC>
GPIO_1[26] <> <UNC>
GPIO_1[27] <> <UNC>
GPIO_1[28] <> <UNC>
GPIO_1[29] <> <UNC>
GPIO_1[30] <> <UNC>
GPIO_1[31] <> <UNC>
GPIO_1[32] <> <UNC>
GPIO_1[33] <> <UNC>
GPIO_1[34] <> <UNC>
GPIO_1[35] <> GPIO_1[35]
VGA_BLANK_N <= <VCC>
VGA_CLK <= CLOCK_50.DB_MAX_OUTPUT_PORT_TYPE
VGA_R[0] <= SAR_ADC:ADC.to_dac[0]
VGA_R[1] <= SAR_ADC:ADC.to_dac[1]
VGA_R[2] <= SAR_ADC:ADC.to_dac[2]
VGA_R[3] <= SAR_ADC:ADC.to_dac[3]
VGA_R[4] <= SAR_ADC:ADC.to_dac[4]
VGA_R[5] <= SAR_ADC:ADC.to_dac[5]
VGA_R[6] <= SAR_ADC:ADC.to_dac[6]
VGA_R[7] <= SAR_ADC:ADC.to_dac[7]
VGA_B[0] <= comb.DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= VGA_B[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= VGA_B[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= VGA_B[3].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= VGA_B[4].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= VGA_B[5].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= VGA_B[6].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= VGA_B[7].DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC_N <= <GND>


|PHOTO_test|clk_div:clk_divisor
clk_in => internal.CLK
clk_in => count[0].CLK
clk_in => count[1].CLK
clk_in => count[2].CLK
clk_in => count[3].CLK
clk_in => count[4].CLK
clk_in => count[5].CLK
clk_in => count[6].CLK
clk_in => count[7].CLK
clk_in => count[8].CLK
clk_in => count[9].CLK
clk_in => count[10].CLK
clk_in => count[11].CLK
clk_in => count[12].CLK
clk_in => count[13].CLK
clk_in => count[14].CLK
clk_in => count[15].CLK
clk_in => count[16].CLK
clk_in => count[17].CLK
clk_in => count[18].CLK
clk_in => count[19].CLK
clk_in => count[20].CLK
clk_in => count[21].CLK
clk_in => count[22].CLK
clk_in => count[23].CLK
clk_in => count[24].CLK
clk_in => count[25].CLK
clk_in => count[26].CLK
clk_in => count[27].CLK
clk_in => count[28].CLK
clk_in => count[29].CLK
clk_in => count[30].CLK
clk_in => count[31].CLK
reset => internal.ACLR
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
clk_out <= internal.DB_MAX_OUTPUT_PORT_TYPE


|PHOTO_test|SAR_ADC:ADC
clk => SAR_DP:sar.clk
clk => SAR_CU:control_unit.clk
rst => SAR_DP:sar.rst
rst => SAR_CU:control_unit.rst
start => SAR_CU:control_unit.start
comparator => SAR_DP:sar.from_comp
to_dac[0] <= SAR_DP:sar.to_dac[0]
to_dac[1] <= SAR_DP:sar.to_dac[1]
to_dac[2] <= SAR_DP:sar.to_dac[2]
to_dac[3] <= SAR_DP:sar.to_dac[3]
to_dac[4] <= SAR_DP:sar.to_dac[4]
to_dac[5] <= SAR_DP:sar.to_dac[5]
to_dac[6] <= SAR_DP:sar.to_dac[6]
to_dac[7] <= SAR_DP:sar.to_dac[7]
digital_out[0] <= SAR_DP:sar.final_value[0]
digital_out[1] <= SAR_DP:sar.final_value[1]
digital_out[2] <= SAR_DP:sar.final_value[2]
digital_out[3] <= SAR_DP:sar.final_value[3]
digital_out[4] <= SAR_DP:sar.final_value[4]
digital_out[5] <= SAR_DP:sar.final_value[5]
digital_out[6] <= SAR_DP:sar.final_value[6]
digital_out[7] <= SAR_DP:sar.final_value[7]
done <= SAR_CU:control_unit.done


|PHOTO_test|SAR_ADC:ADC|SAR_DP:sar
clk => mask_reg:mask.clk
clk => register_Nbit:data_reg.clk
clk => counter:count.clk
clk => final_reg:final_val.clk
rst => final_reg:final_val.rst
from_comp => comp_value[7].IN1
from_comp => comp_value[6].IN1
from_comp => comp_value[5].IN1
from_comp => comp_value[4].IN1
from_comp => comp_value[3].IN1
from_comp => comp_value[2].IN1
from_comp => comp_value[1].IN1
from_comp => comp_value[0].IN1
init => mask_reg:mask.rst
init => register_Nbit:data_reg.rst
init => counter:count.rst
final_value_en => final_reg:final_val.enable
mask_shift => mask_reg:mask.shift
counter_en => counter:count.enable
data_en => register_Nbit:data_reg.enable
count_zero <= counter:count.zero
final_value[0] <= final_reg:final_val.outp[0]
final_value[1] <= final_reg:final_val.outp[1]
final_value[2] <= final_reg:final_val.outp[2]
final_value[3] <= final_reg:final_val.outp[3]
final_value[4] <= final_reg:final_val.outp[4]
final_value[5] <= final_reg:final_val.outp[5]
final_value[6] <= final_reg:final_val.outp[6]
final_value[7] <= final_reg:final_val.outp[7]
to_dac[0] <= to_dac.DB_MAX_OUTPUT_PORT_TYPE
to_dac[1] <= to_dac.DB_MAX_OUTPUT_PORT_TYPE
to_dac[2] <= to_dac.DB_MAX_OUTPUT_PORT_TYPE
to_dac[3] <= to_dac.DB_MAX_OUTPUT_PORT_TYPE
to_dac[4] <= to_dac.DB_MAX_OUTPUT_PORT_TYPE
to_dac[5] <= to_dac.DB_MAX_OUTPUT_PORT_TYPE
to_dac[6] <= to_dac.DB_MAX_OUTPUT_PORT_TYPE
to_dac[7] <= to_dac.DB_MAX_OUTPUT_PORT_TYPE


|PHOTO_test|SAR_ADC:ADC|SAR_DP:sar|mask_reg:mask
clk => value[0].CLK
clk => value[1].CLK
clk => value[2].CLK
clk => value[3].CLK
clk => value[4].CLK
clk => value[5].CLK
clk => value[6].CLK
clk => value[7].CLK
rst => value[0].ACLR
rst => value[1].ACLR
rst => value[2].ACLR
rst => value[3].ACLR
rst => value[4].ACLR
rst => value[5].ACLR
rst => value[6].ACLR
rst => value[7].PRESET
shift => value[0].ENA
shift => value[1].ENA
shift => value[2].ENA
shift => value[3].ENA
shift => value[4].ENA
shift => value[5].ENA
shift => value[6].ENA
shift => value[7].ENA
d_out[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
d_out[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
d_out[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
d_out[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
d_out[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
d_out[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
d_out[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
d_out[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|PHOTO_test|SAR_ADC:ADC|SAR_DP:sar|register_Nbit:data_reg
clk => outp[0]~reg0.CLK
clk => outp[1]~reg0.CLK
clk => outp[2]~reg0.CLK
clk => outp[3]~reg0.CLK
clk => outp[4]~reg0.CLK
clk => outp[5]~reg0.CLK
clk => outp[6]~reg0.CLK
clk => outp[7]~reg0.CLK
rst => outp[0]~reg0.ACLR
rst => outp[1]~reg0.ACLR
rst => outp[2]~reg0.ACLR
rst => outp[3]~reg0.ACLR
rst => outp[4]~reg0.ACLR
rst => outp[5]~reg0.ACLR
rst => outp[6]~reg0.ACLR
rst => outp[7]~reg0.ACLR
enable => outp[0]~reg0.ENA
enable => outp[1]~reg0.ENA
enable => outp[2]~reg0.ENA
enable => outp[3]~reg0.ENA
enable => outp[4]~reg0.ENA
enable => outp[5]~reg0.ENA
enable => outp[6]~reg0.ENA
enable => outp[7]~reg0.ENA
inp[0] => outp[0]~reg0.DATAIN
inp[1] => outp[1]~reg0.DATAIN
inp[2] => outp[2]~reg0.DATAIN
inp[3] => outp[3]~reg0.DATAIN
inp[4] => outp[4]~reg0.DATAIN
inp[5] => outp[5]~reg0.DATAIN
inp[6] => outp[6]~reg0.DATAIN
inp[7] => outp[7]~reg0.DATAIN
outp[0] <= outp[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PHOTO_test|SAR_ADC:ADC|SAR_DP:sar|counter:count
clk => zero~reg0.CLK
clk => value[0].CLK
clk => value[1].CLK
clk => value[2].CLK
clk => value[3].CLK
clk => value[4].CLK
clk => value[5].CLK
clk => value[6].CLK
clk => value[7].CLK
clk => value[8].CLK
clk => value[9].CLK
clk => value[10].CLK
clk => value[11].CLK
clk => value[12].CLK
clk => value[13].CLK
clk => value[14].CLK
clk => value[15].CLK
clk => value[16].CLK
clk => value[17].CLK
clk => value[18].CLK
clk => value[19].CLK
clk => value[20].CLK
clk => value[21].CLK
clk => value[22].CLK
clk => value[23].CLK
clk => value[24].CLK
clk => value[25].CLK
clk => value[26].CLK
clk => value[27].CLK
clk => value[28].CLK
clk => value[29].CLK
clk => value[30].CLK
clk => value[31].CLK
rst => zero~reg0.ACLR
rst => value[0].ACLR
rst => value[1].ACLR
rst => value[2].ACLR
rst => value[3].PRESET
rst => value[4].ACLR
rst => value[5].ACLR
rst => value[6].ACLR
rst => value[7].ACLR
rst => value[8].ACLR
rst => value[9].ACLR
rst => value[10].ACLR
rst => value[11].ACLR
rst => value[12].ACLR
rst => value[13].ACLR
rst => value[14].ACLR
rst => value[15].ACLR
rst => value[16].ACLR
rst => value[17].ACLR
rst => value[18].ACLR
rst => value[19].ACLR
rst => value[20].ACLR
rst => value[21].ACLR
rst => value[22].ACLR
rst => value[23].ACLR
rst => value[24].ACLR
rst => value[25].ACLR
rst => value[26].ACLR
rst => value[27].ACLR
rst => value[28].ACLR
rst => value[29].ACLR
rst => value[30].ACLR
rst => value[31].ACLR
enable => zero~reg0.ENA
enable => value[0].ENA
enable => value[1].ENA
enable => value[2].ENA
enable => value[3].ENA
enable => value[4].ENA
enable => value[5].ENA
enable => value[6].ENA
enable => value[7].ENA
enable => value[8].ENA
enable => value[9].ENA
enable => value[10].ENA
enable => value[11].ENA
enable => value[12].ENA
enable => value[13].ENA
enable => value[14].ENA
enable => value[15].ENA
enable => value[16].ENA
enable => value[17].ENA
enable => value[18].ENA
enable => value[19].ENA
enable => value[20].ENA
enable => value[21].ENA
enable => value[22].ENA
enable => value[23].ENA
enable => value[24].ENA
enable => value[25].ENA
enable => value[26].ENA
enable => value[27].ENA
enable => value[28].ENA
enable => value[29].ENA
enable => value[30].ENA
enable => value[31].ENA
zero <= zero~reg0.DB_MAX_OUTPUT_PORT_TYPE


|PHOTO_test|SAR_ADC:ADC|SAR_DP:sar|final_reg:final_val
clk => ~NO_FANOUT~
rst => outp[0]$latch.ACLR
rst => outp[1]$latch.ACLR
rst => outp[2]$latch.ACLR
rst => outp[3]$latch.ACLR
rst => outp[4]$latch.ACLR
rst => outp[5]$latch.ACLR
rst => outp[6]$latch.ACLR
rst => outp[7]$latch.ACLR
enable => outp[0]$latch.LATCH_ENABLE
enable => outp[1]$latch.LATCH_ENABLE
enable => outp[2]$latch.LATCH_ENABLE
enable => outp[3]$latch.LATCH_ENABLE
enable => outp[4]$latch.LATCH_ENABLE
enable => outp[5]$latch.LATCH_ENABLE
enable => outp[6]$latch.LATCH_ENABLE
enable => outp[7]$latch.LATCH_ENABLE
inp[0] => outp[0]$latch.DATAIN
inp[1] => outp[1]$latch.DATAIN
inp[2] => outp[2]$latch.DATAIN
inp[3] => outp[3]$latch.DATAIN
inp[4] => outp[4]$latch.DATAIN
inp[5] => outp[5]$latch.DATAIN
inp[6] => outp[6]$latch.DATAIN
inp[7] => outp[7]$latch.DATAIN
outp[0] <= outp[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
outp[1] <= outp[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
outp[2] <= outp[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
outp[3] <= outp[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
outp[4] <= outp[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
outp[5] <= outp[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
outp[6] <= outp[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
outp[7] <= outp[7]$latch.DB_MAX_OUTPUT_PORT_TYPE


|PHOTO_test|SAR_ADC:ADC|SAR_CU:control_unit
clk => curr_state~1.DATAIN
rst => curr_state~3.DATAIN
start => Selector3.IN3
start => Selector2.IN2
count_zero => next_state.UPDATE.DATAB
count_zero => Selector3.IN1
init <= init.DB_MAX_OUTPUT_PORT_TYPE
mask_shift <= mask_shift.DB_MAX_OUTPUT_PORT_TYPE
data_en <= data_en.DB_MAX_OUTPUT_PORT_TYPE
count_en <= count_en.DB_MAX_OUTPUT_PORT_TYPE
final_en <= final_en.DB_MAX_OUTPUT_PORT_TYPE
done <= done$latch.DB_MAX_OUTPUT_PORT_TYPE


|PHOTO_test|hexdisp7seg:h0
datain[0] => Mux0.IN19
datain[0] => Mux1.IN19
datain[0] => Mux2.IN19
datain[0] => Mux3.IN19
datain[0] => Mux4.IN19
datain[0] => Mux5.IN19
datain[0] => Mux6.IN19
datain[1] => Mux0.IN18
datain[1] => Mux1.IN18
datain[1] => Mux2.IN18
datain[1] => Mux3.IN18
datain[1] => Mux4.IN18
datain[1] => Mux5.IN18
datain[1] => Mux6.IN18
datain[2] => Mux0.IN17
datain[2] => Mux1.IN17
datain[2] => Mux2.IN17
datain[2] => Mux3.IN17
datain[2] => Mux4.IN17
datain[2] => Mux5.IN17
datain[2] => Mux6.IN17
datain[3] => Mux0.IN16
datain[3] => Mux1.IN16
datain[3] => Mux2.IN16
datain[3] => Mux3.IN16
datain[3] => Mux4.IN16
datain[3] => Mux5.IN16
datain[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|PHOTO_test|hexdisp7seg:h1
datain[0] => Mux0.IN19
datain[0] => Mux1.IN19
datain[0] => Mux2.IN19
datain[0] => Mux3.IN19
datain[0] => Mux4.IN19
datain[0] => Mux5.IN19
datain[0] => Mux6.IN19
datain[1] => Mux0.IN18
datain[1] => Mux1.IN18
datain[1] => Mux2.IN18
datain[1] => Mux3.IN18
datain[1] => Mux4.IN18
datain[1] => Mux5.IN18
datain[1] => Mux6.IN18
datain[2] => Mux0.IN17
datain[2] => Mux1.IN17
datain[2] => Mux2.IN17
datain[2] => Mux3.IN17
datain[2] => Mux4.IN17
datain[2] => Mux5.IN17
datain[2] => Mux6.IN17
datain[3] => Mux0.IN16
datain[3] => Mux1.IN16
datain[3] => Mux2.IN16
datain[3] => Mux3.IN16
datain[3] => Mux4.IN16
datain[3] => Mux5.IN16
datain[3] => Mux6.IN16
seg7[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
seg7[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
seg7[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
seg7[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
seg7[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
seg7[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
seg7[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


