#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jan 28 20:26:38 2025
# Process ID: 420
# Current directory: D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_se
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20940 D:\FPGA_Learning_Journey\Pro\SPI_FLASH\project_se\project_se.xpr
# Log file: D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_se/vivado.log
# Journal file: D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_se\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_se/project_se.xpr
update_compile_order -fileset sources_1
launch_simulation
source flash_se_ctrl_tb.tcl
run 50 us
current_wave_config {Untitled 1}
add_wave {{/flash_se_ctrl_tb/flash_se_ctrl_inst}} 
run 50 us
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
relaunch_sim
run 50 us
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run synth_1 -name synth_1
place_ports key G19
set_property target_constrs_file D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_se/project_se.srcs/constrs_1/new/se.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top spi_flash_se [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_se/project_se.runs/impl_1/spi_flash_se.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {D:/FPGA_Learning_Journey/Pro/SPI_FLASH/project_se/project_se.runs/impl_1/spi_flash_se.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/FPGA_Learning_Journey/Pro/SPI_FLASH/src/se/spi_flash_se_tb.v
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top spi_flash_se_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
