{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480433804057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480433804057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 00:36:43 2016 " "Processing started: Wed Nov 30 00:36:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480433804057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480433804057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK " "Command: quartus_map --read_settings_files=on --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480433804057 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480433804428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/piezo_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/piezo_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIEZO_UNIT " "Found entity 1: PIEZO_UNIT" {  } { { "RTL/PIEZO_UNIT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/PIEZO_UNIT.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480433804479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480433804479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/time_cal.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/time_cal.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_CAL " "Found entity 1: TIME_CAL" {  } { { "RTL/TIME_CAL.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480433804483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480433804483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/key_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/key_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 KEY_CONT " "Found entity 1: KEY_CONT" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480433804486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480433804486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 DIGITAL_CLOCK " "Found entity 1: DIGITAL_CLOCK" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480433804490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480433804490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wt_sep.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wt_sep.v" { { "Info" "ISGN_ENTITY_NAME" "1 WT_SEP " "Found entity 1: WT_SEP" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480433804493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480433804493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/wt_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/wt_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 WT_DECODER " "Found entity 1: WT_DECODER" {  } { { "RTL/WT_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_DECODER.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480433804497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480433804497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/time_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/time_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 TIME_COMPARE " "Found entity 1: TIME_COMPARE" {  } { { "RTL/TIME_COMPARE.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_COMPARE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480433804500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480433804500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/display_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/display_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_CONT " "Found entity 1: DISPLAY_CONT" {  } { { "RTL/DISPLAY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_CONT.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480433804505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480433804505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 DISPLAY_DECODER " "Found entity 1: DISPLAY_DECODER" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1480433804508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1480433804508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IN_TIME DIGITAL_CLOCK.v(73) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(73): created implicit net for \"IN_TIME\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433804508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IN_DATE DIGITAL_CLOCK.v(73) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(73): created implicit net for \"IN_DATE\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433804508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "IN_ALARM_TIME DIGITAL_CLOCK.v(73) " "Verilog HDL Implicit Net warning at DIGITAL_CLOCK.v(73): created implicit net for \"IN_ALARM_TIME\"" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433804508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_H10 DISPLAY_DECODER.v(82) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(82): created implicit net for \"OUT_ALARM_H10\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 82 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433804508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_H1 DISPLAY_DECODER.v(83) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(83): created implicit net for \"OUT_ALARM_H1\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433804508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_M10 DISPLAY_DECODER.v(84) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(84): created implicit net for \"OUT_ALARM_M10\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 84 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433804508 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_M1 DISPLAY_DECODER.v(85) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(85): created implicit net for \"OUT_ALARM_M1\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 85 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433804509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_S10 DISPLAY_DECODER.v(86) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(86): created implicit net for \"OUT_ALARM_S10\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433804509 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "OUT_ALARM_S1 DISPLAY_DECODER.v(87) " "Verilog HDL Implicit Net warning at DISPLAY_DECODER.v(87): created implicit net for \"OUT_ALARM_S1\"" {  } { { "RTL/DISPLAY_DECODER.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433804509 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DIGITAL_CLOCK " "Elaborating entity \"DIGITAL_CLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1480433804559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KEY_CONT KEY_CONT:key_cont " "Elaborating entity \"KEY_CONT\" for hierarchy \"KEY_CONT:key_cont\"" {  } { { "RTL/DIGITAL_CLOCK.v" "key_cont" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480433804577 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 KEY_CONT.v(253) " "Verilog HDL assignment warning at KEY_CONT.v(253): truncated value with size 32 to match size of target (1)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804581 "|DIGITAL_CLOCK|KEY_CONT:key_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 KEY_CONT.v(258) " "Verilog HDL assignment warning at KEY_CONT.v(258): truncated value with size 32 to match size of target (1)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804581 "|DIGITAL_CLOCK|KEY_CONT:key_cont"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 KEY_CONT.v(319) " "Verilog HDL assignment warning at KEY_CONT.v(319): truncated value with size 32 to match size of target (1)" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804581 "|DIGITAL_CLOCK|KEY_CONT:key_cont"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "KEY_CONT.v(95) " "Verilog HDL Case Statement information at KEY_CONT.v(95): all case item expressions in this case statement are onehot" {  } { { "RTL/KEY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/KEY_CONT.v" 95 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480433804587 "|DIGITAL_CLOCK|KEY_CONT:key_cont"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_CAL TIME_CAL:time_cal " "Elaborating entity \"TIME_CAL\" for hierarchy \"TIME_CAL:time_cal\"" {  } { { "RTL/DIGITAL_CLOCK.v" "time_cal" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480433804624 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TIME_CAL.v(108) " "Verilog HDL assignment warning at TIME_CAL.v(108): truncated value with size 32 to match size of target (6)" {  } { { "RTL/TIME_CAL.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804626 "|DIGITAL_CLOCK|TIME_CAL:time_cal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 TIME_CAL.v(125) " "Verilog HDL assignment warning at TIME_CAL.v(125): truncated value with size 32 to match size of target (6)" {  } { { "RTL/TIME_CAL.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804627 "|DIGITAL_CLOCK|TIME_CAL:time_cal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TIME_CAL.v(144) " "Verilog HDL assignment warning at TIME_CAL.v(144): truncated value with size 32 to match size of target (5)" {  } { { "RTL/TIME_CAL.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804627 "|DIGITAL_CLOCK|TIME_CAL:time_cal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 TIME_CAL.v(171) " "Verilog HDL assignment warning at TIME_CAL.v(171): truncated value with size 32 to match size of target (5)" {  } { { "RTL/TIME_CAL.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804628 "|DIGITAL_CLOCK|TIME_CAL:time_cal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TIME_CAL.v(188) " "Verilog HDL assignment warning at TIME_CAL.v(188): truncated value with size 32 to match size of target (4)" {  } { { "RTL/TIME_CAL.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804628 "|DIGITAL_CLOCK|TIME_CAL:time_cal"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TIME_CAL.v(205) " "Verilog HDL assignment warning at TIME_CAL.v(205): truncated value with size 32 to match size of target (7)" {  } { { "RTL/TIME_CAL.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/TIME_CAL.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804629 "|DIGITAL_CLOCK|TIME_CAL:time_cal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TIME_COMPARE TIME_COMPARE:time_compare " "Elaborating entity \"TIME_COMPARE\" for hierarchy \"TIME_COMPARE:time_compare\"" {  } { { "RTL/DIGITAL_CLOCK.v" "time_compare" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480433804650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIEZO_UNIT PIEZO_UNIT:piezo_unit " "Elaborating entity \"PIEZO_UNIT\" for hierarchy \"PIEZO_UNIT:piezo_unit\"" {  } { { "RTL/DIGITAL_CLOCK.v" "piezo_unit" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480433804652 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "PIEZO_UNIT.v(39) " "Verilog HDL Case Statement warning at PIEZO_UNIT.v(39): can't check case statement for completeness because the case expression has too many possible states" {  } { { "RTL/PIEZO_UNIT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/PIEZO_UNIT.v" 39 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1480433804655 "|DIGITAL_CLOCK|PIEZO_UNIT:piezo_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_DECODER DISPLAY_DECODER:display_decoder " "Elaborating entity \"DISPLAY_DECODER\" for hierarchy \"DISPLAY_DECODER:display_decoder\"" {  } { { "RTL/DIGITAL_CLOCK.v" "display_decoder" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480433804657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WT_SEP DISPLAY_DECODER:display_decoder\|WT_SEP:HOUR_SEP " "Elaborating entity \"WT_SEP\" for hierarchy \"DISPLAY_DECODER:display_decoder\|WT_SEP:HOUR_SEP\"" {  } { { "RTL/DISPLAY_DECODER.v" "HOUR_SEP" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480433804660 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(28) " "Verilog HDL assignment warning at WT_SEP.v(28): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804661 "|DIGITAL_CLOCK|DISPLAY_DECODER:display_decoder|WT_SEP:HOUR_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(33) " "Verilog HDL assignment warning at WT_SEP.v(33): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804662 "|DIGITAL_CLOCK|DISPLAY_DECODER:display_decoder|WT_SEP:HOUR_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(38) " "Verilog HDL assignment warning at WT_SEP.v(38): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804662 "|DIGITAL_CLOCK|DISPLAY_DECODER:display_decoder|WT_SEP:HOUR_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(43) " "Verilog HDL assignment warning at WT_SEP.v(43): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804662 "|DIGITAL_CLOCK|DISPLAY_DECODER:display_decoder|WT_SEP:HOUR_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(48) " "Verilog HDL assignment warning at WT_SEP.v(48): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804662 "|DIGITAL_CLOCK|DISPLAY_DECODER:display_decoder|WT_SEP:HOUR_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(53) " "Verilog HDL assignment warning at WT_SEP.v(53): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804662 "|DIGITAL_CLOCK|DISPLAY_DECODER:display_decoder|WT_SEP:HOUR_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(58) " "Verilog HDL assignment warning at WT_SEP.v(58): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804662 "|DIGITAL_CLOCK|DISPLAY_DECODER:display_decoder|WT_SEP:HOUR_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(63) " "Verilog HDL assignment warning at WT_SEP.v(63): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804662 "|DIGITAL_CLOCK|DISPLAY_DECODER:display_decoder|WT_SEP:HOUR_SEP"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 WT_SEP.v(68) " "Verilog HDL assignment warning at WT_SEP.v(68): truncated value with size 32 to match size of target (4)" {  } { { "RTL/WT_SEP.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/WT_SEP.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1480433804662 "|DIGITAL_CLOCK|DISPLAY_DECODER:display_decoder|WT_SEP:HOUR_SEP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WT_DECODER DISPLAY_DECODER:display_decoder\|WT_DECODER:H10_DECODE " "Elaborating entity \"WT_DECODER\" for hierarchy \"DISPLAY_DECODER:display_decoder\|WT_DECODER:H10_DECODE\"" {  } { { "RTL/DISPLAY_DECODER.v" "H10_DECODE" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480433804675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DISPLAY_CONT DISPLAY_CONT:display_cont " "Elaborating entity \"DISPLAY_CONT\" for hierarchy \"DISPLAY_CONT:display_cont\"" {  } { { "RTL/DIGITAL_CLOCK.v" "display_cont" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1480433804698 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "DISPLAY_CONT.v(659) " "Verilog HDL Case Statement information at DISPLAY_CONT.v(659): all case item expressions in this case statement are onehot" {  } { { "RTL/DISPLAY_CONT.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_CONT.v" 659 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1480433804720 "|DIGITAL_CLOCK|DISPLAY_CONT:display_cont"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_H10\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_H10\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_H10\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_H10\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_H10\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_H10\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_H10\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_H10\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_H10\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_H10\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_H10\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_H10\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_H1\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_H1\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_H1\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_H1\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_H1\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_H1\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_H1\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_H1\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_H1\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_H1\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_H1\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_H1\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_M10\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_M10\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_M10\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_M10\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_M10\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_M10\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_M10\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_M10\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_M10\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_M10\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_M10\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_M10\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_M1\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_M1\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_M1\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_M1\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_M1\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_M1\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_M1\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_M1\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_M1\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_M1\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_M1\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_M1\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_S10\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_S10\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_S10\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_S10\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_S10\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_S10\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_S10\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_S10\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_S10\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_S10\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_S10\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_S10\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_S1\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_S1\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_S1\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_S1\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_S1\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_S1\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_S1\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_S1\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_S1\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|ALARM_S1\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|ALARM_S1\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "ALARM_S1\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|H10\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|H10\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "H10\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|H10\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|H10\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "H10\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|H10\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|H10\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "H10\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|H10\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|H10\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "H10\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|H1\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|H1\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "H1\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|H1\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|H1\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "H1\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|H1\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|H1\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "H1\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|H1\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|H1\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "H1\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|M10\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|M10\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "M10\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|M10\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|M10\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "M10\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|M10\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|M10\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "M10\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|M10\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|M10\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "M10\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|M1\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|M1\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "M1\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|M1\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|M1\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "M1\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|M1\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|M1\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "M1\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|M1\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|M1\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "M1\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|S10\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|S10\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "S10\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|S10\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|S10\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "S10\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|S10\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|S10\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "S10\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|S10\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|S10\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "S10\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|S1\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|S1\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "S1\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|S1\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|S1\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "S1\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|S1\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|S1\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "S1\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|S1\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|S1\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "S1\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 26 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|Y10\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|Y10\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "Y10\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|Y10\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|Y10\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "Y10\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|Y10\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|Y10\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "Y10\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|Y10\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|Y10\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "Y10\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|Y1\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|Y1\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "Y1\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|Y1\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|Y1\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "Y1\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|Y1\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|Y1\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "Y1\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|Y1\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|Y1\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "Y1\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|D10\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|D10\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "D10\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|D10\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|D10\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "D10\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|D10\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|D10\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "D10\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|D10\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|D10\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "D10\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|D1\[7\] " "Net \"DISPLAY_DECODER:display_decoder\|D1\[7\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "D1\[7\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|D1\[6\] " "Net \"DISPLAY_DECODER:display_decoder\|D1\[6\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "D1\[6\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|D1\[5\] " "Net \"DISPLAY_DECODER:display_decoder\|D1\[5\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "D1\[5\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "DISPLAY_DECODER:display_decoder\|D1\[4\] " "Net \"DISPLAY_DECODER:display_decoder\|D1\[4\]\" is missing source, defaulting to GND" {  } { { "RTL/DISPLAY_DECODER.v" "D1\[4\]" { Text "D:/Projects/hanbat-alarm-clock/RTL/DISPLAY_DECODER.v" 27 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1480433804888 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "28 " "28 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1480433805790 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PIEZO GND " "Pin \"PIEZO\" is stuck at GND" {  } { { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1480433806042 "|DIGITAL_CLOCK|PIEZO"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1480433806042 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1480433806573 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1480433806738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1480433806738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "436 " "Implemented 436 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1480433806801 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1480433806801 ""} { "Info" "ICUT_CUT_TM_LCELLS" "417 " "Implemented 417 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1480433806801 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1480433806801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 97 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 97 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480433806824 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:36:46 2016 " "Processing ended: Wed Nov 30 00:36:46 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480433806824 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480433806824 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480433806824 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480433806824 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480433807929 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480433807930 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 00:36:47 2016 " "Processing started: Wed Nov 30 00:36:47 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480433807930 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1480433807930 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1480433807930 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1480433808035 ""}
{ "Info" "0" "" "Project  = DIGITAL_CLOCK" {  } {  } 0 0 "Project  = DIGITAL_CLOCK" 0 0 "Fitter" 0 0 1480433808036 ""}
{ "Info" "0" "" "Revision = DIGITAL_CLOCK" {  } {  } 0 0 "Revision = DIGITAL_CLOCK" 0 0 "Fitter" 0 0 1480433808036 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1480433808124 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DIGITAL_CLOCK EP2C70F672C8 " "Selected device EP2C70F672C8 for design \"DIGITAL_CLOCK\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1480433808133 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480433808164 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1480433808164 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1480433808236 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1480433808246 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672C8 " "Device EP2C35F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480433809118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F672I8 " "Device EP2C35F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480433809118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C8 " "Device EP2C50F672C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480433809118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672I8 " "Device EP2C50F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480433809118 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672I8 " "Device EP2C70F672I8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1480433809118 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1480433809118 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "d:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/hanbat-alarm-clock/" { { 0 { 0 ""} 0 869 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480433809120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "d:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/hanbat-alarm-clock/" { { 0 { 0 ""} 0 870 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480433809120 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AE24 " "Pin ~LVDS195p/nCEO~ is reserved at location AE24" {  } { { "d:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/hanbat-alarm-clock/" { { 0 { 0 ""} 0 871 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1480433809120 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1480433809120 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DIGITAL_CLOCK.sdc " "Synopsys Design Constraints File file not found: 'DIGITAL_CLOCK.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1480433809400 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1480433809401 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1480433809406 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1480433809436 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LCD_E " "Destination node LCD_E" {  } { { "d:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin64/pin_planner.ppl" { LCD_E } } } { "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LCD_E" } } } } { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 19 0 0 } } { "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LCD_E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/hanbat-alarm-clock/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1480433809436 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1480433809436 ""}  } { { "d:/program files/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "RTL/DIGITAL_CLOCK.v" "" { Text "D:/Projects/hanbat-alarm-clock/RTL/DIGITAL_CLOCK.v" 17 0 0 } } { "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Projects/hanbat-alarm-clock/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1480433809436 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1480433809544 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480433809545 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1480433809545 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480433809546 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1480433809547 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1480433809548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1480433809548 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1480433809548 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1480433809565 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1480433809566 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1480433809566 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[5\] " "Node \"KEY\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1480433809583 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[6\] " "Node \"KEY\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1480433809583 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[7\] " "Node \"KEY\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1480433809583 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1480433809583 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480433809583 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1480433812118 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480433812345 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1480433812355 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1480433814500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480433814500 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1480433814599 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X24_Y26 X35_Y38 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X24_Y26 to location X35_Y38" {  } { { "loc" "" { Generic "D:/Projects/hanbat-alarm-clock/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X24_Y26 to location X35_Y38"} { { 11 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X24_Y26 to location X35_Y38"} 24 26 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1480433816159 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1480433816159 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480433816732 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1480433816734 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1480433816734 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.33 " "Total time spent on timing analysis during the Fitter is 0.33 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1480433816752 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480433816755 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "12 " "Found 12 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_E 0 " "Pin \"LCD_E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RS 0 " "Pin \"LCD_RS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_RW 0 " "Pin \"LCD_RW\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[0\] 0 " "Pin \"LCD_DATA\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[1\] 0 " "Pin \"LCD_DATA\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[2\] 0 " "Pin \"LCD_DATA\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[3\] 0 " "Pin \"LCD_DATA\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[4\] 0 " "Pin \"LCD_DATA\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[5\] 0 " "Pin \"LCD_DATA\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[6\] 0 " "Pin \"LCD_DATA\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LCD_DATA\[7\] 0 " "Pin \"LCD_DATA\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PIEZO 0 " "Pin \"PIEZO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1480433816769 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1480433816769 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480433817012 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1480433817039 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1480433817274 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1480433817829 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1480433817971 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Projects/hanbat-alarm-clock/output_files/DIGITAL_CLOCK.fit.smsg " "Generated suppressed messages file D:/Projects/hanbat-alarm-clock/output_files/DIGITAL_CLOCK.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1480433818070 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "877 " "Peak virtual memory: 877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480433818264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:36:58 2016 " "Processing ended: Wed Nov 30 00:36:58 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480433818264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480433818264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480433818264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1480433818264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1480433819185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480433819186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 00:36:58 2016 " "Processing started: Wed Nov 30 00:36:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480433819186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1480433819186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1480433819186 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1480433821377 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1480433821468 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "461 " "Peak virtual memory: 461 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480433822192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:37:02 2016 " "Processing ended: Wed Nov 30 00:37:02 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480433822192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480433822192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480433822192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1480433822192 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1480433822763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1480433823305 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 00:37:02 2016 " "Processing started: Wed Nov 30 00:37:02 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480433823305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480433823305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DIGITAL_CLOCK -c DIGITAL_CLOCK " "Command: quartus_sta DIGITAL_CLOCK -c DIGITAL_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480433823306 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1480433823416 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1480433823536 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480433823574 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1480433823574 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DIGITAL_CLOCK.sdc " "Synopsys Design Constraints File file not found: 'DIGITAL_CLOCK.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1480433823687 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1480433823687 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823689 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823689 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1480433823692 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1480433823701 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480433823709 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.668 " "Worst-case setup slack is -8.668" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.668     -1056.116 CLK  " "   -8.668     -1056.116 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480433823712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.499 " "Worst-case hold slack is 0.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823715 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.499         0.000 CLK  " "    0.499         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823715 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480433823715 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480433823717 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480433823719 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.941 " "Worst-case minimum pulse width slack is -1.941" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823721 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.941      -267.577 CLK  " "   -1.941      -267.577 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823721 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480433823721 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1480433823760 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1480433823761 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1480433823780 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.316 " "Worst-case setup slack is -2.316" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823783 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.316      -218.803 CLK  " "   -2.316      -218.803 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823783 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480433823783 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.215 " "Worst-case hold slack is 0.215" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 CLK  " "    0.215         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480433823787 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480433823791 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1480433823794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823798 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380      -180.380 CLK  " "   -1.380      -180.380 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1480433823798 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1480433823798 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1480433823835 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480433823855 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1480433823856 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480433823906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:37:03 2016 " "Processing ended: Wed Nov 30 00:37:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480433823906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480433823906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480433823906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480433823906 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480433824823 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480433824823 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 00:37:04 2016 " "Processing started: Wed Nov 30 00:37:04 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480433824823 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1480433824823 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DIGITAL_CLOCK -c DIGITAL_CLOCK" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1480433824823 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "DIGITAL_CLOCK.vo\", \"DIGITAL_CLOCK_fast.vo DIGITAL_CLOCK_v.sdo DIGITAL_CLOCK_v_fast.sdo D:/Projects/hanbat-alarm-clock/simulation/modelsim/ simulation " "Generated files \"DIGITAL_CLOCK.vo\", \"DIGITAL_CLOCK_fast.vo\", \"DIGITAL_CLOCK_v.sdo\" and \"DIGITAL_CLOCK_v_fast.sdo\" in directory \"D:/Projects/hanbat-alarm-clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1480433825314 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "428 " "Peak virtual memory: 428 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480433825351 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:37:05 2016 " "Processing ended: Wed Nov 30 00:37:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480433825351 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480433825351 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480433825351 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480433825351 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 110 s " "Quartus II Full Compilation was successful. 0 errors, 110 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1480433825923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1480433842352 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 64-Bit " "Running Quartus II 64-Bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1480433842353 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 00:37:22 2016 " "Processing started: Wed Nov 30 00:37:22 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1480433842353 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1480433842353 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp DIGITAL_CLOCK -c DIGITAL_CLOCK --netlist_type=sgate " "Command: quartus_rpp DIGITAL_CLOCK -c DIGITAL_CLOCK --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1480433842353 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "318 " "Peak virtual memory: 318 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1480433842689 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 00:37:22 2016 " "Processing ended: Wed Nov 30 00:37:22 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1480433842689 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1480433842689 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1480433842689 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1480433842689 ""}
