{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 30 15:25:26 2018 " "Info: Processing started: Mon Jul 30 15:25:26 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off hw11 -c hw11 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off hw11 -c hw11 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/计歙t参/hw10/d_latch.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /计歙t参/hw10/d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Info: Found entity 1: D_latch" {  } { { "../hw10/D_latch.v" "" { Text "D:/计歙t参/hw10/D_latch.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/计歙t参/hw10/_dff.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /计歙t参/hw10/_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 _DFF " "Info: Found entity 1: _DFF" {  } { { "../hw10/_DFF.v" "" { Text "D:/计歙t参/hw10/_DFF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/计歙t参/hw8/_7seg.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /计歙t参/hw8/_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 _7Seg " "Info: Found entity 1: _7Seg" {  } { { "../hw8/_7Seg.v" "" { Text "D:/计歙t参/hw8/_7Seg.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/计歙t参/hw8/cadd4.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /计歙t参/hw8/cadd4.v" { { "Info" "ISGN_ENTITY_NAME" "1 CADD4 " "Info: Found entity 1: CADD4" {  } { { "../hw8/CADD4.v" "" { Text "D:/计歙t参/hw8/CADD4.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/计歙t参/hw8/cadd8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /计歙t参/hw8/cadd8.v" { { "Info" "ISGN_ENTITY_NAME" "1 CADD8 " "Info: Found entity 1: CADD8" {  } { { "../hw8/CADD8.v" "" { Text "D:/计歙t参/hw8/CADD8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/计歙t参/hw8/sadd.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file /计歙t参/hw8/sadd.v" { { "Info" "ISGN_ENTITY_NAME" "1 SADD " "Info: Found entity 1: SADD" {  } { { "../hw8/SADD.v" "" { Text "D:/计歙t参/hw8/SADD.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 latch8 " "Info: Found entity 2: latch8" {  } { { "counter.v" "" { Text "D:/计歙t参/hw11/counter.v" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "counter " "Info: Elaborating entity \"counter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SADD SADD:u0 " "Info: Elaborating entity \"SADD\" for hierarchy \"SADD:u0\"" {  } { { "counter.v" "u0" { Text "D:/计歙t参/hw11/counter.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CADD8 SADD:u0\|CADD8:v0 " "Info: Elaborating entity \"CADD8\" for hierarchy \"SADD:u0\|CADD8:v0\"" {  } { { "../hw8/SADD.v" "v0" { Text "D:/计歙t参/hw8/SADD.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CADD4 SADD:u0\|CADD8:v0\|CADD4:u0 " "Info: Elaborating entity \"CADD4\" for hierarchy \"SADD:u0\|CADD8:v0\|CADD4:u0\"" {  } { { "../hw8/CADD8.v" "u0" { Text "D:/计歙t参/hw8/CADD8.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch8 latch8:u1 " "Info: Elaborating entity \"latch8\" for hierarchy \"latch8:u1\"" {  } { { "counter.v" "u1" { Text "D:/计歙t参/hw11/counter.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_DFF latch8:u1\|_DFF:u0 " "Info: Elaborating entity \"_DFF\" for hierarchy \"latch8:u1\|_DFF:u0\"" {  } { { "counter.v" "u0" { Text "D:/计歙t参/hw11/counter.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch latch8:u1\|_DFF:u0\|D_latch:M " "Info: Elaborating entity \"D_latch\" for hierarchy \"latch8:u1\|_DFF:u0\|D_latch:M\"" {  } { { "../hw10/_DFF.v" "M" { Text "D:/计歙t参/hw10/_DFF.v" 6 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_7Seg _7Seg:v1 " "Info: Elaborating entity \"_7Seg\" for hierarchy \"_7Seg:v1\"" {  } { { "counter.v" "v1" { Text "D:/计歙t参/hw11/counter.v" 12 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 0 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 30 15:25:27 2018 " "Info: Processing ended: Mon Jul 30 15:25:27 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
