--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

G:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml Lab08_kjb5568_rjl5336.twx Lab08_kjb5568_rjl5336.ncd -o
Lab08_kjb5568_rjl5336.twr Lab08_kjb5568_rjl5336.pcf -ucf Nexys4_Master.ucf

Design file:              Lab08_kjb5568_rjl5336.ncd
Physical constraint file: Lab08_kjb5568_rjl5336.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1846 paths analyzed, 293 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.357ns.
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/DB0/Flip1/Q (SLICE_X14Y91.CE), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/Pulse_d/count_1 (FF)
  Destination:          Inst_Image_Generator/DB0/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.289ns (Levels of Logic = 2)
  Clock Path Skew:      -0.033ns (0.799 - 0.832)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/Pulse_d/count_1 to Inst_Image_Generator/DB0/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y98.BQ      Tcko                  0.456   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/count_1
    SLICE_X51Y97.C2      net (fanout=2)        1.006   Inst_Image_Generator/Pulse_d/count<1>
    SLICE_X51Y97.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>
                                                       Inst_Image_Generator/Pulse_d/clear<19>1
    SLICE_X49Y98.C4      net (fanout=2)        0.899   Inst_Image_Generator/Pulse_d/clear<19>
    SLICE_X49Y98.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/clear<19>4
    SLICE_X14Y91.CE      net (fanout=21)       1.511   Inst_Image_Generator/pulse_debounce
    SLICE_X14Y91.CLK     Tceck                 0.169   Inst_Image_Generator/DB0/Flip1/Q
                                                       Inst_Image_Generator/DB0/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.289ns (0.873ns logic, 3.416ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.773ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/Pulse_d/count_3 (FF)
  Destination:          Inst_Image_Generator/DB0/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.162ns (Levels of Logic = 2)
  Clock Path Skew:      -0.030ns (0.799 - 0.829)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/Pulse_d/count_3 to Inst_Image_Generator/DB0/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y96.AQ      Tcko                  0.518   Inst_Image_Generator/Pulse_d/count<6>
                                                       Inst_Image_Generator/Pulse_d/count_3
    SLICE_X51Y97.C1      net (fanout=2)        0.817   Inst_Image_Generator/Pulse_d/count<3>
    SLICE_X51Y97.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>
                                                       Inst_Image_Generator/Pulse_d/clear<19>1
    SLICE_X49Y98.C4      net (fanout=2)        0.899   Inst_Image_Generator/Pulse_d/clear<19>
    SLICE_X49Y98.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/clear<19>4
    SLICE_X14Y91.CE      net (fanout=21)       1.511   Inst_Image_Generator/pulse_debounce
    SLICE_X14Y91.CLK     Tceck                 0.169   Inst_Image_Generator/DB0/Flip1/Q
                                                       Inst_Image_Generator/DB0/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.935ns logic, 3.227ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/Pulse_d/count_18 (FF)
  Destination:          Inst_Image_Generator/DB0/Flip1/Q (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.973ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (1.522 - 1.616)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/Pulse_d/count_18 to Inst_Image_Generator/DB0/Flip1/Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y101.CQ     Tcko                  0.518   Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_Image_Generator/Pulse_d/count_18
    SLICE_X51Y101.D3     net (fanout=2)        0.945   Inst_Image_Generator/Pulse_d/count<18>
    SLICE_X51Y101.D      Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>1
                                                       Inst_Image_Generator/Pulse_d/clear<19>2
    SLICE_X49Y98.C5      net (fanout=2)        0.582   Inst_Image_Generator/Pulse_d/clear<19>1
    SLICE_X49Y98.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/clear<19>4
    SLICE_X14Y91.CE      net (fanout=21)       1.511   Inst_Image_Generator/pulse_debounce
    SLICE_X14Y91.CLK     Tceck                 0.169   Inst_Image_Generator/DB0/Flip1/Q
                                                       Inst_Image_Generator/DB0/Flip1/Q
    -------------------------------------------------  ---------------------------
    Total                                      3.973ns (0.935ns logic, 3.038ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/Pulse_d/count_16 (SLICE_X50Y101.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/Pulse_d/count_1 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.495 - 1.634)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/Pulse_d/count_1 to Inst_Image_Generator/Pulse_d/count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y98.BQ      Tcko                  0.456   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/count_1
    SLICE_X51Y97.C2      net (fanout=2)        1.006   Inst_Image_Generator/Pulse_d/count<1>
    SLICE_X51Y97.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>
                                                       Inst_Image_Generator/Pulse_d/clear<19>1
    SLICE_X49Y98.C4      net (fanout=2)        0.899   Inst_Image_Generator/Pulse_d/clear<19>
    SLICE_X49Y98.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/clear<19>4
    SLICE_X50Y101.SR     net (fanout=21)       0.895   Inst_Image_Generator/pulse_debounce
    SLICE_X50Y101.CLK    Tsrck                 0.524   Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_Image_Generator/Pulse_d/count_16
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.228ns logic, 2.800ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/Pulse_d/count_3 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 2)
  Clock Path Skew:      -0.136ns (1.495 - 1.631)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/Pulse_d/count_3 to Inst_Image_Generator/Pulse_d/count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y96.AQ      Tcko                  0.518   Inst_Image_Generator/Pulse_d/count<6>
                                                       Inst_Image_Generator/Pulse_d/count_3
    SLICE_X51Y97.C1      net (fanout=2)        0.817   Inst_Image_Generator/Pulse_d/count<3>
    SLICE_X51Y97.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>
                                                       Inst_Image_Generator/Pulse_d/clear<19>1
    SLICE_X49Y98.C4      net (fanout=2)        0.899   Inst_Image_Generator/Pulse_d/clear<19>
    SLICE_X49Y98.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/clear<19>4
    SLICE_X50Y101.SR     net (fanout=21)       0.895   Inst_Image_Generator/pulse_debounce
    SLICE_X50Y101.CLK    Tsrck                 0.524   Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_Image_Generator/Pulse_d/count_16
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.290ns logic, 2.611ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/Pulse_d/count_8 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_16 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.495 - 1.632)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/Pulse_d/count_8 to Inst_Image_Generator/Pulse_d/count_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.BQ      Tcko                  0.456   Inst_Image_Generator/Pulse_d/count<10>
                                                       Inst_Image_Generator/Pulse_d/count_8
    SLICE_X51Y98.B1      net (fanout=2)        0.828   Inst_Image_Generator/Pulse_d/count<8>
    SLICE_X51Y98.B       Tilo                  0.124   Inst_Image_Generator/DB0/Flip3/Q
                                                       Inst_Image_Generator/Pulse_d/clear<19>3
    SLICE_X49Y98.C2      net (fanout=2)        0.817   Inst_Image_Generator/Pulse_d/clear<19>2
    SLICE_X49Y98.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/clear<19>4
    SLICE_X50Y101.SR     net (fanout=21)       0.895   Inst_Image_Generator/pulse_debounce
    SLICE_X50Y101.CLK    Tsrck                 0.524   Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_Image_Generator/Pulse_d/count_16
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (1.228ns logic, 2.540ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/Pulse_d/count_17 (SLICE_X50Y101.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.798ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/Pulse_d/count_1 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.028ns (Levels of Logic = 2)
  Clock Path Skew:      -0.139ns (1.495 - 1.634)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/Pulse_d/count_1 to Inst_Image_Generator/Pulse_d/count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y98.BQ      Tcko                  0.456   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/count_1
    SLICE_X51Y97.C2      net (fanout=2)        1.006   Inst_Image_Generator/Pulse_d/count<1>
    SLICE_X51Y97.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>
                                                       Inst_Image_Generator/Pulse_d/clear<19>1
    SLICE_X49Y98.C4      net (fanout=2)        0.899   Inst_Image_Generator/Pulse_d/clear<19>
    SLICE_X49Y98.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/clear<19>4
    SLICE_X50Y101.SR     net (fanout=21)       0.895   Inst_Image_Generator/pulse_debounce
    SLICE_X50Y101.CLK    Tsrck                 0.524   Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_Image_Generator/Pulse_d/count_17
    -------------------------------------------------  ---------------------------
    Total                                      4.028ns (1.228ns logic, 2.800ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.928ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/Pulse_d/count_3 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.901ns (Levels of Logic = 2)
  Clock Path Skew:      -0.136ns (1.495 - 1.631)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/Pulse_d/count_3 to Inst_Image_Generator/Pulse_d/count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y96.AQ      Tcko                  0.518   Inst_Image_Generator/Pulse_d/count<6>
                                                       Inst_Image_Generator/Pulse_d/count_3
    SLICE_X51Y97.C1      net (fanout=2)        0.817   Inst_Image_Generator/Pulse_d/count<3>
    SLICE_X51Y97.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/clear<19>
                                                       Inst_Image_Generator/Pulse_d/clear<19>1
    SLICE_X49Y98.C4      net (fanout=2)        0.899   Inst_Image_Generator/Pulse_d/clear<19>
    SLICE_X49Y98.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/clear<19>4
    SLICE_X50Y101.SR     net (fanout=21)       0.895   Inst_Image_Generator/pulse_debounce
    SLICE_X50Y101.CLK    Tsrck                 0.524   Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_Image_Generator/Pulse_d/count_17
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.290ns logic, 2.611ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.060ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_Image_Generator/Pulse_d/count_8 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_17 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.768ns (Levels of Logic = 2)
  Clock Path Skew:      -0.137ns (1.495 - 1.632)
  Source Clock:         Clk_BUFGP rising at 0.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_Image_Generator/Pulse_d/count_8 to Inst_Image_Generator/Pulse_d/count_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.BQ      Tcko                  0.456   Inst_Image_Generator/Pulse_d/count<10>
                                                       Inst_Image_Generator/Pulse_d/count_8
    SLICE_X51Y98.B1      net (fanout=2)        0.828   Inst_Image_Generator/Pulse_d/count<8>
    SLICE_X51Y98.B       Tilo                  0.124   Inst_Image_Generator/DB0/Flip3/Q
                                                       Inst_Image_Generator/Pulse_d/clear<19>3
    SLICE_X49Y98.C2      net (fanout=2)        0.817   Inst_Image_Generator/Pulse_d/clear<19>2
    SLICE_X49Y98.C       Tilo                  0.124   Inst_Image_Generator/Pulse_d/count<2>
                                                       Inst_Image_Generator/Pulse_d/clear<19>4
    SLICE_X50Y101.SR     net (fanout=21)       0.895   Inst_Image_Generator/pulse_debounce
    SLICE_X50Y101.CLK    Tsrck                 0.524   Inst_Image_Generator/Pulse_d/count<19>
                                                       Inst_Image_Generator/Pulse_d/count_17
    -------------------------------------------------  ---------------------------
    Total                                      3.768ns (1.228ns logic, 2.540ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/Pulse_d/count_12 (SLICE_X50Y100.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.054ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_10 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.318ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_10 to Inst_Image_Generator/Pulse_d/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<10>
                                                       Inst_Image_Generator/Pulse_d/count_10
    SLICE_X50Y99.C5      net (fanout=2)        0.101   Inst_Image_Generator/Pulse_d/count<10>
    SLICE_X50Y99.COUT    Topcyc                0.156   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count<10>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CLK    Tckcin      (-Th)     0.081   Inst_Image_Generator/Pulse_d/count<15>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<15>
                                                       Inst_Image_Generator/Pulse_d/count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.318ns (0.216ns logic, 0.102ns route)
                                                       (67.9% logic, 32.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_11 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.387ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_11 to Inst_Image_Generator/Pulse_d/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y99.DQ      Tcko                  0.164   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count_11
    SLICE_X50Y99.D3      net (fanout=2)        0.149   Inst_Image_Generator/Pulse_d/count<11>
    SLICE_X50Y99.COUT    Topcyd                0.154   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count<11>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CLK    Tckcin      (-Th)     0.081   Inst_Image_Generator/Pulse_d/count<15>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<15>
                                                       Inst_Image_Generator/Pulse_d/count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.387ns (0.237ns logic, 0.150ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_8 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.403ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_8 to Inst_Image_Generator/Pulse_d/count_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.BQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<10>
                                                       Inst_Image_Generator/Pulse_d/count_8
    SLICE_X50Y99.A4      net (fanout=2)        0.152   Inst_Image_Generator/Pulse_d/count<8>
    SLICE_X50Y99.COUT    Topcya                0.190   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count<8>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CLK    Tckcin      (-Th)     0.081   Inst_Image_Generator/Pulse_d/count<15>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<15>
                                                       Inst_Image_Generator/Pulse_d/count_12
    -------------------------------------------------  ---------------------------
    Total                                      0.403ns (0.250ns logic, 0.153ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/Pulse_d/count_14 (SLICE_X50Y100.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_10 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.331ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_10 to Inst_Image_Generator/Pulse_d/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<10>
                                                       Inst_Image_Generator/Pulse_d/count_10
    SLICE_X50Y99.C5      net (fanout=2)        0.101   Inst_Image_Generator/Pulse_d/count<10>
    SLICE_X50Y99.COUT    Topcyc                0.156   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count<10>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CLK    Tckcin      (-Th)     0.068   Inst_Image_Generator/Pulse_d/count<15>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<15>
                                                       Inst_Image_Generator/Pulse_d/count_14
    -------------------------------------------------  ---------------------------
    Total                                      0.331ns (0.229ns logic, 0.102ns route)
                                                       (69.2% logic, 30.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.136ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_11 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_11 to Inst_Image_Generator/Pulse_d/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y99.DQ      Tcko                  0.164   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count_11
    SLICE_X50Y99.D3      net (fanout=2)        0.149   Inst_Image_Generator/Pulse_d/count<11>
    SLICE_X50Y99.COUT    Topcyd                0.154   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count<11>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CLK    Tckcin      (-Th)     0.068   Inst_Image_Generator/Pulse_d/count<15>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<15>
                                                       Inst_Image_Generator/Pulse_d/count_14
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.250ns logic, 0.150ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.152ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_8 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.416ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_8 to Inst_Image_Generator/Pulse_d/count_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.BQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<10>
                                                       Inst_Image_Generator/Pulse_d/count_8
    SLICE_X50Y99.A4      net (fanout=2)        0.152   Inst_Image_Generator/Pulse_d/count<8>
    SLICE_X50Y99.COUT    Topcya                0.190   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count<8>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CLK    Tckcin      (-Th)     0.068   Inst_Image_Generator/Pulse_d/count<15>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<15>
                                                       Inst_Image_Generator/Pulse_d/count_14
    -------------------------------------------------  ---------------------------
    Total                                      0.416ns (0.263ns logic, 0.153ns route)
                                                       (63.2% logic, 36.8% route)

--------------------------------------------------------------------------------

Paths for end point Inst_Image_Generator/Pulse_d/count_13 (SLICE_X50Y100.CIN), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.090ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_10 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.354ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_10 to Inst_Image_Generator/Pulse_d/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.DQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<10>
                                                       Inst_Image_Generator/Pulse_d/count_10
    SLICE_X50Y99.C5      net (fanout=2)        0.101   Inst_Image_Generator/Pulse_d/count<10>
    SLICE_X50Y99.COUT    Topcyc                0.156   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count<10>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CLK    Tckcin      (-Th)     0.045   Inst_Image_Generator/Pulse_d/count<15>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<15>
                                                       Inst_Image_Generator/Pulse_d/count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.354ns (0.252ns logic, 0.102ns route)
                                                       (71.2% logic, 28.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.159ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_11 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_11 to Inst_Image_Generator/Pulse_d/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y99.DQ      Tcko                  0.164   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count_11
    SLICE_X50Y99.D3      net (fanout=2)        0.149   Inst_Image_Generator/Pulse_d/count<11>
    SLICE_X50Y99.COUT    Topcyd                0.154   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count<11>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CLK    Tckcin      (-Th)     0.045   Inst_Image_Generator/Pulse_d/count<15>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<15>
                                                       Inst_Image_Generator/Pulse_d/count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.273ns logic, 0.150ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_Image_Generator/Pulse_d/count_8 (FF)
  Destination:          Inst_Image_Generator/Pulse_d/count_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.439ns (Levels of Logic = 2)
  Clock Path Skew:      0.264ns (0.829 - 0.565)
  Source Clock:         Clk_BUFGP rising at 10.000ns
  Destination Clock:    Clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_Image_Generator/Pulse_d/count_8 to Inst_Image_Generator/Pulse_d/count_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y99.BQ      Tcko                  0.141   Inst_Image_Generator/Pulse_d/count<10>
                                                       Inst_Image_Generator/Pulse_d/count_8
    SLICE_X50Y99.A4      net (fanout=2)        0.152   Inst_Image_Generator/Pulse_d/count<8>
    SLICE_X50Y99.COUT    Topcya                0.190   Inst_Image_Generator/Pulse_d/count<11>
                                                       Inst_Image_Generator/Pulse_d/count<8>_rt
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CIN    net (fanout=1)        0.001   Inst_Image_Generator/Pulse_d/Mcount_count_cy<11>
    SLICE_X50Y100.CLK    Tckcin      (-Th)     0.045   Inst_Image_Generator/Pulse_d/count<15>
                                                       Inst_Image_Generator/Pulse_d/Mcount_count_cy<15>
                                                       Inst_Image_Generator/Pulse_d/count_13
    -------------------------------------------------  ---------------------------
    Total                                      0.439ns (0.286ns logic, 0.153ns route)
                                                       (65.1% logic, 34.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: Clk_BUFGP/BUFG/I0
  Logical resource: Clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: Clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_VGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_VGA_Control/Hcount/count_2/CK
  Location pin: SLICE_X62Y106.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_VGA_Control/Hcount/count<3>/CLK
  Logical resource: Inst_VGA_Control/Hcount/count_2/CK
  Location pin: SLICE_X62Y106.CLK
  Clock network: Clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk            |    4.357|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1846 paths, 0 nets, and 319 connections

Design statistics:
   Minimum period:   4.357ns{1}   (Maximum frequency: 229.516MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Oct 26 16:30:30 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 670 MB



