

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-90ec3399763d7c8512cfe7dc193473086c38ca38_modified_2.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:1:128:256,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                  257 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    1 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    1 # Seperate_Write_Queue_Enable
-dram_write_queue_size           128:108:32 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size e7a8026e2cad0e1eadf41911b2f660f8  /root/gpgpu-sim_distribution/test/ISPASS/BFS/ispass-2009-BFS
Extracting PTX file and ptxas options    1: ispass-2009-BFS.1.sm_30.ptx -arch=sm_30
Extracting PTX file and ptxas options    2: ispass-2009-BFS.2.sm_35.ptx -arch=sm_35
Extracting PTX file and ptxas options    3: ispass-2009-BFS.3.sm_50.ptx -arch=sm_50
Extracting PTX file and ptxas options    4: ispass-2009-BFS.4.sm_60.ptx -arch=sm_60
Extracting PTX file and ptxas options    5: ispass-2009-BFS.5.sm_62.ptx -arch=sm_62

-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/BFS/ispass-2009-BFS
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/BFS/ispass-2009-BFS
10.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/BFS/ispass-2009-BFS
Running md5sum using "md5sum /root/gpgpu-sim_distribution/test/ISPASS/BFS/ispass-2009-BFS "
self exe links to: /root/gpgpu-sim_distribution/test/ISPASS/BFS/ispass-2009-BFS
Extracting specific PTX file named ispass-2009-BFS.1.sm_30.ptx 
Extracting specific PTX file named ispass-2009-BFS.2.sm_35.ptx 
Extracting specific PTX file named ispass-2009-BFS.3.sm_50.ptx 
Extracting specific PTX file named ispass-2009-BFS.4.sm_60.ptx 
Extracting specific PTX file named ispass-2009-BFS.5.sm_62.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Parsing ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Warning %p0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %p5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:25 skipping new declaration
GPGPU-Sim PTX: Warning %rs0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %rs5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:26 skipping new declaration
GPGPU-Sim PTX: Warning %r0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %r24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:27 skipping new declaration
GPGPU-Sim PTX: Warning %rd0 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd1 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd2 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd3 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd4 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd5 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd6 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd7 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd8 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd9 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd10 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd11 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd12 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd13 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd14 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd15 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd16 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd17 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd18 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd19 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd20 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd21 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd22 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd23 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd24 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd25 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd26 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd27 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd28 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd29 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd30 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd31 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd32 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd33 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd34 was declared previous at ispass-2009-BFS.1.sm_30.ptx:28 skipping new declaration
GPGPU-Sim PTX: Warning %rd35 was declared previous at ispass-2009-BFS.2.sm_35.ptx:28 skipping new declaration
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.1.sm_30.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.2.sm_35.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.3.sm_50.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.4.sm_60.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
GPGPU-Sim PTX: Loading PTXInfo from ispass-2009-BFS.5.sm_62.ptx
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=19, lmem=0, smem=0, cmem=372
Reading File
Input file: graph65536.txt
Read File
Copied Everything to GPU memory
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x840 (ispass-2009-BFS.5.sm_62.ptx:43) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x870 (ispass-2009-BFS.5.sm_62.ptx:50) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8d8 (ispass-2009-BFS.5.sm_62.ptx:64) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x950 (ispass-2009-BFS.5.sm_62.ptx:82) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9a8 (ispass-2009-BFS.5.sm_62.ptx:96) add.s64 %rd35, %rd35, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c8 (ispass-2009-BFS.5.sm_62.ptx:100) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d0 (ispass-2009-BFS.5.sm_62.ptx:103) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6114
gpu_sim_insn = 1245363
gpu_ipc =     203.6904
gpu_tot_sim_cycle = 6114
gpu_tot_sim_insn = 1245363
gpu_tot_ipc =     203.6904
gpu_tot_issued_cta = 256
gpu_occupancy = 32.9792% 
gpu_tot_occupancy = 32.9792% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3449
partiton_level_parallism_total  =       0.3449
partiton_level_parallism_util =      10.9275
partiton_level_parallism_util_total  =      10.9275
L2_BW  =      13.2459 GB/Sec
L2_BW_total  =      13.2459 GB/Sec
gpu_total_sim_rate=138373

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 98, Miss = 90, Miss_rate = 0.918, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 56, Miss = 56, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
GPGPU-Sim: synchronize waiting for inactive GPU simulation
	L1D_cache_core[38]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 48, Miss = 48, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2090
	L1D_total_cache_misses = 2082
	L1D_total_cache_miss_rate = 0.9962
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.044
L1C_cache:
GPGPU-Sim API: Stream Manager State
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1536
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2064
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26

Total_core_cache_fail_stats:
ctas_completed 256, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
210, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 20, 
bypassed load instructions: 26
gpgpu_n_tot_thrd_icount = 1316800
gpgpu_n_tot_w_icount = 41150
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2083
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:41440	W0_Idle:20587	W0_Scoreboard:82079	W1:190	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
single_issue_nums: WS0:10430	WS1:10240	WS2:10240	WS3:10240	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16664 {8:2083,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83320 {40:2083,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
maxmflatency = 257 
max_icnt2mem_latency = 93 
maxmrqlatency = 0 
max_icnt2sh_latency = 8 
averagemflatency = 213 
avg_icnt2mem_latency = 48 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2104 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	26 	0 	0 	387 	1248 	448 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1925 	183 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[1]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[2]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[3]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[4]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[5]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[6]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[7]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 0/0 = nan
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        167         0       187       187         0         0         0         0         0         0       243       247         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       244       245       187         0         0         0
dram[2]:        187         0         0         0         0         0         0         0         0         0       232       256         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       236       257         0       187       187         0
dram[4]:          0         0         0         0         0         0         0         0         0         0       241       253         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       241       247         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0       232       254       187         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0       236       257       187         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0       244       245         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0       245       245         0       187       187         0
dram[10]:          0         0         0         0         0         0         0         0         0         0       246       236         0       187         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0       243       235         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0         0         0       238       244         0       187         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0       249       244         0         0         0         0
dram[14]:        187         0         0         0         0         0         0         0         0         0       247       236         0         0         0       187
dram[15]:          0         0         0         0         0         0         0         0         0         0       246       235         0         0         0       187
dram[16]:          0         0         0         0         0         0         0         0         0         0       241       254         0         0         0         0
dram[17]:          0         0         0         0         0         0         0         0         0         0       242       252         0         0         0         0
dram[18]:          0         0         0         0         0         0         0         0         0         0       235       243         0       187         0         0
dram[19]:          0         0       187         0         0         0         0         0         0         0       244       244         0         0         0         0
dram[20]:          0         0         0         0         0         0         0         0         0         0       242       254         0         0         0         0
dram[21]:          0         0         0         0         0         0         0         0         0         0       244       251         0       187         0         0
dram[22]:          0         0         0         0         0         0         0         0         0         0       235       244         0         0         0         0
dram[23]:          0         0         0         0         0         0         0         0         0         0       233       249         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=4331 n_nop=4331 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 4331i bk1: 0a 4331i bk2: 0a 4331i bk3: 0a 4331i bk4: 0a 4331i bk5: 0a 4331i bk6: 0a 4331i bk7: 0a 4331i bk8: 0a 4331i bk9: 0a 4331i bk10: 0a 4331i bk11: 0a 4331i bk12: 0a 4331i bk13: 0a 4331i bk14: 0a 4331i bk15: 0a 4331i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 4331 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 4331 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 4331 
n_nop = 4331 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 113, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 114, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 65, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 2, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 64, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 89, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 80, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2109
L2_total_cache_misses = 0
L2_total_cache_miss_rate = 0.0000
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 26
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2083
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 26
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2109
icnt_total_pkts_simt_to_mem=2109
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2109
Req_Network_cycles = 6114
Req_Network_injected_packets_per_cycle =       0.3449 
Req_Network_conflicts_per_cycle =       0.3780
Req_Network_conflicts_per_cycle_util =      11.9741
Req_Bank_Level_Parallism =      10.9275
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.2218
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0072

Reply_Network_injected_packets_num = 2109
Reply_Network_cycles = 6114
Reply_Network_injected_packets_per_cycle =        0.3449
Reply_Network_conflicts_per_cycle =        0.0679
Reply_Network_conflicts_per_cycle_util =       2.1392
Reply_Bank_Level_Parallism =      10.8711
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0035
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0086
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 138373 (inst/sec)
gpgpu_simulation_rate = 679 (cycle/sec)
gpgpu_silicon_slowdown = 1767304x
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 7761
gpu_sim_insn = 1246384
gpu_ipc =     160.5958
gpu_tot_sim_cycle = 13875
gpu_tot_sim_insn = 2491747
gpu_tot_ipc =     179.5854
gpu_tot_issued_cta = 512
gpu_occupancy = 20.7150% 
gpu_tot_occupancy = 25.3672% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.3116
partiton_level_parallism_total  =       0.3263
partiton_level_parallism_util =       4.9347
partiton_level_parallism_util_total  =       6.6281
L2_BW  =      11.9638 GB/Sec
L2_BW_total  =      12.5288 GB/Sec
gpu_total_sim_rate=131144

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 146, Miss = 138, Miss_rate = 0.945, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 150, Miss = 137, Miss_rate = 0.913, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 190, Miss = 174, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 144, Miss = 133, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 144, Miss = 133, Miss_rate = 0.924, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 137, Miss = 131, Miss_rate = 0.956, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 104, Miss = 104, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 126, Miss = 120, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 124, Miss = 117, Miss_rate = 0.944, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 96, Miss = 96, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 4433
	L1D_total_cache_misses = 4355
	L1D_total_cache_miss_rate = 0.9824
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.034
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1105
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 3073
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4247
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186

Total_core_cache_fail_stats:
ctas_completed 512, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
230, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 20, 20, 20, 20, 20, 20, 20, 20, 
bypassed load instructions: 163
gpgpu_n_tot_thrd_icount = 2668224
gpgpu_n_tot_w_icount = 83382
gpgpu_n_stall_shd_mem = 0
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4341
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 917504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:83209	W0_Idle:129474	W0_Scoreboard:192099	W1:1462	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:81920
single_issue_nums: WS0:21252	WS1:20915	WS2:20576	WS3:20639	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 34728 {8:4341,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 173640 {40:4341,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
maxmflatency = 307 
max_icnt2mem_latency = 94 
maxmrqlatency = 2 
max_icnt2sh_latency = 9 
averagemflatency = 210 
avg_icnt2mem_latency = 45 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 2 
mrq_lat_table:0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4510 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	163 	0 	0 	1070 	2395 	899 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	4154 	369 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0       835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[1]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[2]:       nan       nan       nan  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[3]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[4]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[5]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[6]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[7]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 1/1 = 1.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 1
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none        1656    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        167         0       187       187       166         0         0         0       187         0       243       252       187         0         0       187
dram[1]:          0         0         0         0         0         0         0         0       187         0       244       259       187         0       187         0
dram[2]:        187         0         0       307         0         0         0         0         0       167       232       256         0       187         0         0
dram[3]:        187       187       187         0         0         0         0         0         0         0       236       258       187       187       187         0
dram[4]:          0       187         0       187         0         0         0         0         0         0       241       253       187       187         0         0
dram[5]:        187         0         0         0         0         0       187         0       187         0       241       252       187         0         0         0
dram[6]:        187       187         0         0         0         0         0         0         0         0       232       254       188         0         0       187
dram[7]:          0       167       187         0         0         0         0         0         0         0       236       258       187       187       187       187
dram[8]:          0         0         0       167         0         0         0         0         0         0       252       245         0         0       187         0
dram[9]:        166         0         0         0         0         0         0         0         0         0       245       245         0       187       187         0
dram[10]:          0       187         0         0         0         0         0         0         0         0       249       236       187       187         0         0
dram[11]:        187       187         0         0         0         0         0         0         0         0       258       235       187       187         0       187
dram[12]:        187         0         0         0         0       167         0         0         0         0       247       244       187       187         0         0
dram[13]:        187       187         0         0       167         0         0         0         0         0       257       245         0         0       166         0
dram[14]:        187         0         0         0         0         0         0         0         0         0       252       236       187       187       187       187
dram[15]:          0       187         0         0         0         0         0         0         0         0       251       235       187       187         0       187
dram[16]:          0         0         0         0         0         0         0         0         0         0       241       256       187       187         0         0
dram[17]:          0         0         0       187         0         0         0         0         0         0       244       252       187       187       187         0
dram[18]:          0         0         0       187         0         0         0         0         0         0       242       252         0       187         0         0
dram[19]:        187         0       187         0         0         0         0         0         0         0       244       251       187       187         0         0
dram[20]:          0         0         0       187         0         0         0         0         0         0       249       254       187         0       187         0
dram[21]:          0         0         0         0         0         0         0         0         0         0       244       251       187       187         0         0
dram[22]:          0         0         0       166         0         0         0         0         0         0       255       247       187       187         0         0
dram[23]:          0         0       187         0         0         0         0         0         0         0       242       251       187         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9826 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001018
n_activity=40 dram_eff=0.025
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 1a 9816i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000102 
total_CMD = 9828 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 9815 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9826 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000102 
CoL_Bus_Util = 0.000102 
Either_Row_CoL_Bus_Util = 0.000204 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=9828 n_nop=9828 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 9828i bk1: 0a 9828i bk2: 0a 9828i bk3: 0a 9828i bk4: 0a 9828i bk5: 0a 9828i bk6: 0a 9828i bk7: 0a 9828i bk8: 0a 9828i bk9: 0a 9828i bk10: 0a 9828i bk11: 0a 9828i bk12: 0a 9828i bk13: 0a 9828i bk14: 0a 9828i bk15: 0a 9828i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 9828 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 9828 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 9828 
n_nop = 9828 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 79, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 240, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 235, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 14, Miss = 1, Miss_rate = 0.071, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 227, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 230, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 224, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 27, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 15, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 11, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 129, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 5, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 159, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 9, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 141, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 7, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 8, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 130, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 3, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 163, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 161, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 172, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 25, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 162, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 160, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 4527
L2_total_cache_misses = 1
L2_total_cache_miss_rate = 0.0002
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4340
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 186
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.007
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=4527
icnt_total_pkts_simt_to_mem=4527
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 4527
Req_Network_cycles = 13875
Req_Network_injected_packets_per_cycle =       0.3263 
Req_Network_conflicts_per_cycle =       0.3388
Req_Network_conflicts_per_cycle_util =       6.8829
Req_Bank_Level_Parallism =       6.6281
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1906
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0068

Reply_Network_injected_packets_num = 4527
Reply_Network_cycles = 13875
Reply_Network_injected_packets_per_cycle =        0.3263
Reply_Network_conflicts_per_cycle =        0.0597
Reply_Network_conflicts_per_cycle_util =       1.2085
Reply_Bank_Level_Parallism =       6.5991
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0030
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0082
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 131144 (inst/sec)
gpgpu_simulation_rate = 730 (cycle/sec)
gpgpu_silicon_slowdown = 1643835x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 8395
gpu_sim_insn = 1252584
gpu_ipc =     149.2060
gpu_tot_sim_cycle = 22270
gpu_tot_sim_insn = 3744331
gpu_tot_ipc =     168.1334
gpu_tot_issued_cta = 768
gpu_occupancy = 8.7468% 
gpu_tot_occupancy = 14.8613% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.5101
partiton_level_parallism_total  =       0.3956
partiton_level_parallism_util =       2.2027
partiton_level_parallism_util_total  =       3.3533
L2_BW  =      19.5865 GB/Sec
L2_BW_total  =      15.1893 GB/Sec
gpu_total_sim_rate=120784

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 278, Miss = 248, Miss_rate = 0.892, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 210, Miss = 197, Miss_rate = 0.938, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 249, Miss = 228, Miss_rate = 0.916, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 234, Miss = 213, Miss_rate = 0.910, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 264, Miss = 232, Miss_rate = 0.879, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 196, Miss = 190, Miss_rate = 0.969, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 160, Miss = 160, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 174, Miss = 168, Miss_rate = 0.966, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 226, Miss = 205, Miss_rate = 0.907, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 284, Miss = 252, Miss_rate = 0.887, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 175, Miss = 171, Miss_rate = 0.977, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 186, Miss = 177, Miss_rate = 0.952, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 216, Miss = 200, Miss_rate = 0.926, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 264, Miss = 237, Miss_rate = 0.898, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 281, Miss = 257, Miss_rate = 0.915, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 190, Miss = 183, Miss_rate = 0.963, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 174, Miss = 169, Miss_rate = 0.971, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 205, Miss = 195, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 165, Miss = 163, Miss_rate = 0.988, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 268, Miss = 234, Miss_rate = 0.873, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 250, Miss = 220, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 192, Miss = 181, Miss_rate = 0.943, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 272, Miss = 238, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 219, Miss = 204, Miss_rate = 0.932, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 185, Miss = 179, Miss_rate = 0.968, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 302, Miss = 257, Miss_rate = 0.851, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 210, Miss = 193, Miss_rate = 0.919, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 152, Miss = 152, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 242, Miss = 218, Miss_rate = 0.901, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 180, Miss = 173, Miss_rate = 0.961, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 232, Miss = 216, Miss_rate = 0.931, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 232, Miss = 212, Miss_rate = 0.914, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 205, Miss = 195, Miss_rate = 0.951, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 8344
	L1D_total_cache_misses = 7789
	L1D_total_cache_miss_rate = 0.9335
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 497
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2043
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 4637
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 58
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167

Total_core_cache_fail_stats:
ctas_completed 768, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
250, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 345, 60, 60, 60, 60, 60, 60, 60, 60, 60, 60, 20, 20, 20, 20, 20, 20, 20, 20, 
bypassed load instructions: 963
gpgpu_n_tot_thrd_icount = 4224064
gpgpu_n_tot_w_icount = 132002
gpgpu_n_stall_shd_mem = 45
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7642
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1376256
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 27
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 18
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:124934	W0_Idle:613923	W0_Scoreboard:455297	W1:8940	W2:182	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
single_issue_nums: WS0:33472	WS1:33465	WS2:32046	WS3:33019	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 61136 {8:7642,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 305680 {40:7642,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
maxmflatency = 307 
max_icnt2mem_latency = 97 
maxmrqlatency = 11 
max_icnt2sh_latency = 9 
averagemflatency = 202 
avg_icnt2mem_latency = 38 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:2 	2 	0 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8778 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	961 	2 	0 	2961 	3565 	1320 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	8225 	578 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	45 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0       824         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0       753         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0       835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       729         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       nan       nan  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[1]:       nan  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[2]:       nan       nan       nan  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[3]:  2.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[4]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[5]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[6]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[7]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 5/4 = 1.250000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 5
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none        3779    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none        4541    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none        1843    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       3563    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        188       187       307       189       166         0       187       187       187         0       243       252       187       188       187       187
dram[1]:        187       307       187       167       187         0       167         0       187         0       244       259       188       187       187       187
dram[2]:        187       188         0       307         0         0       188       187         0       167       240       258       187       187       187       187
dram[3]:        307       187       187       187         0       167         0         0       167       167       236       258       187       188       187       187
dram[4]:        188       188       187       187         0         0         0         0       169         0       241       253       187       187       187       187
dram[5]:        187       187       187       187         0       187       187         0       187       166       248       261       188       187       187       187
dram[6]:        187       187       187         0       167         0       167         0         0         0       232       256       188       187       187       187
dram[7]:        187       187       187       187       167         0         0       187         0         0       236       258       187       188       187       187
dram[8]:        187       187         0       167         0         0         0       187       167         0       252       245       187       187       187       187
dram[9]:        187       187         0         0       167         0       187       167         0       167       246       245       187       187       187       187
dram[10]:        187       187         0         0         0         0         0         0         0         0       249       236       187       187       187         0
dram[11]:        187       187         0         0       167         0         0       187         0         0       258       235       187       187       187       187
dram[12]:        187       188         0       167       187       167         0         0         0         0       247       248       187       187       187       187
dram[13]:        187       187         0         0       167         0         0         0         0         0       257       245       187       187       187       187
dram[14]:        187       187         0         0         0         0         0       187         0       166       252       236       188       187       187       187
dram[15]:        187       187       166         0         0         0         0       187       187         0       251       235       188       187         0       187
dram[16]:        187         0         0       187         0         0         0         0         0         0       247       256       187       187         0       187
dram[17]:          0       187         0       187         0         0       167         0         0         0       244       256       187       187       187       187
dram[18]:        187       166       187       187       167         0         0         0         0         0       242       252       187       187       187         0
dram[19]:        187       187       188         0         0         0         0         0         0         0       244       251       187       187         0       187
dram[20]:        187       187       187       187         0         0         0         0         0         0       249       254       187       187       187       187
dram[21]:        187       187       187       167         0         0       167         0         0       187       244       251       187       187       187       187
dram[22]:        187       187       188       166         0         0         0         0       166         0       255       258       187       187       188         0
dram[23]:        187       187       187       187         0         0       166         0       166         0       242       251       187       187       187         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15772 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.34e-05
n_activity=40 dram_eff=0.025
bk0: 0a 15774i bk1: 0a 15774i bk2: 1a 15762i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000063 
total_CMD = 15774 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 15761 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15772 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15772 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.34e-05
n_activity=40 dram_eff=0.025
bk0: 0a 15774i bk1: 1a 15762i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000063 
total_CMD = 15774 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 15761 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15772 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15772 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=6.34e-05
n_activity=40 dram_eff=0.025
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 1a 15762i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000063 
total_CMD = 15774 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 15761 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15772 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.000063 
Either_Row_CoL_Bus_Util = 0.000127 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15771 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001268
n_activity=40 dram_eff=0.05
bk0: 2a 15761i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000127 
total_CMD = 15774 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 15759 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15771 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000063 
CoL_Bus_Util = 0.000127 
Either_Row_CoL_Bus_Util = 0.000190 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000443768
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15774 n_nop=15774 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 15774i bk1: 0a 15774i bk2: 0a 15774i bk3: 0a 15774i bk4: 0a 15774i bk5: 0a 15774i bk6: 0a 15774i bk7: 0a 15774i bk8: 0a 15774i bk9: 0a 15774i bk10: 0a 15774i bk11: 0a 15774i bk12: 0a 15774i bk13: 0a 15774i bk14: 0a 15774i bk15: 0a 15774i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 15774 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 15774 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 15774 
n_nop = 15774 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 432, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 387, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 119, Miss = 1, Miss_rate = 0.008, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 382, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 56, Miss = 1, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 407, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 112, Miss = 2, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 419, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 403, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 396, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 70, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 380, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 75, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 398, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 44, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 212, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 43, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 263, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 29, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 205, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 238, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 58, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 31, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 221, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 22, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 213, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 33, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 232, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 42, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 285, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 66, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 258, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 50, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 39, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 255, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 74, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 280, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 54, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 276, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 40, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 275, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 8809
L2_total_cache_misses = 5
L2_total_cache_miss_rate = 0.0006
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7637
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1167
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7642
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1167
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.008
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=8809
icnt_total_pkts_simt_to_mem=8809
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 8809
Req_Network_cycles = 22270
Req_Network_injected_packets_per_cycle =       0.3956 
Req_Network_conflicts_per_cycle =       0.3147
Req_Network_conflicts_per_cycle_util =       2.6681
Req_Bank_Level_Parallism =       3.3533
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1755
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0082

Reply_Network_injected_packets_num = 8809
Reply_Network_cycles = 22270
Reply_Network_injected_packets_per_cycle =        0.3956
Reply_Network_conflicts_per_cycle =        0.0572
Reply_Network_conflicts_per_cycle_util =       0.4809
Reply_Bank_Level_Parallism =       3.3279
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0028
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0099
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 120784 (inst/sec)
gpgpu_simulation_rate = 718 (cycle/sec)
gpgpu_silicon_slowdown = 1671309x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 10867
gpu_sim_insn = 1291294
gpu_ipc =     118.8271
gpu_tot_sim_cycle = 33137
gpu_tot_sim_insn = 5035625
gpu_tot_ipc =     151.9638
gpu_tot_issued_cta = 1024
gpu_occupancy = 6.8522% 
gpu_tot_occupancy = 10.0542% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.4466
partiton_level_parallism_total  =       0.7402
partiton_level_parallism_util =       2.8634
partiton_level_parallism_util_total  =       3.0219
L2_BW  =      55.5487 GB/Sec
L2_BW_total  =      28.4248 GB/Sec
gpu_total_sim_rate=100712

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 817, Miss = 663, Miss_rate = 0.812, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 463, Miss = 393, Miss_rate = 0.849, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 553, Miss = 468, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 604, Miss = 503, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 752, Miss = 592, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 575, Miss = 477, Miss_rate = 0.830, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 403, Miss = 358, Miss_rate = 0.888, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 597, Miss = 489, Miss_rate = 0.819, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 649, Miss = 540, Miss_rate = 0.832, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 662, Miss = 548, Miss_rate = 0.828, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 461, Miss = 392, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 474, Miss = 410, Miss_rate = 0.865, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 706, Miss = 575, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 391, Miss = 355, Miss_rate = 0.908, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 704, Miss = 566, Miss_rate = 0.804, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 642, Miss = 529, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 681, Miss = 552, Miss_rate = 0.811, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 672, Miss = 561, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 684, Miss = 552, Miss_rate = 0.807, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 440, Miss = 385, Miss_rate = 0.875, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 556, Miss = 464, Miss_rate = 0.835, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 523, Miss = 438, Miss_rate = 0.837, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 538, Miss = 445, Miss_rate = 0.827, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 488, Miss = 409, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 792, Miss = 633, Miss_rate = 0.799, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 358, Miss = 315, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 527, Miss = 438, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 460, Miss = 394, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 538, Miss = 454, Miss_rate = 0.844, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 433, Miss = 381, Miss_rate = 0.880, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 514, Miss = 427, Miss_rate = 0.831, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 585, Miss = 476, Miss_rate = 0.814, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 390, Miss = 336, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 352, Miss = 311, Miss_rate = 0.884, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 526, Miss = 448, Miss_rate = 0.852, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 407, Miss = 351, Miss_rate = 0.862, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 376, Miss = 327, Miss_rate = 0.870, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 447, Miss = 387, Miss_rate = 0.866, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 615, Miss = 507, Miss_rate = 0.824, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 524, Miss = 450, Miss_rate = 0.859, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 21879
	L1D_total_cache_misses = 18299
	L1D_total_cache_miss_rate = 0.8364
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5154
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 6351
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 352
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6787
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 7
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14733
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7146

Total_core_cache_fail_stats:
ctas_completed 1024, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
270, 80, 80, 80, 80, 80, 80, 80, 218, 323, 80, 302, 80, 650, 80, 80, 80, 80, 80, 80, 80, 80, 80, 80, 20, 20, 20, 20, 20, 20, 20, 20, 
bypassed load instructions: 5884
gpgpu_n_tot_thrd_icount = 6983648
gpgpu_n_tot_w_icount = 218239
gpgpu_n_stall_shd_mem = 957
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 17383
gpgpu_n_mem_write_global = 7146
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 274617
gpgpu_n_store_insn = 7331
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1835008
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 612
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 345
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:166690	W0_Idle:1538346	W0_Scoreboard:1392637	W1:50734	W2:3568	W3:97	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:163840
single_issue_nums: WS0:54270	WS1:55692	WS2:54604	WS3:53673	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 139064 {8:17383,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 285840 {40:7146,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 695320 {40:17383,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 57168 {8:7146,}
maxmflatency = 336 
max_icnt2mem_latency = 171 
maxmrqlatency = 19 
max_icnt2sh_latency = 13 
averagemflatency = 192 
avg_icnt2mem_latency = 27 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 2 
mrq_lat_table:17 	15 	0 	2 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	24276 	253 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	5479 	180 	67 	11702 	5049 	1980 	72 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	23351 	1155 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	67 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       750       735       824       804         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:       769       753         0       804         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:       754         0       785       835         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       729         0         0       795         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       747       740       752       825         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0       737         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:       774       745       817       836         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:       740         0       745         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000  3.000000  4.000000  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[1]:  1.000000  1.000000       nan  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[2]:  2.000000       nan  1.000000  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[3]:  2.000000       nan       nan  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[4]:  3.000000  1.000000  2.000000  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[5]:       nan       nan  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[6]:  1.000000  2.000000  1.000000  1.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[7]:  2.000000       nan  3.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 37/23 = 1.608696
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         3         4         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         0         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         3         1         2         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         1         2         1         1         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         0         3         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 37
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11962      7601      3393    409402    none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:      14883      9229    none       11263    none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       8677    none        5491      6229    none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       8574    none      none        8605    none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       4319     12058      3556      4929    none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none        8746    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:      10472      9074      7954      8176    none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       5952    none        3649    none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        307       307       307       336       188       167       187       187       251       187       296       276       201       280       311       202
dram[1]:        308       307       192       307       187       170       311       236       233       187       324       280       201       192       288       228
dram[2]:        331       244       307       307       187       187       188       187       187       187       240       270       213       188       256       213
dram[3]:        307       188       244       307       187       172       187       171       188       187       241       296       195       278       194       222
dram[4]:        308       308       306       307       187       187       208       183       307       192       284       269       189       189       223       305
dram[5]:        284       240       306       187       172       187       187       182       187       184       312       261       199       194       198       194
dram[6]:        307       309       307       308       187       168       277       168       307       187       253       267       284       226       288       262
dram[7]:        319       207       306       197       187       180       187       219         0       188       291       258       226       188       290       251
dram[8]:        297       190       167       167         0       167         0       187       177         0       288       245       188       196       207       212
dram[9]:        228       190       182       167       167       166       196       245       188       187       297       247       189       188       188       202
dram[10]:        187       289         0         0       166       187       187       169         0       187       296       331       188       187       246       191
dram[11]:        322       324         0         0       167       167       187       187       177       187       281       235       236       188       188       323
dram[12]:        194       192         0       167       187       187       187       187       187       255       282       248       199       188       206       202
dram[13]:        291       198       187       167       187       167       178       246       187       194       275       273       187       187       243       243
dram[14]:        288       293       187       167       187       187       187       187       187       169       330       240       188       191       288       188
dram[15]:        200       296       166       167       187       187       187       187       187       187       276       235       188       192       244       213
dram[16]:        279       187       187       200       187       187         0       242       187       187       307       256       194       190       187       200
dram[17]:        187       193       187       241       206       187       167       187       187       187       287       256       190       287       188       188
dram[18]:        191       204       192       303       167       166       214         0       187       187       301       252       204       198       188       187
dram[19]:        187       187       188       273       166       187         0       258         0       168       244       285       188       188       188       193
dram[20]:        187       298       327       188       187       194         0       187       169         0       279       303       204       208       190       187
dram[21]:        187       207       187       283       167       187       167       244       168       199       245       289       188       192       187       255
dram[22]:        292       192       300       201         0       191       187       187       166       195       298       307       190       188       188       188
dram[23]:        240       187       299       187         0       187       179       187       167       187       254       327       319       188       187       303
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23458 n_act=4 n_pre=0 n_ref_event=0 n_req=9 n_rd=9 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003835
n_activity=129 dram_eff=0.06977
bk0: 1a 23459i bk1: 3a 23458i bk2: 4a 23457i bk3: 1a 23459i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555556
Row_Buffer_Locality_read = 0.555556
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.132075
Bank_Level_Parallism_Col = 1.120000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.120000 

BW Util details:
bwutil = 0.000383 
total_CMD = 23471 
util_bw = 9 
Wasted_Col = 44 
Wasted_Row = 0 
Idle = 23418 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23458 
Read = 9 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 9 
total_req = 9 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 9 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000383 
Either_Row_CoL_Bus_Util = 0.000554 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000043 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=4.26058e-05
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23465 n_act=3 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001278
n_activity=105 dram_eff=0.02857
bk0: 1a 23459i bk1: 1a 23459i bk2: 0a 23471i bk3: 1a 23459i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 23471 
util_bw = 3 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 23432 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23465 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 3 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000256 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23464 n_act=3 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001704
n_activity=102 dram_eff=0.03922
bk0: 2a 23458i bk1: 0a 23471i bk2: 1a 23459i bk3: 1a 23459i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.250000
Row_Buffer_Locality_read = 0.250000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000170 
total_CMD = 23471 
util_bw = 4 
Wasted_Col = 37 
Wasted_Row = 0 
Idle = 23430 

BW Util Bottlenecks: 
RCDc_limit = 36 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23464 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 3 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 3 
issued_total_col = 4 
Row_Bus_Util =  0.000128 
CoL_Bus_Util = 0.000170 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000468663
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23466 n_act=2 n_pre=0 n_ref_event=0 n_req=3 n_rd=3 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001278
n_activity=80 dram_eff=0.0375
bk0: 2a 23458i bk1: 0a 23471i bk2: 0a 23471i bk3: 1a 23459i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.333333
Row_Buffer_Locality_read = 0.333333
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000128 
total_CMD = 23471 
util_bw = 3 
Wasted_Col = 25 
Wasted_Row = 0 
Idle = 23443 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23466 
Read = 3 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 3 
total_req = 3 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 3 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.000128 
Either_Row_CoL_Bus_Util = 0.000213 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000298 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00029824
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23460 n_act=4 n_pre=0 n_ref_event=0 n_req=7 n_rd=7 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002982
n_activity=90 dram_eff=0.07778
bk0: 3a 23457i bk1: 1a 23459i bk2: 2a 23459i bk3: 1a 23459i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.428571
Row_Buffer_Locality_read = 0.428571
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.583333
Bank_Level_Parallism_Col = 1.558824
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.558824 

BW Util details:
bwutil = 0.000298 
total_CMD = 23471 
util_bw = 7 
Wasted_Col = 29 
Wasted_Row = 0 
Idle = 23435 

BW Util Bottlenecks: 
RCDc_limit = 44 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23460 
Read = 7 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 7 
total_req = 7 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 7 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000298 
Either_Row_CoL_Bus_Util = 0.000469 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000895 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000894721
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23469 n_act=1 n_pre=0 n_ref_event=0 n_req=1 n_rd=1 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=4.261e-05
n_activity=40 dram_eff=0.025
bk0: 0a 23471i bk1: 0a 23471i bk2: 1a 23459i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.000000
Row_Buffer_Locality_read = 0.000000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000043 
total_CMD = 23471 
util_bw = 1 
Wasted_Col = 12 
Wasted_Row = 0 
Idle = 23458 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23469 
Read = 1 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 1 
total_req = 1 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 1 
Row_Bus_Util =  0.000043 
CoL_Bus_Util = 0.000043 
Either_Row_CoL_Bus_Util = 0.000085 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23462 n_act=4 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000213
n_activity=105 dram_eff=0.04762
bk0: 1a 23459i bk1: 2a 23458i bk2: 1a 23459i bk3: 1a 23459i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.200000
Row_Buffer_Locality_read = 0.200000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 23471 
util_bw = 5 
Wasted_Col = 49 
Wasted_Row = 0 
Idle = 23417 

BW Util Bottlenecks: 
RCDc_limit = 48 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23462 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 4 
issued_total_col = 5 
Row_Bus_Util =  0.000170 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000383 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000426 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000426058
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23464 n_act=2 n_pre=0 n_ref_event=0 n_req=5 n_rd=5 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000213
n_activity=65 dram_eff=0.07692
bk0: 2a 23459i bk1: 0a 23471i bk2: 3a 23459i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.600000
Row_Buffer_Locality_read = 0.600000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.526316
Bank_Level_Parallism_Col = 1.500000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.500000 

BW Util details:
bwutil = 0.000213 
total_CMD = 23471 
util_bw = 5 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 23452 

BW Util Bottlenecks: 
RCDc_limit = 23 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23464 
Read = 5 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 5 
total_req = 5 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 5 
Row_Bus_Util =  0.000085 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000298 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=23471 n_nop=23471 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 23471i bk1: 0a 23471i bk2: 0a 23471i bk3: 0a 23471i bk4: 0a 23471i bk5: 0a 23471i bk6: 0a 23471i bk7: 0a 23471i bk8: 0a 23471i bk9: 0a 23471i bk10: 0a 23471i bk11: 0a 23471i bk12: 0a 23471i bk13: 0a 23471i bk14: 0a 23471i bk15: 0a 23471i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 23471 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 23471 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 23471 
n_nop = 23471 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2632, Miss = 9, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 803, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 482, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 895, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 399, Miss = 4, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 877, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 521, Miss = 3, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 788, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 433, Miss = 7, Miss_rate = 0.016, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 924, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 414, Miss = 1, Miss_rate = 0.002, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 847, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 516, Miss = 5, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 797, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 448, Miss = 5, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 744, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 265, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 415, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 293, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 486, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 238, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 393, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 231, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 468, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 226, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 479, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 235, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 494, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 246, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 483, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 221, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 425, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 264, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 558, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 247, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 579, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 294, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 536, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 203, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 451, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 561, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 286, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 502, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 349, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 523, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 267, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 524, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 24529
L2_total_cache_misses = 37
L2_total_cache_miss_rate = 0.0015
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 17346
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 2
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7146
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 17383
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 7146
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=24529
icnt_total_pkts_simt_to_mem=24529
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 24529
Req_Network_cycles = 33137
Req_Network_injected_packets_per_cycle =       0.7402 
Req_Network_conflicts_per_cycle =       0.4785
Req_Network_conflicts_per_cycle_util =       1.9536
Req_Bank_Level_Parallism =       3.0219
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.1844
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0154

Reply_Network_injected_packets_num = 24529
Reply_Network_cycles = 33137
Reply_Network_injected_packets_per_cycle =        0.7402
Reply_Network_conflicts_per_cycle =        0.0853
Reply_Network_conflicts_per_cycle_util =       0.3462
Reply_Bank_Level_Parallism =       3.0038
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0037
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0185
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 50 sec (50 sec)
gpgpu_simulation_rate = 100712 (inst/sec)
gpgpu_simulation_rate = 662 (cycle/sec)
gpgpu_silicon_slowdown = 1812688x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 16907
gpu_sim_insn = 1516391
gpu_ipc =      89.6901
gpu_tot_sim_cycle = 50044
gpu_tot_sim_insn = 6552016
gpu_tot_ipc =     130.9251
gpu_tot_issued_cta = 1280
gpu_occupancy = 17.9318% 
gpu_tot_occupancy = 14.3650% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       4.6136
partiton_level_parallism_total  =       2.0488
partiton_level_parallism_util =       6.1598
partiton_level_parallism_util_total  =       4.9341
L2_BW  =     177.1619 GB/Sec
L2_BW_total  =      78.6746 GB/Sec
gpu_total_sim_rate=75310

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1859, Miss = 1444, Miss_rate = 0.777, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 2034, Miss = 1570, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 2183, Miss = 1679, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1650, Miss = 1295, Miss_rate = 0.785, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 2262, Miss = 1720, Miss_rate = 0.760, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 2287, Miss = 1747, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1989, Miss = 1558, Miss_rate = 0.783, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1916, Miss = 1494, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 2477, Miss = 1899, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 2276, Miss = 1772, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 2326, Miss = 1790, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 2159, Miss = 1671, Miss_rate = 0.774, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 2456, Miss = 1887, Miss_rate = 0.768, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1820, Miss = 1420, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 2026, Miss = 1576, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1996, Miss = 1534, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 2356, Miss = 1792, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 2689, Miss = 2051, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 2588, Miss = 1984, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 2026, Miss = 1578, Miss_rate = 0.779, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 2440, Miss = 1867, Miss_rate = 0.765, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1833, Miss = 1410, Miss_rate = 0.769, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 2395, Miss = 1807, Miss_rate = 0.754, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 2061, Miss = 1591, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 2366, Miss = 1806, Miss_rate = 0.763, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1720, Miss = 1344, Miss_rate = 0.781, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 2235, Miss = 1727, Miss_rate = 0.773, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 2226, Miss = 1732, Miss_rate = 0.778, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1971, Miss = 1552, Miss_rate = 0.787, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1876, Miss = 1463, Miss_rate = 0.780, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 2689, Miss = 2038, Miss_rate = 0.758, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 2301, Miss = 1765, Miss_rate = 0.767, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 2146, Miss = 1636, Miss_rate = 0.762, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1860, Miss = 1425, Miss_rate = 0.766, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 2103, Miss = 1619, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 2256, Miss = 1736, Miss_rate = 0.770, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1669, Miss = 1288, Miss_rate = 0.772, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 2357, Miss = 1794, Miss_rate = 0.761, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 2571, Miss = 1964, Miss_rate = 0.764, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 2350, Miss = 1821, Miss_rate = 0.775, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 86800
	L1D_total_cache_misses = 66846
	L1D_total_cache_miss_rate = 0.7701
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 18327
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 19449
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10098
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1627
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 37175
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 124
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 47874
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38926

Total_core_cache_fail_stats:
ctas_completed 1280, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
290, 100, 301, 100, 100, 100, 238, 100, 238, 343, 301, 481, 100, 808, 100, 100, 238, 100, 100, 280, 228, 332, 100, 100, 20, 20, 20, 20, 20, 20, 20, 20, 
bypassed load instructions: 34108
gpgpu_n_tot_thrd_icount = 14968416
gpgpu_n_tot_w_icount = 467763
gpgpu_n_stall_shd_mem = 20294
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63605
gpgpu_n_mem_write_global = 38926
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 401333
gpgpu_n_store_insn = 42929
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2293760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 13304
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 6990
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:209137	W0_Idle:2019887	W0_Scoreboard:4625497	W1:197741	W2:51458	W3:10952	W4:2159	W5:577	W6:76	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:204800
single_issue_nums: WS0:115202	WS1:119088	WS2:116583	WS3:116890	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 508840 {8:63605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1557040 {40:38926,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2544200 {40:63605,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 311408 {8:38926,}
maxmflatency = 1596 
max_icnt2mem_latency = 1431 
maxmrqlatency = 20 
max_icnt2sh_latency = 34 
averagemflatency = 346 
avg_icnt2mem_latency = 181 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 3 
mrq_lat_table:136 	102 	5 	5 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	55814 	25095 	20204 	1418 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	12034 	1119 	842 	25497 	11424 	9045 	12345 	20546 	9376 	303 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	72201 	23207 	6713 	409 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	12 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       750       735       824       804         0         0         0         0         0         0         0         0      1110         0      1151      4809 
dram[1]:       769     11039       770       804         0         0         0         0         0         0         0         0      9824         0      1107         0 
dram[2]:       754       776       785       835         0         0         0         0         0         0         0         0      1131         0      1124         0 
dram[3]:       729       752       778       795         0         0         0         0         0         0         0         0         0         0      3248         0 
dram[4]:       747       740       752       825         0         0         0         0         0         0         0         0         0         0      1281         0 
dram[5]:       752       726       737       794         0         0         0         0         0         0         0         0      1126         0      1251      1268 
dram[6]:       774       745       817       836         0         0         0         0         0         0         0         0         0         0      1105      1309 
dram[7]:       740       726       745       736         0         0         0         0         0         0         0         0         0         0      1265      1275 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  4.000000  7.000000 14.000000  9.000000       nan       nan       nan       nan       nan       nan       nan       nan  3.000000       nan  6.000000  1.000000 
dram[1]:  6.000000  2.000000  8.000000  5.000000       nan       nan       nan       nan       nan       nan       nan       nan  1.000000       nan  3.000000       nan 
dram[2]:  3.000000  2.000000  9.000000 10.000000       nan       nan       nan       nan       nan       nan       nan       nan  2.000000       nan  5.000000       nan 
dram[3]:  9.000000  3.000000  5.000000 10.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan  2.000000       nan 
dram[4]:  5.000000  6.000000  5.000000 13.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan  2.000000       nan 
dram[5]:  3.000000  5.000000  5.000000  8.000000       nan       nan       nan       nan       nan       nan       nan       nan  4.000000       nan  3.000000  2.000000 
dram[6]:  7.000000  7.000000  5.000000  6.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan  3.000000  2.000000 
dram[7]:  8.000000  1.000000 11.000000  8.000000       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan  3.000000  5.000000 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 258/49 = 5.265306
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         7        14         9         0         0         0         0         0         0         0         0         3         0         6         1 
dram[1]:         7         3         8         5         0         0         0         0         0         0         0         0         1         0         3         0 
dram[2]:         3         2         9        10         0         0         0         0         0         0         0         0         2         0         5         0 
dram[3]:         9         3         5        10         0         0         0         0         0         0         0         0         0         0         2         0 
dram[4]:         5         6         5        13         0         0         0         0         0         0         0         0         0         0         2         0 
dram[5]:         3         5         5         8         0         0         0         0         0         0         0         0         4         0         3         2 
dram[6]:         7         7         5         6         0         0         0         0         0         0         0         0         0         0         3         2 
dram[7]:         8         1        11         8         0         0         0         0         0         0         0         0         0         0         3         5 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 258
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      32471     20633     10272    480134    none      none      none      none      none      none      none      none       68769    none       14386     83513
dram[1]:      19165     51432     14833     18238    none      none      none      none      none      none      none      none      195571    none       25508    none  
dram[2]:      42622     60424     11963      9359    none      none      none      none      none      none      none      none       93560    none       15867    none  
dram[3]:      16026     49761     22551     10743    none      none      none      none      none      none      none      none      none      none       37019    none  
dram[4]:      22827     23447     19665     10427    none      none      none      none      none      none      none      none      none      none       34229    none  
dram[5]:      36733     26742     15835     13611    none      none      none      none      none      none      none      none       46638    none       23487     44366
dram[6]:      17281     20931     18870     14574    none      none      none      none      none      none      none      none      none      none       23888     34761
dram[7]:      18205    113215      9606     13729    none      none      none      none      none      none      none      none      none      none       27641     15692
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       1143      1148      1177      1596       970       825       984      1260      1019      1195      1314      1250      1318      1525      1372      1172
dram[1]:       1253      1132      1277      1301      1075       766      1027      1169       858      1294      1353      1248      1261      1154      1280      1199
dram[2]:       1183      1183      1134      1140       969       919       867      1078       802      1154      1433      1494      1174      1220      1044      1180
dram[3]:       1293      1272      1255      1276      1051       805       945      1011      1114       899      1293      1248      1160      1078      1214      1090
dram[4]:       1187      1272      1160      1489       908      1230      1384      1079      1119      1078      1248      1406      1178      1186      1169      1042
dram[5]:       1169      1100      1111      1176      1045       919      1416      1060       992      1045      1254      1268      1109      1235      1132      1134
dram[6]:       1184      1272      1214      1385       718       927       919      1079      1011      1079      1525      1321      1308      1263      1254      1134
dram[7]:       1191      1376      1195      1492      1080       991       800       877      1080      1022      1232      1302      1104      1516      1256      1263
dram[8]:       1255      1119       692      1008       880       749       972      1046       810      1075      1175      1134      1114      1225      1290      1439
dram[9]:       1249       991      1112       726       814       883       843      1016       974      1000      1287      1286      1218      1174      1172      1092
dram[10]:       1249      1069      1111       795      1042       682       863      1044       939       728      1262      1527      1036      1116      1202      1248
dram[11]:       1147      1154       963       795      1044       973      1031       855       883       926      1137      1329      1259      1172      1089      1285
dram[12]:       1161      1186      1200       897       725       955       954      1184      1140       695      1273      1108      1074      1563      1190      1430
dram[13]:       1131      1295       965      1245       857      1083      1080       834       972      1363      1436      1233      1276      1367      1278      1129
dram[14]:       1249      1431       649      1341       530      1028       795       759      1173      1119      1273      1179      1217      1016      1181      1170
dram[15]:       1248      1202       625      1341       936       721      1114       901       980       733      1327      1176      1040      1094      1196      1069
dram[16]:       1173      1442      1155      1102       897       983       904      1105       978       359      1087      1409      1279      1100      1073      1143
dram[17]:       1173      1136      1147      1379      1184       971       816       614       996       873      1222      1311      1099      1273      1262      1153
dram[18]:       1115      1144      1184      1169      1216      1045      1099      1011       753       913      1330      1257      1325      1370       884      1102
dram[19]:       1129      1117      1158      1123      1213      1002       872      1158       917       971      1249      1278      1186      1149       994      1132
dram[20]:       1233      1117      1031      1015       892       836       572       572      1118       838      1190      1236      1221      1076      1148      1433
dram[21]:        995       995      1151      1281       794      1122       570       728       696       656      1491      1201      1135      1096      1010      1018
dram[22]:       1173      1073      1249      1481       871       996       972       608       909       966      1354      1248      1194      1035      1228       961
dram[23]:       1090      1179       885      1275       923      1041       731      1131       789       847      1211      1041      1261      1230      1024      1250
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35396 n_act=7 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001241
n_activity=409 dram_eff=0.1076
bk0: 4a 35435i bk1: 7a 35433i bk2: 14a 35430i bk3: 9a 35433i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 3a 35435i bk13: 0a 35447i bk14: 6a 35434i bk15: 1a 35435i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840909
Row_Buffer_Locality_read = 0.840909
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.061538
Bank_Level_Parallism_Col = 1.056452
Bank_Level_Parallism_Ready = 1.022727
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.056452 

BW Util details:
bwutil = 0.001241 
total_CMD = 35447 
util_bw = 44 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 35317 

BW Util Bottlenecks: 
RCDc_limit = 80 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35396 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 44 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.001241 
Either_Row_CoL_Bus_Util = 0.001439 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000338534
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35412 n_act=7 n_pre=1 n_ref_event=0 n_req=27 n_rd=27 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007617
n_activity=354 dram_eff=0.07627
bk0: 6a 35435i bk1: 4a 35411i bk2: 8a 35433i bk3: 5a 35435i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 1a 35435i bk13: 0a 35447i bk14: 3a 35435i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.740741
Row_Buffer_Locality_read = 0.740741
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.008065
Bank_Level_Parallism_Col = 1.009524
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009524 

BW Util details:
bwutil = 0.000762 
total_CMD = 35447 
util_bw = 27 
Wasted_Col = 85 
Wasted_Row = 12 
Idle = 35323 

BW Util Bottlenecks: 
RCDc_limit = 83 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35412 
Read = 27 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 1 
n_ref = 0 
n_req = 27 
total_req = 27 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 27 
Row_Bus_Util =  0.000226 
CoL_Bus_Util = 0.000762 
Either_Row_CoL_Bus_Util = 0.000987 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000338534
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35410 n_act=6 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008745
n_activity=307 dram_eff=0.101
bk0: 3a 35434i bk1: 2a 35434i bk2: 9a 35432i bk3: 10a 35432i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 2a 35435i bk13: 0a 35447i bk14: 5a 35434i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.806452
Row_Buffer_Locality_read = 0.806452
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.098039
Bank_Level_Parallism_Col = 1.092783
Bank_Level_Parallism_Ready = 1.032258
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092783 

BW Util details:
bwutil = 0.000875 
total_CMD = 35447 
util_bw = 31 
Wasted_Col = 71 
Wasted_Row = 0 
Idle = 35345 

BW Util Bottlenecks: 
RCDc_limit = 70 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35410 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 31 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001044 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000677067
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35413 n_act=5 n_pre=0 n_ref_event=0 n_req=29 n_rd=29 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008181
n_activity=247 dram_eff=0.1174
bk0: 9a 35434i bk1: 3a 35435i bk2: 5a 35434i bk3: 10a 35434i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 2a 35435i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.827586
Row_Buffer_Locality_read = 0.827586
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.069767
Bank_Level_Parallism_Col = 1.074074
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.074074 

BW Util details:
bwutil = 0.000818 
total_CMD = 35447 
util_bw = 29 
Wasted_Col = 57 
Wasted_Row = 0 
Idle = 35361 

BW Util Bottlenecks: 
RCDc_limit = 54 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35413 
Read = 29 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 29 
total_req = 29 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 29 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000818 
Either_Row_CoL_Bus_Util = 0.000959 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0005078
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35411 n_act=5 n_pre=0 n_ref_event=0 n_req=31 n_rd=31 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008745
n_activity=250 dram_eff=0.124
bk0: 5a 35432i bk1: 6a 35435i bk2: 5a 35434i bk3: 13a 35427i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 2a 35435i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838710
Row_Buffer_Locality_read = 0.838710
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.256098
Bank_Level_Parallism_Col = 1.240506
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.240506 

BW Util details:
bwutil = 0.000875 
total_CMD = 35447 
util_bw = 31 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 35365 

BW Util Bottlenecks: 
RCDc_limit = 56 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35411 
Read = 31 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 0 
n_ref = 0 
n_req = 31 
total_req = 31 

Dual Bus Interface Util: 
issued_total_row = 5 
issued_total_col = 31 
Row_Bus_Util =  0.000141 
CoL_Bus_Util = 0.000875 
Either_Row_CoL_Bus_Util = 0.001016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000818 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000818123
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35411 n_act=7 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008463
n_activity=295 dram_eff=0.1017
bk0: 3a 35433i bk1: 5a 35433i bk2: 5a 35435i bk3: 8a 35433i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 4a 35434i bk13: 0a 35447i bk14: 3a 35434i bk15: 2a 35434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.766667
Row_Buffer_Locality_read = 0.766667
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.060345
Bank_Level_Parallism_Col = 1.054545
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.054545 

BW Util details:
bwutil = 0.000846 
total_CMD = 35447 
util_bw = 30 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 35331 

BW Util Bottlenecks: 
RCDc_limit = 79 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35411 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 7 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 7 
issued_total_col = 30 
Row_Bus_Util =  0.000197 
CoL_Bus_Util = 0.000846 
Either_Row_CoL_Bus_Util = 0.001016 
Issued_on_Two_Bus_Simul_Util = 0.000028 
issued_two_Eff = 0.027778 
queue_avg = 0.000705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000705278
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35411 n_act=6 n_pre=0 n_ref_event=0 n_req=30 n_rd=30 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0008463
n_activity=289 dram_eff=0.1038
bk0: 7a 35434i bk1: 7a 35432i bk2: 5a 35435i bk3: 6a 35435i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 3a 35434i bk15: 2a 35434i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.009346
Bank_Level_Parallism_Col = 1.009901
Bank_Level_Parallism_Ready = 1.033333
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.009901 

BW Util details:
bwutil = 0.000846 
total_CMD = 35447 
util_bw = 30 
Wasted_Col = 77 
Wasted_Row = 0 
Idle = 35340 

BW Util Bottlenecks: 
RCDc_limit = 72 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35411 
Read = 30 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 30 
total_req = 30 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 30 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.000846 
Either_Row_CoL_Bus_Util = 0.001016 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000649 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000648856
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35405 n_act=6 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001016
n_activity=270 dram_eff=0.1333
bk0: 8a 35435i bk1: 1a 35435i bk2: 11a 35434i bk3: 8a 35434i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 3a 35435i bk15: 5a 35433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.833333
Row_Buffer_Locality_read = 0.833333
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.287356
Bank_Level_Parallism_Col = 1.261905
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.261905 

BW Util details:
bwutil = 0.001016 
total_CMD = 35447 
util_bw = 36 
Wasted_Col = 51 
Wasted_Row = 0 
Idle = 35360 

BW Util Bottlenecks: 
RCDc_limit = 66 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35405 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 6 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 36 
Row_Bus_Util =  0.000169 
CoL_Bus_Util = 0.001016 
Either_Row_CoL_Bus_Util = 0.001185 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001072 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00107202
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=35447 n_nop=35447 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 35447i bk1: 0a 35447i bk2: 0a 35447i bk3: 0a 35447i bk4: 0a 35447i bk5: 0a 35447i bk6: 0a 35447i bk7: 0a 35447i bk8: 0a 35447i bk9: 0a 35447i bk10: 0a 35447i bk11: 0a 35447i bk12: 0a 35447i bk13: 0a 35447i bk14: 0a 35447i bk15: 0a 35447i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 35447 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 35447 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 35447 
n_nop = 35447 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 13138, Miss = 44, Miss_rate = 0.003, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 2606, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 2887, Miss = 27, Miss_rate = 0.009, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 2774, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 2668, Miss = 31, Miss_rate = 0.012, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 2669, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 2874, Miss = 29, Miss_rate = 0.010, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 2604, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 2824, Miss = 31, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 3015, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 2667, Miss = 30, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 2712, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 2700, Miss = 30, Miss_rate = 0.011, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 2592, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 2738, Miss = 36, Miss_rate = 0.013, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 2596, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1398, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1447, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1409, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1419, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1453, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1343, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1465, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1606, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1454, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1537, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1584, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1595, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1383, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1374, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1342, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1552, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1503, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1587, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1493, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1571, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1723, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1492, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1383, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1535, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1734, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1540, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1572, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1588, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1713, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1580, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1546, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1546, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 102531
L2_total_cache_misses = 258
L2_total_cache_miss_rate = 0.0025
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63347
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 205
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 53
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 38926
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 63605
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 38926
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.043
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=102531
icnt_total_pkts_simt_to_mem=102531
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 102531
Req_Network_cycles = 50044
Req_Network_injected_packets_per_cycle =       2.0488 
Req_Network_conflicts_per_cycle =       6.1435
Req_Network_conflicts_per_cycle_util =      14.7951
Req_Bank_Level_Parallism =       4.9341
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       8.4521
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0427

Reply_Network_injected_packets_num = 102531
Reply_Network_cycles = 50044
Reply_Network_injected_packets_per_cycle =        2.0488
Reply_Network_conflicts_per_cycle =        1.4234
Reply_Network_conflicts_per_cycle_util =       3.4175
Reply_Bank_Level_Parallism =       4.9190
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0603
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0512
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 1 min, 27 sec (87 sec)
gpgpu_simulation_rate = 75310 (inst/sec)
gpgpu_simulation_rate = 575 (cycle/sec)
gpgpu_silicon_slowdown = 2086956x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 33596
gpu_sim_insn = 2598852
gpu_ipc =      77.3560
gpu_tot_sim_cycle = 83640
gpu_tot_sim_insn = 9150868
gpu_tot_ipc =     109.4078
gpu_tot_issued_cta = 1536
gpu_occupancy = 33.3880% 
gpu_tot_occupancy = 25.0643% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       9.3051
partiton_level_parallism_total  =       4.9635
partiton_level_parallism_util =      10.3659
partiton_level_parallism_util_total  =       8.1500
L2_BW  =     357.3168 GB/Sec
L2_BW_total  =     190.5979 GB/Sec
gpu_total_sim_rate=50557

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 9356, Miss = 6824, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[1]: Access = 8798, Miss = 6428, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 16
	L1D_cache_core[2]: Access = 9973, Miss = 7214, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[3]: Access = 9233, Miss = 6744, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[4]: Access = 9562, Miss = 7001, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8783, Miss = 6403, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8768, Miss = 6326, Miss_rate = 0.721, Pending_hits = 0, Reservation_fails = 134
	L1D_cache_core[7]: Access = 9251, Miss = 6647, Miss_rate = 0.719, Pending_hits = 0, Reservation_fails = 401
	L1D_cache_core[8]: Access = 10308, Miss = 7355, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8613, Miss = 6274, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 10078, Miss = 7194, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 278
	L1D_cache_core[11]: Access = 9052, Miss = 6548, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 65
	L1D_cache_core[12]: Access = 9029, Miss = 6520, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 10322, Miss = 7337, Miss_rate = 0.711, Pending_hits = 0, Reservation_fails = 148
	L1D_cache_core[14]: Access = 9402, Miss = 6769, Miss_rate = 0.720, Pending_hits = 0, Reservation_fails = 213
	L1D_cache_core[15]: Access = 9591, Miss = 6886, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 110
	L1D_cache_core[16]: Access = 8889, Miss = 6431, Miss_rate = 0.723, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 8717, Miss = 6359, Miss_rate = 0.729, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 8998, Miss = 6578, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 8035, Miss = 5853, Miss_rate = 0.728, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 9474, Miss = 6860, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 8686, Miss = 6272, Miss_rate = 0.722, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 9076, Miss = 6623, Miss_rate = 0.730, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 8387, Miss = 6101, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 8687, Miss = 6357, Miss_rate = 0.732, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 8297, Miss = 6034, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 7849, Miss = 5760, Miss_rate = 0.734, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 8604, Miss = 6287, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 7457, Miss = 5463, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 8427, Miss = 6161, Miss_rate = 0.731, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 9137, Miss = 6624, Miss_rate = 0.725, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 8489, Miss = 6174, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 8225, Miss = 5983, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 7505, Miss = 5459, Miss_rate = 0.727, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 7806, Miss = 5751, Miss_rate = 0.737, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 8426, Miss = 6178, Miss_rate = 0.733, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 8306, Miss = 5967, Miss_rate = 0.718, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 8812, Miss = 6380, Miss_rate = 0.724, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 8478, Miss = 6240, Miss_rate = 0.736, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 8169, Miss = 6001, Miss_rate = 0.735, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 353055
	L1D_total_cache_misses = 256366
	L1D_total_cache_miss_rate = 0.7261
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 1722
	L1D_cache_data_port_util = 0.023
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 92654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 64303
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 39442
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 152281
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1722
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 340
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 196399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156656

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 1722
ctas_completed 1536, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
500, 342, 574, 373, 352, 342, 501, 321, 396, 574, 596, 786, 426, 1039, 289, 342, 386, 373, 436, 522, 512, 679, 426, 331, 283, 294, 304, 40, 241, 241, 272, 294, 
bypassed load instructions: 181692
gpgpu_n_tot_thrd_icount = 30442560
gpgpu_n_tot_w_icount = 951330
gpgpu_n_stall_shd_mem = 276343
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 258490
gpgpu_n_mem_write_global = 156656
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 763960
gpgpu_n_store_insn = 205866
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2752512
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 168662
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 81895
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:313857	W0_Idle:2429432	W0_Scoreboard:13038009	W1:307259	W2:135672	W3:86509	W4:65655	W5:48614	W6:28132	W7:17722	W8:8966	W9:4083	W10:1871	W11:813	W12:209	W13:0	W14:10	W15:55	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:245760
single_issue_nums: WS0:236677	WS1:238040	WS2:237131	WS3:239482	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2067920 {8:258490,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6266240 {40:156656,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10339600 {40:258490,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1253248 {8:156656,}
maxmflatency = 2979 
max_icnt2mem_latency = 2811 
maxmrqlatency = 79 
max_icnt2sh_latency = 99 
averagemflatency = 794 
avg_icnt2mem_latency = 625 
avg_mrq_latency = 3 
avg_icnt2sh_latency = 5 
mrq_lat_table:1059 	725 	83 	41 	59 	72 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	78760 	78382 	121892 	129367 	6745 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	16016 	1707 	1571 	33936 	17480 	19667 	41343 	62935 	128395 	88808 	3288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	205867 	116809 	66766 	21578 	3794 	332 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	97 	19 	22 	31 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        22        26        38        34         0         0         0         0         0         0         0         0         7         3        13        12 
dram[1]:        25        18        26        37         0         0         0         0         0         0         0         0        15         0        19        10 
dram[2]:        22        21         0        36         0         0         0         0         0         0         0         0        14        10         0         0 
dram[3]:        29        20        36        37         0         0         0         0         0         0         0         0         7         8        14        10 
dram[4]:        24        24        30        35         0         0         0         0         0         0         0         0         6        13        13         5 
dram[5]:        19        26        37        33         0         0         0         0         0         0         0         0         6         8        18         6 
dram[6]:        30        25        30        34         0         0         0         0         0         0         0         0        10         3         0         6 
dram[7]:        20        20        35        34         0         0         0         0         0         0         0         0         4         5        15        11 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     12404      3783      7261      9939         0         0         0         0         0         0         0         0      8619     13622     10764     16776 
dram[1]:       794     11039      3614       804         0         0         0         0         0         0         0         0      9824      1441     14355      6571 
dram[2]:     13014      6746       785      5687         0         0         0         0         0         0         0         0     13788      4462      1124      1417 
dram[3]:       968      9234      1347       795         0         0         0         0         0         0         0         0     16465      6257      4728     14177 
dram[4]:      5192      5879      9948       825         0         0         0         0         0         0         0         0     11527      3805      8310      7293 
dram[5]:      5724     12469     10471     12492         0         0         0         0         0         0         0         0      5548      6892      4089      4577 
dram[6]:      8169       856      4609     13347         0         0         0         0         0         0         0         0      8664     11541      1105      1309 
dram[7]:      4548      3729       779       844         0         0         0         0         0         0         0         0     14649      7868     16467     15651 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.750000 12.000000  7.666667  6.500000       nan       nan       nan       nan       nan       nan       nan       nan  2.857143  1.857143  4.000000  6.000000 
dram[1]: 16.500000  7.500000 14.500000 24.500000       nan       nan       nan       nan       nan       nan       nan       nan  4.400000 12.000000  8.000000  4.200000 
dram[2]:  4.500000  4.200000 32.000000  9.750000       nan       nan       nan       nan       nan       nan       nan       nan  4.800000  2.555556 25.000000 20.000000 
dram[3]: 19.000000  4.100000 19.500000 19.500000       nan       nan       nan       nan       nan       nan       nan       nan  2.400000  3.111111  6.666667  4.200000 
dram[4]:  5.000000 11.750000  5.125000 21.000000       nan       nan       nan       nan       nan       nan       nan       nan  2.214286  7.000000  3.222222  2.222222 
dram[5]:  2.789474  5.000000  5.888889  8.500000       nan       nan       nan       nan       nan       nan       nan       nan  2.538461  2.272727  9.333333  2.111111 
dram[6]:  6.375000 22.500000  8.500000  7.166667       nan       nan       nan       nan       nan       nan       nan       nan  3.090909  2.000000 25.000000  8.333333 
dram[7]:  4.250000  9.750000 19.500000 18.000000       nan       nan       nan       nan       nan       nan       nan       nan  2.500000  3.111111  8.000000  4.428571 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 2046/365 = 5.605479
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        45        40        42        41         0         0         0         0         0         0         0         0        24         9        25        27 
dram[1]:        34        29        38        40         0         0         0         0         0         0         0         0        20        14        26        19 
dram[2]:        39        32        37        41         0         0         0         0         0         0         0         0        30        17        25        20 
dram[3]:        46        29        38        44         0         0         0         0         0         0         0         0        19        21        23        18 
dram[4]:        45        37        39        44         0         0         0         0         0         0         0         0        26        31        27        17 
dram[5]:        56        56        61        44         0         0         0         0         0         0         0         0        22        26        40        17 
dram[6]:        50        45        42        36         0         0         0         0         0         0         0         0        34        16        27        23 
dram[7]:        37        29        42        40         0         0         0         0         0         0         0         0        20        18        21        26 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 2046
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         3         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         2         0         0         0         0         0         0         0         0         4         3         3         0 
dram[5]:        12        10         4         6         0         0         0         0         0         0         0         0         0         0         7         3 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 57
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      32952     38661     28757    572343    none      none      none      none      none      none      none      none       83006    204513     32621     34349
dram[1]:      42952     48569     25952     24512    none      none      none      none      none      none      none      none       98194    125598     32536     42870
dram[2]:      35596     44838     29679     27735    none      none      none      none      none      none      none      none       64963    103656     33045     43928
dram[3]:      31828     49503     28280     24730    none      none      none      none      none      none      none      none      100310     83703     38129     46702
dram[4]:      34054     38388     29853     21901    none      none      none      none      none      none      none      none       62735     51052     29590     48376
dram[5]:      20384     22985     17566     18992    none      none      none      none      none      none      none      none       86709     70363     17313     41697
dram[6]:      28307     32944     25132     26217    none      none      none      none      none      none      none      none       57307    108479     31581     36521
dram[7]:      35371     50786     26066     26920    none      none      none      none      none      none      none      none       92818    101918     40798     36693
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2616      2786      2699      2979      2337      2374      2428      2699      2369      2159      2671      2840      2716      2464      2810      2803
dram[1]:       2630      2681      2853      2508      2240      2319      2519      2381      2277      2195      2785      2852      2788      2592      2624      2613
dram[2]:       2791      2561      2706      2385      2251      2385      2467      2735      2110      2288      2834      2752      2623      2587      2647      2764
dram[3]:       2649      2608      2688      2348      2230      2352      2372      2741      2423      2105      2667      2851      2482      2634      2648      2400
dram[4]:       2619      2786      2740      2610      2511      2628      2192      2837      2320      2446      2582      2856      2456      2818      2431      2809
dram[5]:       2838      2413      2611      2651      2329      2316      2532      2226      2384      2310      2755      2853      2832      2794      2633      2631
dram[6]:       2598      2623      2924      2543      2326      2255      2260      2401      2651      2327      2459      2694      2664      2654      2617      2696
dram[7]:       2623      2628      2555      2455      2326      2385      2534      2367      2393      2349      2834      2673      2549      2681      2551      2836
dram[8]:       2604      2337      2175      2104      2252      2328      2543      2238      2039      2528      2534      2589      2309      2257      2676      2666
dram[9]:       2441      2793      2174      1771      2260      1892      2548      2406      2288      2292      2812      2581      2794      2414      2611      2494
dram[10]:       2662      2668      2076      2111      2293      1686      2651      2431      1739      2540      2629      2755      2628      2505      2354      2402
dram[11]:       2419      2634      2086      1900      1911      1912      2500      2267      2181      2177      2576      2647      2249      2657      2647      2342
dram[12]:       2545      2310      1967      2121      2172      1938      2064      2151      2145      2016      2758      2379      2345      2434      2758      2616
dram[13]:       2757      2596      2013      1790      1678      1938      2079      2309      2247      2266      2640      2472      2630      2511      2786      2801
dram[14]:       2404      2786      2016      2123      1832      1943      2208      2231      2126      2263      2591      2673      2472      2401      2620      2617
dram[15]:       2792      2500      2012      2136      2105      1730      1970      2018      2076      2268      2717      2666      2326      2402      2797      2809
dram[16]:       2785      2605      2245      2261      2183      2206      2065      1998      2198      2197      2579      2611      2622      2618      2604      2757
dram[17]:       2780      2602      2342      2464      2188      2174      2067      1864      1817      2216      2682      2623      2462      2614      2398      2591
dram[18]:       2558      2758      2203      2127      2129      2227      2026      1898      2021      1887      2848      2816      2328      2664      2354      2759
dram[19]:       2424      2757      2635      2178      2347      2209      2179      1804      2065      2068      2834      2553      2293      2258      2251      2470
dram[20]:       2553      2327      2281      2199      2640      2172      2305      1973      1981      2154      2818      2537      2786      2756      2325      2594
dram[21]:       2493      2240      2756      2231      1999      1626      2122      1824      2320      2444      2590      2830      2371      2596      2089      2645
dram[22]:       2680      2390      2243      2604      2181      2167      2030      2153      2096      2375      2852      2834      2664      2800      2646      2598
dram[23]:       2514      2355      2641      2616      1979      1865      2045      1960      2228      2446      2621      2850      2784      2311      2566      2665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=58911 n_act=45 n_pre=37 n_ref_event=0 n_req=253 n_rd=253 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00427
n_activity=2752 dram_eff=0.09193
bk0: 35a 59150i bk1: 48a 59139i bk2: 46a 59089i bk3: 39a 59090i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 20a 59084i bk13: 13a 59086i bk14: 28a 59081i bk15: 24a 59158i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.822134
Row_Buffer_Locality_read = 0.822134
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.107590
Bank_Level_Parallism_Col = 1.057325
Bank_Level_Parallism_Ready = 1.047431
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.049682 

BW Util details:
bwutil = 0.004270 
total_CMD = 59244 
util_bw = 253 
Wasted_Col = 571 
Wasted_Row = 375 
Idle = 58045 

BW Util Bottlenecks: 
RCDc_limit = 521 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 69 
rwq = 0 
CCDLc_limit_alone = 69 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 58911 
Read = 253 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 45 
n_pre = 37 
n_ref = 0 
n_req = 253 
total_req = 253 

Dual Bus Interface Util: 
issued_total_row = 82 
issued_total_col = 253 
Row_Bus_Util =  0.001384 
CoL_Bus_Util = 0.004270 
Either_Row_CoL_Bus_Util = 0.005621 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.006006 
queue_avg = 0.003528 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00352778
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=58987 n_act=24 n_pre=16 n_ref_event=0 n_req=220 n_rd=220 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003713
n_activity=1916 dram_eff=0.1148
bk0: 33a 59201i bk1: 30a 59153i bk2: 29a 59199i bk3: 49a 59180i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 22a 59134i bk13: 12a 59231i bk14: 24a 59179i bk15: 21a 59130i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.890909
Row_Buffer_Locality_read = 0.890909
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.072931
Bank_Level_Parallism_Col = 1.061896
Bank_Level_Parallism_Ready = 1.027273
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.058027 

BW Util details:
bwutil = 0.003713 
total_CMD = 59244 
util_bw = 220 
Wasted_Col = 317 
Wasted_Row = 176 
Idle = 58531 

BW Util Bottlenecks: 
RCDc_limit = 271 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 52 
rwq = 0 
CCDLc_limit_alone = 52 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 58987 
Read = 220 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 24 
n_pre = 16 
n_ref = 0 
n_req = 220 
total_req = 220 

Dual Bus Interface Util: 
issued_total_row = 40 
issued_total_col = 220 
Row_Bus_Util =  0.000675 
CoL_Bus_Util = 0.003713 
Either_Row_CoL_Bus_Util = 0.004338 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.011673 
queue_avg = 0.004372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00437175
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=58935 n_act=39 n_pre=31 n_ref_event=0 n_req=242 n_rd=241 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004068
n_activity=2397 dram_eff=0.1005
bk0: 36a 59037i bk1: 42a 58986i bk2: 32a 59223i bk3: 39a 59141i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 24a 59133i bk13: 23a 59033i bk14: 25a 59224i bk15: 20a 59225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.838174
Row_Buffer_Locality_read = 0.838174
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.139713
Bank_Level_Parallism_Col = 1.094395
Bank_Level_Parallism_Ready = 1.029046
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.076696 

BW Util details:
bwutil = 0.004068 
total_CMD = 59244 
util_bw = 241 
Wasted_Col = 469 
Wasted_Row = 335 
Idle = 58199 

BW Util Bottlenecks: 
RCDc_limit = 447 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 67 
rwq = 0 
CCDLc_limit_alone = 67 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 58935 
Read = 241 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 39 
n_pre = 31 
n_ref = 0 
n_req = 242 
total_req = 241 

Dual Bus Interface Util: 
issued_total_row = 70 
issued_total_col = 241 
Row_Bus_Util =  0.001182 
CoL_Bus_Util = 0.004068 
Either_Row_CoL_Bus_Util = 0.005216 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.006472 
queue_avg = 0.004946 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00494565
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=58940 n_act=38 n_pre=30 n_ref_event=0 n_req=238 n_rd=238 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004017
n_activity=2436 dram_eff=0.0977
bk0: 38a 59196i bk1: 41a 59005i bk2: 39a 59194i bk3: 39a 59190i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 12a 59135i bk13: 28a 59031i bk14: 20a 59180i bk15: 21a 59134i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.840336
Row_Buffer_Locality_read = 0.840336
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.034959
Bank_Level_Parallism_Col = 1.023944
Bank_Level_Parallism_Ready = 1.008403
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.018310 

BW Util details:
bwutil = 0.004017 
total_CMD = 59244 
util_bw = 238 
Wasted_Col = 508 
Wasted_Row = 341 
Idle = 58157 

BW Util Bottlenecks: 
RCDc_limit = 443 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 70 
rwq = 0 
CCDLc_limit_alone = 70 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 58940 
Read = 238 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 30 
n_ref = 0 
n_req = 238 
total_req = 238 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 238 
Row_Bus_Util =  0.001148 
CoL_Bus_Util = 0.004017 
Either_Row_CoL_Bus_Util = 0.005131 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.006579 
queue_avg = 0.006482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00648167
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=58876 n_act=56 n_pre=48 n_ref_event=0 n_req=270 n_rd=266 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.00449
n_activity=2973 dram_eff=0.08947
bk0: 35a 59074i bk1: 47a 59148i bk2: 41a 59042i bk3: 42a 59190i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 31a 58888i bk13: 21a 59178i bk14: 29a 59018i bk15: 20a 59039i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.789474
Row_Buffer_Locality_read = 0.789474
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.148355
Bank_Level_Parallism_Col = 1.092970
Bank_Level_Parallism_Ready = 1.033835
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.087302 

BW Util details:
bwutil = 0.004490 
total_CMD = 59244 
util_bw = 266 
Wasted_Col = 664 
Wasted_Row = 499 
Idle = 57815 

BW Util Bottlenecks: 
RCDc_limit = 643 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 58876 
Read = 266 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 56 
n_pre = 48 
n_ref = 0 
n_req = 270 
total_req = 266 

Dual Bus Interface Util: 
issued_total_row = 104 
issued_total_col = 266 
Row_Bus_Util =  0.001755 
CoL_Bus_Util = 0.004490 
Either_Row_CoL_Bus_Util = 0.006212 
Issued_on_Two_Bus_Simul_Util = 0.000034 
issued_two_Eff = 0.005435 
queue_avg = 0.009469 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00946931
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=58770 n_act=82 n_pre=74 n_ref_event=0 n_req=334 n_rd=322 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.005435
n_activity=4083 dram_eff=0.07886
bk0: 53a 58759i bk1: 60a 58947i bk2: 53a 59028i bk3: 51a 59088i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 33a 58903i bk13: 25a 58977i bk14: 28a 59181i bk15: 19a 59036i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745342
Row_Buffer_Locality_read = 0.745342
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.142649
Bank_Level_Parallism_Col = 1.086491
Bank_Level_Parallism_Ready = 1.034161
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.068369 

BW Util details:
bwutil = 0.005435 
total_CMD = 59244 
util_bw = 322 
Wasted_Col = 964 
Wasted_Row = 775 
Idle = 57183 

BW Util Bottlenecks: 
RCDc_limit = 953 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 84 
rwq = 0 
CCDLc_limit_alone = 84 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 58770 
Read = 322 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 82 
n_pre = 74 
n_ref = 0 
n_req = 334 
total_req = 322 

Dual Bus Interface Util: 
issued_total_row = 156 
issued_total_col = 322 
Row_Bus_Util =  0.002633 
CoL_Bus_Util = 0.005435 
Either_Row_CoL_Bus_Util = 0.008001 
Issued_on_Two_Bus_Simul_Util = 0.000068 
issued_two_Eff = 0.008439 
queue_avg = 0.013757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0137567
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=58899 n_act=43 n_pre=35 n_ref_event=0 n_req=273 n_rd=273 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.004608
n_activity=2476 dram_eff=0.1103
bk0: 51a 59044i bk1: 45a 59190i bk2: 34a 59148i bk3: 43a 59086i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 34a 58953i bk13: 16a 59060i bk14: 25a 59227i bk15: 25a 59164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.842491
Row_Buffer_Locality_read = 0.842491
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.213453
Bank_Level_Parallism_Col = 1.115637
Bank_Level_Parallism_Ready = 1.058608
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.097240 

BW Util details:
bwutil = 0.004608 
total_CMD = 59244 
util_bw = 273 
Wasted_Col = 521 
Wasted_Row = 321 
Idle = 58129 

BW Util Bottlenecks: 
RCDc_limit = 485 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 82 
rwq = 0 
CCDLc_limit_alone = 82 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 58899 
Read = 273 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 43 
n_pre = 35 
n_ref = 0 
n_req = 273 
total_req = 273 

Dual Bus Interface Util: 
issued_total_row = 78 
issued_total_col = 273 
Row_Bus_Util =  0.001317 
CoL_Bus_Util = 0.004608 
Either_Row_CoL_Bus_Util = 0.005823 
Issued_on_Two_Bus_Simul_Util = 0.000101 
issued_two_Eff = 0.017391 
queue_avg = 0.012305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.012305
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=58946 n_act=38 n_pre=30 n_ref_event=0 n_req=233 n_rd=233 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.003933
n_activity=2203 dram_eff=0.1058
bk0: 34a 59054i bk1: 39a 59146i bk2: 39a 59191i bk3: 36a 59197i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 10a 59148i bk13: 28a 59028i bk14: 16a 59207i bk15: 31a 59064i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.836910
Row_Buffer_Locality_read = 0.836910
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.186790
Bank_Level_Parallism_Col = 1.125786
Bank_Level_Parallism_Ready = 1.021459
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.083333 

BW Util details:
bwutil = 0.003933 
total_CMD = 59244 
util_bw = 233 
Wasted_Col = 431 
Wasted_Row = 305 
Idle = 58275 

BW Util Bottlenecks: 
RCDc_limit = 428 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 58 
rwq = 0 
CCDLc_limit_alone = 58 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 58946 
Read = 233 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 38 
n_pre = 30 
n_ref = 0 
n_req = 233 
total_req = 233 

Dual Bus Interface Util: 
issued_total_row = 68 
issued_total_col = 233 
Row_Bus_Util =  0.001148 
CoL_Bus_Util = 0.003933 
Either_Row_CoL_Bus_Util = 0.005030 
Issued_on_Two_Bus_Simul_Util = 0.000051 
issued_two_Eff = 0.010067 
queue_avg = 0.006785 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0067855
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59244 n_nop=59244 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 59244i bk1: 0a 59244i bk2: 0a 59244i bk3: 0a 59244i bk4: 0a 59244i bk5: 0a 59244i bk6: 0a 59244i bk7: 0a 59244i bk8: 0a 59244i bk9: 0a 59244i bk10: 0a 59244i bk11: 0a 59244i bk12: 0a 59244i bk13: 0a 59244i bk14: 0a 59244i bk15: 0a 59244i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 59244 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 59244 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59244 
n_nop = 59244 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 41348, Miss = 253, Miss_rate = 0.006, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 9842, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 12722, Miss = 220, Miss_rate = 0.017, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 10074, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 12932, Miss = 256, Miss_rate = 0.020, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 10274, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 13012, Miss = 238, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 9935, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 13054, Miss = 314, Miss_rate = 0.024, Pending_hits = 7, Reservation_fails = 0
L2_cache_bank[9]: Access = 10291, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 12821, Miss = 429, Miss_rate = 0.033, Pending_hits = 15, Reservation_fails = 0
L2_cache_bank[11]: Access = 10210, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 12795, Miss = 273, Miss_rate = 0.021, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[13]: Access = 9969, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 12786, Miss = 233, Miss_rate = 0.018, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 9937, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 6496, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 5448, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 6659, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 5439, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 6857, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 5368, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 6711, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 5848, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 6710, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 5668, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 6829, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 5790, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 6712, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 5582, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 6709, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 5731, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 7117, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 5638, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 7215, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 5676, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 7367, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 5746, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 6929, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 6296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 7515, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 5823, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 7112, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 5682, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 7448, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 5848, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 7478, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 5697, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 415146
L2_total_cache_misses = 2216
L2_total_cache_miss_rate = 0.0053
L2_total_cache_pending_hits = 25
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256423
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 982
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1064
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 156482
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 6
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 164
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 258490
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 156656
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=415146
icnt_total_pkts_simt_to_mem=415146
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 415146
Req_Network_cycles = 83640
Req_Network_injected_packets_per_cycle =       4.9635 
Req_Network_conflicts_per_cycle =      13.8913
Req_Network_conflicts_per_cycle_util =      22.8095
Req_Bank_Level_Parallism =       8.1500
Req_Network_in_buffer_full_per_cycle =       0.5661
Req_Network_in_buffer_avg_util =      75.7446
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1034

Reply_Network_injected_packets_num = 415146
Reply_Network_cycles = 83640
Reply_Network_injected_packets_per_cycle =        4.9635
Reply_Network_conflicts_per_cycle =        4.7533
Reply_Network_conflicts_per_cycle_util =       7.7922
Reply_Bank_Level_Parallism =       8.1368
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.3926
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1241
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 1 sec (181 sec)
gpgpu_simulation_rate = 50557 (inst/sec)
gpgpu_simulation_rate = 462 (cycle/sec)
gpgpu_silicon_slowdown = 2597402x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 43397
gpu_sim_insn = 4652488
gpu_ipc =     107.2076
gpu_tot_sim_cycle = 127037
gpu_tot_sim_insn = 13803356
gpu_tot_ipc =     108.6562
gpu_tot_issued_cta = 1792
gpu_occupancy = 36.8010% 
gpu_tot_occupancy = 29.9358% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.5520
partiton_level_parallism_total  =       7.2142
partiton_level_parallism_util =      13.0610
partiton_level_parallism_util_total  =      10.2604
L2_BW  =     443.5949 GB/Sec
L2_BW_total  =     277.0240 GB/Sec
gpu_total_sim_rate=44241

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 21075, Miss = 13828, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[1]: Access = 21395, Miss = 13847, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[2]: Access = 22498, Miss = 14650, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[3]: Access = 21471, Miss = 14002, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 911
	L1D_cache_core[4]: Access = 22119, Miss = 14461, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[5]: Access = 21411, Miss = 13852, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 2881
	L1D_cache_core[6]: Access = 20784, Miss = 13522, Miss_rate = 0.651, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[7]: Access = 21353, Miss = 13926, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 843
	L1D_cache_core[8]: Access = 22390, Miss = 14631, Miss_rate = 0.653, Pending_hits = 0, Reservation_fails = 1154
	L1D_cache_core[9]: Access = 21159, Miss = 13699, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 831
	L1D_cache_core[10]: Access = 22443, Miss = 14561, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 1235
	L1D_cache_core[11]: Access = 21347, Miss = 13813, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 866
	L1D_cache_core[12]: Access = 20841, Miss = 13586, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 468
	L1D_cache_core[13]: Access = 22545, Miss = 14615, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 1911
	L1D_cache_core[14]: Access = 21562, Miss = 14005, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 1141
	L1D_cache_core[15]: Access = 21673, Miss = 14121, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[16]: Access = 22655, Miss = 14576, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 3215
	L1D_cache_core[17]: Access = 22673, Miss = 14603, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 2910
	L1D_cache_core[18]: Access = 21969, Miss = 14366, Miss_rate = 0.654, Pending_hits = 0, Reservation_fails = 2001
	L1D_cache_core[19]: Access = 22182, Miss = 14170, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 2824
	L1D_cache_core[20]: Access = 23187, Miss = 14979, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 2225
	L1D_cache_core[21]: Access = 22768, Miss = 14466, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 2101
	L1D_cache_core[22]: Access = 23552, Miss = 14853, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 2804
	L1D_cache_core[23]: Access = 22949, Miss = 14417, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 3202
	L1D_cache_core[24]: Access = 23003, Miss = 14522, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 2164
	L1D_cache_core[25]: Access = 23005, Miss = 14410, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 2808
	L1D_cache_core[26]: Access = 22844, Miss = 14382, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 984
	L1D_cache_core[27]: Access = 23962, Miss = 15107, Miss_rate = 0.630, Pending_hits = 0, Reservation_fails = 3963
	L1D_cache_core[28]: Access = 21831, Miss = 13658, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 3495
	L1D_cache_core[29]: Access = 22707, Miss = 14381, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 2457
	L1D_cache_core[30]: Access = 23382, Miss = 14780, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 3091
	L1D_cache_core[31]: Access = 22504, Miss = 14224, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 2812
	L1D_cache_core[32]: Access = 20374, Miss = 13250, Miss_rate = 0.650, Pending_hits = 0, Reservation_fails = 1001
	L1D_cache_core[33]: Access = 19830, Miss = 12783, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 728
	L1D_cache_core[34]: Access = 19934, Miss = 12988, Miss_rate = 0.652, Pending_hits = 0, Reservation_fails = 1046
	L1D_cache_core[35]: Access = 21550, Miss = 13873, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 1416
	L1D_cache_core[36]: Access = 20094, Miss = 13040, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[37]: Access = 21269, Miss = 13792, Miss_rate = 0.648, Pending_hits = 0, Reservation_fails = 1152
	L1D_cache_core[38]: Access = 20602, Miss = 13506, Miss_rate = 0.656, Pending_hits = 0, Reservation_fails = 418
	L1D_cache_core[39]: Access = 20585, Miss = 13350, Miss_rate = 0.649, Pending_hits = 0, Reservation_fails = 428
	L1D_total_cache_accesses = 875477
	L1D_total_cache_misses = 563595
	L1D_total_cache_miss_rate = 0.6438
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 65892
	L1D_cache_data_port_util = 0.044
	L1D_cache_fill_port_util = 0.036
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 305123
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 129827
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 133355
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 6759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 299978
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 435
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 568305
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 307172

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 49654
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16238
ctas_completed 1792, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
794, 563, 827, 615, 627, 616, 776, 584, 648, 774, 838, 997, 732, 1335, 479, 606, 617, 679, 615, 764, 796, 911, 647, 638, 283, 294, 304, 40, 241, 241, 272, 294, 
bypassed load instructions: 609201
gpgpu_n_tot_thrd_icount = 47075200
gpgpu_n_tot_w_icount = 1471100
gpgpu_n_stall_shd_mem = 1092583
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 609294
gpgpu_n_mem_write_global = 307172
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1490122
gpgpu_n_store_insn = 461458
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3211264
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 605923
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 232559
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:609471	W0_Idle:2710681	W0_Scoreboard:23813740	W1:384124	W2:186058	W3:131608	W4:105469	W5:80200	W6:53404	W7:36819	W8:22437	W9:16406	W10:13422	W11:14092	W12:15671	W13:18984	W14:19028	W15:21736	W16:19602	W17:16313	W18:12243	W19:7172	W20:5137	W21:2365	W22:1287	W23:583	W24:165	W25:0	W26:55	W27:0	W28:0	W29:0	W30:0	W31:0	W32:286720
single_issue_nums: WS0:366703	WS1:366567	WS2:367136	WS3:370694	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4874352 {8:609294,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12286880 {40:307172,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 24371760 {40:609294,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2457376 {8:307172,}
maxmflatency = 2979 
max_icnt2mem_latency = 2811 
maxmrqlatency = 121 
max_icnt2sh_latency = 184 
averagemflatency = 998 
avg_icnt2mem_latency = 824 
avg_mrq_latency = 9 
avg_icnt2sh_latency = 7 
mrq_lat_table:5083 	3375 	385 	274 	669 	1576 	233 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	96072 	101150 	256274 	443651 	19319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	19811 	2421 	2139 	40380 	22054 	25119 	51614 	97400 	321866 	326374 	7288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	413898 	244993 	157927 	72423 	18983 	5440 	2802 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	112 	22 	35 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        38        34         0         0         0         0         0         0         0         0        29        38        20        21 
dram[1]:        35        24        37        37         0         0         0         0         0         0         0         0        36        34        20        25 
dram[2]:        24        22        62        36         0         0         0         0         0         0         0         0        37        44        49        42 
dram[3]:        29        23        36        37         0         0         0         0         0         0         0         0        39        31        16        17 
dram[4]:        24        24        33        35         0         0         0         0         0         0         0         0        36        28        20        15 
dram[5]:        29        26        37        33         0         0         0         0         0         0         0         0        23        28        20        14 
dram[6]:        31        25        34        34         0         0         0         0         0         0         0         0        35        35        33        31 
dram[7]:        28        20        35        34         0         0         0         0         0         0         0         0        31        30        29        20 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     12404      4941      7261      9939         0         0         0         0         0         0         0         0      8619     13622     10764     16776 
dram[1]:      4052     11039      5208      5524         0         0         0         0         0         0         0         0      9824      3864     14355      9319 
dram[2]:     13014      6746      5487      6822         0         0         0         0         0         0         0         0     13788      4462      5604     10146 
dram[3]:      5746      9234      2820      3860         0         0         0         0         0         0         0         0     16465      7001     11509     14177 
dram[4]:      5192      5879      9948      7677         0         0         0         0         0         0         0         0     11527      5256      8310      7293 
dram[5]:      6411     12469     10471     12492         0         0         0         0         0         0         0         0      9365      6892      6505     12095 
dram[6]:      8169      3560      4798     13347         0         0         0         0         0         0         0         0      8664     11541     11067      4234 
dram[7]:     10456      5994      3563      3538         0         0         0         0         0         0         0         0     14649      7868     16467     15651 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.969231  3.823529  4.705883  4.157895       nan       nan       nan       nan       nan       nan       nan       nan  3.487180  3.325000  3.882353  4.714286 
dram[1]:  6.051282  4.938776  5.644444  5.265306       nan       nan       nan       nan       nan       nan       nan       nan  4.162162  4.225806  5.470588  4.222222 
dram[2]:  3.962963  3.763636  5.725000  5.428571       nan       nan       nan       nan       nan       nan       nan       nan  6.040000  4.205128  5.882353  5.875000 
dram[3]:  4.627907  3.870370  4.658536  4.471698       nan       nan       nan       nan       nan       nan       nan       nan  5.000000  5.172414  5.650000  4.680000 
dram[4]:  4.562500  4.916667  4.849057  6.666667       nan       nan       nan       nan       nan       nan       nan       nan  4.371428  3.317073  4.344828  3.138889 
dram[5]:  3.584615  3.862069  4.454545  5.439024       nan       nan       nan       nan       nan       nan       nan       nan  4.212121  4.000000  5.043478  4.107143 
dram[6]:  4.375000  4.260000  4.555555  3.900000       nan       nan       nan       nan       nan       nan       nan       nan  3.871795  3.386364  5.227273  5.277778 
dram[7]:  4.456522  4.641510  5.040816  4.770833       nan       nan       nan       nan       nan       nan       nan       nan  3.864865  3.725000  5.666667  3.722222 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 11595/2597 = 4.464767
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       257       248       252       238         0         0         0         0         0         0         0         0       112        98       165       158 
dram[1]:       254       248       240       248         0         0         0         0         0         0         0         0        94       118       143       137 
dram[2]:       194       200       254       230         0         0         0         0         0         0         0         0       111       108       152       138 
dram[3]:       208       184       229       215         0         0         0         0         0         0         0         0       118       104       166       147 
dram[4]:       225       233       239       235         0         0         0         0         0         0         0         0       120       121       166       121 
dram[5]:       234       230       251       210         0         0         0         0         0         0         0         0       116       121       152       133 
dram[6]:       226       244       260       208         0         0         0         0         0         0         0         0       129       116       133       132 
dram[7]:       236       221       248       222         0         0         0         0         0         0         0         0       117       118       164       146 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 11595
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        52        48        44        28         0         0         0         0         0         0         0         0        12        20        45        48 
dram[1]:        60        52        44        24         0         0         0         0         0         0         0         0         0        24        52        48 
dram[2]:        31        36        32        28         0         0         0         0         0         0         0         0         8        12        60        62 
dram[3]:        44        36        40        32         0         0         0         0         0         0         0         0         8        12        56        48 
dram[4]:        44        52        48        26         0         0         0         0         0         0         0         0        20        27        55        40 
dram[5]:        60        66        44        30         0         0         0         0         0         0         0         0        16        20        47        43 
dram[6]:        40        60        40        20         0         0         0         0         0         0         0         0        16        24        44        52 
dram[7]:        43        48        40        28         0         0         0         0         0         0         0         0         8        24        48        44 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 2363
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      13301     13645     10848    179298    none      none      none      none      none      none      none      none       56910     54666     12322     12476
dram[1]:      12499     12643      9888     10154    none      none      none      none      none      none      none      none       70612     43613     12730     13674
dram[2]:      16752     17357     10319     12049    none      none      none      none      none      none      none      none       56680     51386     11660     11706
dram[3]:      15545     17067     11198     11206    none      none      none      none      none      none      none      none       54231     52576     10802     13417
dram[4]:      15133     13512     11081     10765    none      none      none      none      none      none      none      none       47755     41520     11304     15132
dram[5]:      13145     13244     10409     10879    none      none      none      none      none      none      none      none       51128     43403     11744     13296
dram[6]:      14418     12806     10011     11280    none      none      none      none      none      none      none      none       46749     44070     13579     13273
dram[7]:      13747     15037     10782     11160    none      none      none      none      none      none      none      none       52979     43848     11237     12680
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2641      2786      2699      2979      2348      2374      2493      2699      2369      2159      2671      2840      2768      2735      2810      2803
dram[1]:       2644      2681      2853      2712      2305      2319      2519      2531      2277      2195      2785      2852      2788      2728      2624      2615
dram[2]:       2791      2561      2706      2702      2437      2385      2467      2735      2110      2288      2834      2752      2623      2617      2647      2764
dram[3]:       2649      2608      2688      2632      2258      2352      2372      2741      2423      2360      2667      2851      2557      2711      2648      2433
dram[4]:       2619      2786      2740      2661      2511      2628      2431      2837      2320      2446      2585      2856      2676      2818      2445      2809
dram[5]:       2838      2413      2611      2651      2329      2318      2532      2459      2384      2344      2755      2853      2832      2794      2633      2631
dram[6]:       2598      2623      2924      2695      2654      2572      2260      2401      2651      2327      2736      2694      2778      2685      2617      2696
dram[7]:       2623      2628      2555      2455      2326      2385      2534      2367      2393      2349      2834      2673      2641      2681      2551      2836
dram[8]:       2604      2510      2175      2104      2252      2328      2556      2287      2472      2528      2534      2619      2692      2641      2676      2666
dram[9]:       2493      2793      2174      2093      2260      2219      2548      2406      2458      2292      2812      2581      2794      2712      2611      2494
dram[10]:       2662      2668      2076      2111      2293      1918      2651      2431      2126      2540      2707      2755      2695      2602      2354      2402
dram[11]:       2585      2634      2243      2098      1911      2238      2500      2267      2211      2443      2576      2647      2434      2657      2647      2444
dram[12]:       2545      2581      2336      2121      2172      2129      2558      2178      2450      2409      2758      2496      2594      2531      2758      2616
dram[13]:       2757      2596      2329      1886      2067      1980      2343      2309      2247      2266      2640      2588      2630      2537      2786      2801
dram[14]:       2608      2786      2016      2123      2251      2158      2350      2231      2557      2295      2591      2673      2693      2568      2620      2617
dram[15]:       2792      2500      2335      2136      2105      2076      2324      2246      2475      2303      2717      2666      2708      2666      2797      2809
dram[16]:       2785      2605      2336      2397      2183      2206      2363      1998      2289      2197      2579      2611      2622      2618      2604      2757
dram[17]:       2780      2710      2416      2464      2188      2174      2369      1864      2151      2216      2682      2623      2708      2637      2520      2591
dram[18]:       2558      2758      2424      2440      2271      2296      2026      1898      2104      2266      2848      2816      2435      2664      2399      2759
dram[19]:       2424      2757      2635      2351      2347      2209      2379      1877      2281      2255      2834      2553      2668      2649      2491      2470
dram[20]:       2553      2331      2281      2392      2640      2172      2305      1973      2209      2296      2818      2537      2786      2756      2340      2594
dram[21]:       2493      2387      2756      2404      2124      2093      2122      1824      2320      2444      2590      2830      2533      2712      2321      2645
dram[22]:       2680      2390      2374      2604      2273      2201      2030      2153      2463      2611      2852      2834      2664      2800      2646      2598
dram[23]:       2514      2568      2641      2616      2038      2027      2045      1960      2268      2446      2621      2850      2784      2597      2566      2665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=87745 n_act=382 n_pre=374 n_ref_event=0 n_req=1603 n_rd=1528 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01698
n_activity=15924 dram_eff=0.09596
bk0: 258a 88157i bk1: 260a 88123i bk2: 240a 88556i bk3: 237a 88471i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 136a 88967i bk13: 133a 88917i bk14: 132a 89085i bk15: 132a 89276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.295121
Bank_Level_Parallism_Col = 1.153775
Bank_Level_Parallism_Ready = 1.050393
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.123131 

BW Util details:
bwutil = 0.016981 
total_CMD = 89983 
util_bw = 1528 
Wasted_Col = 4176 
Wasted_Row = 3438 
Idle = 80841 

BW Util Bottlenecks: 
RCDc_limit = 4228 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 442 
rwq = 0 
CCDLc_limit_alone = 442 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 87745 
Read = 1528 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 382 
n_pre = 374 
n_ref = 0 
n_req = 1603 
total_req = 1528 

Dual Bus Interface Util: 
issued_total_row = 756 
issued_total_col = 1528 
Row_Bus_Util =  0.008402 
CoL_Bus_Util = 0.016981 
Either_Row_CoL_Bus_Util = 0.024871 
Issued_on_Two_Bus_Simul_Util = 0.000511 
issued_two_Eff = 0.020554 
queue_avg = 0.092884 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0928842
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=87958 n_act=294 n_pre=286 n_ref_event=0 n_req=1558 n_rd=1482 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01647
n_activity=13576 dram_eff=0.1092
bk0: 236a 88920i bk1: 242a 88667i bk2: 254a 88731i bk3: 258a 88634i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 154a 88963i bk13: 131a 89190i bk14: 93a 89536i bk15: 114a 89280i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.801619
Row_Buffer_Locality_read = 0.801619
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.261038
Bank_Level_Parallism_Col = 1.165874
Bank_Level_Parallism_Ready = 1.059379
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.143815 

BW Util details:
bwutil = 0.016470 
total_CMD = 89983 
util_bw = 1482 
Wasted_Col = 3369 
Wasted_Row = 2623 
Idle = 82509 

BW Util Bottlenecks: 
RCDc_limit = 3256 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 509 
rwq = 0 
CCDLc_limit_alone = 509 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 87958 
Read = 1482 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 294 
n_pre = 286 
n_ref = 0 
n_req = 1558 
total_req = 1482 

Dual Bus Interface Util: 
issued_total_row = 580 
issued_total_col = 1482 
Row_Bus_Util =  0.006446 
CoL_Bus_Util = 0.016470 
Either_Row_CoL_Bus_Util = 0.022504 
Issued_on_Two_Bus_Simul_Util = 0.000411 
issued_two_Eff = 0.018272 
queue_avg = 0.099874 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0998744
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=88048 n_act=288 n_pre=280 n_ref_event=0 n_req=1455 n_rd=1387 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01541
n_activity=14137 dram_eff=0.09811
bk0: 214a 88531i bk1: 207a 88536i bk2: 229a 88892i bk3: 228a 88872i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 151a 89351i bk13: 164a 88908i bk14: 100a 89546i bk15: 94a 89577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.792358
Row_Buffer_Locality_read = 0.792358
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.185311
Bank_Level_Parallism_Col = 1.106314
Bank_Level_Parallism_Ready = 1.036770
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.092862 

BW Util details:
bwutil = 0.015414 
total_CMD = 89983 
util_bw = 1387 
Wasted_Col = 3456 
Wasted_Row = 2782 
Idle = 82358 

BW Util Bottlenecks: 
RCDc_limit = 3280 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 454 
rwq = 0 
CCDLc_limit_alone = 454 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 88048 
Read = 1387 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 288 
n_pre = 280 
n_ref = 0 
n_req = 1455 
total_req = 1387 

Dual Bus Interface Util: 
issued_total_row = 568 
issued_total_col = 1387 
Row_Bus_Util =  0.006312 
CoL_Bus_Util = 0.015414 
Either_Row_CoL_Bus_Util = 0.021504 
Issued_on_Two_Bus_Simul_Util = 0.000222 
issued_two_Eff = 0.010336 
queue_avg = 0.069991 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.069991
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=88072 n_act=296 n_pre=288 n_ref_event=0 n_req=1440 n_rd=1371 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01524
n_activity=13560 dram_eff=0.1011
bk0: 199a 88815i bk1: 209a 88562i bk2: 191a 88912i bk3: 237a 88510i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 155a 89115i bk13: 150a 89216i bk14: 113a 89427i bk15: 117a 89308i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784099
Row_Buffer_Locality_read = 0.784099
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.249000
Bank_Level_Parallism_Col = 1.142207
Bank_Level_Parallism_Ready = 1.061998
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.114459 

BW Util details:
bwutil = 0.015236 
total_CMD = 89983 
util_bw = 1371 
Wasted_Col = 3477 
Wasted_Row = 2654 
Idle = 82481 

BW Util Bottlenecks: 
RCDc_limit = 3282 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 497 
rwq = 0 
CCDLc_limit_alone = 497 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 88072 
Read = 1371 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 296 
n_pre = 288 
n_ref = 0 
n_req = 1440 
total_req = 1371 

Dual Bus Interface Util: 
issued_total_row = 584 
issued_total_col = 1371 
Row_Bus_Util =  0.006490 
CoL_Bus_Util = 0.015236 
Either_Row_CoL_Bus_Util = 0.021237 
Issued_on_Two_Bus_Simul_Util = 0.000489 
issued_two_Eff = 0.023025 
queue_avg = 0.102897 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.102897
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=87919 n_act=323 n_pre=315 n_ref_event=0 n_req=1539 n_rd=1460 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01623
n_activity=14824 dram_eff=0.09849
bk0: 219a 88671i bk1: 236a 88691i bk2: 257a 88558i bk3: 220a 89072i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 153a 89051i bk13: 136a 88883i bk14: 126a 89221i bk15: 113a 88997i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.778767
Row_Buffer_Locality_read = 0.778767
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.248620
Bank_Level_Parallism_Col = 1.141874
Bank_Level_Parallism_Ready = 1.043836
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.115766 

BW Util details:
bwutil = 0.016225 
total_CMD = 89983 
util_bw = 1460 
Wasted_Col = 3741 
Wasted_Row = 2952 
Idle = 81830 

BW Util Bottlenecks: 
RCDc_limit = 3607 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 503 
rwq = 0 
CCDLc_limit_alone = 503 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 87919 
Read = 1460 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 323 
n_pre = 315 
n_ref = 0 
n_req = 1539 
total_req = 1460 

Dual Bus Interface Util: 
issued_total_row = 638 
issued_total_col = 1460 
Row_Bus_Util =  0.007090 
CoL_Bus_Util = 0.016225 
Either_Row_CoL_Bus_Util = 0.022938 
Issued_on_Two_Bus_Simul_Util = 0.000378 
issued_two_Eff = 0.016473 
queue_avg = 0.088995 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0889946
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=87905 n_act=341 n_pre=333 n_ref_event=0 n_req=1530 n_rd=1447 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01608
n_activity=15322 dram_eff=0.09444
bk0: 233a 88271i bk1: 224a 88440i bk2: 245a 88554i bk3: 223a 88884i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 139a 89099i bk13: 152a 88993i bk14: 116a 89374i bk15: 115a 89258i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.764340
Row_Buffer_Locality_read = 0.764340
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.244545
Bank_Level_Parallism_Col = 1.135304
Bank_Level_Parallism_Ready = 1.031099
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.113570 

BW Util details:
bwutil = 0.016081 
total_CMD = 89983 
util_bw = 1447 
Wasted_Col = 3928 
Wasted_Row = 3012 
Idle = 81596 

BW Util Bottlenecks: 
RCDc_limit = 3837 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 87905 
Read = 1447 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 341 
n_pre = 333 
n_ref = 0 
n_req = 1530 
total_req = 1447 

Dual Bus Interface Util: 
issued_total_row = 674 
issued_total_col = 1447 
Row_Bus_Util =  0.007490 
CoL_Bus_Util = 0.016081 
Either_Row_CoL_Bus_Util = 0.023093 
Issued_on_Two_Bus_Simul_Util = 0.000478 
issued_two_Eff = 0.020693 
queue_avg = 0.095607 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0956069
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=87894 n_act=343 n_pre=335 n_ref_event=0 n_req=1522 n_rd=1448 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01609
n_activity=15215 dram_eff=0.09517
bk0: 245a 88486i bk1: 213a 88671i bk2: 246a 88515i bk3: 234a 88384i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 151a 88936i bk13: 149a 88857i bk14: 115a 89413i bk15: 95a 89506i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763122
Row_Buffer_Locality_read = 0.763122
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.238140
Bank_Level_Parallism_Col = 1.137642
Bank_Level_Parallism_Ready = 1.045580
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.104451 

BW Util details:
bwutil = 0.016092 
total_CMD = 89983 
util_bw = 1448 
Wasted_Col = 3951 
Wasted_Row = 3117 
Idle = 81467 

BW Util Bottlenecks: 
RCDc_limit = 3843 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 501 
rwq = 0 
CCDLc_limit_alone = 501 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 87894 
Read = 1448 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 343 
n_pre = 335 
n_ref = 0 
n_req = 1522 
total_req = 1448 

Dual Bus Interface Util: 
issued_total_row = 678 
issued_total_col = 1448 
Row_Bus_Util =  0.007535 
CoL_Bus_Util = 0.016092 
Either_Row_CoL_Bus_Util = 0.023215 
Issued_on_Two_Bus_Simul_Util = 0.000411 
issued_two_Eff = 0.017712 
queue_avg = 0.083171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0831713
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=87918 n_act=330 n_pre=322 n_ref_event=0 n_req=1543 n_rd=1472 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.01636
n_activity=14113 dram_eff=0.1043
bk0: 205a 88739i bk1: 246a 88461i bk2: 247a 88629i bk3: 229a 88668i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 143a 88920i bk13: 149a 88917i bk14: 119a 89417i bk15: 134a 89029i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.775815
Row_Buffer_Locality_read = 0.775815
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = 1.327131
Bank_Level_Parallism_Col = 1.183208
Bank_Level_Parallism_Ready = 1.063179
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.141023 

BW Util details:
bwutil = 0.016359 
total_CMD = 89983 
util_bw = 1472 
Wasted_Col = 3664 
Wasted_Row = 2818 
Idle = 82029 

BW Util Bottlenecks: 
RCDc_limit = 3607 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 550 
rwq = 0 
CCDLc_limit_alone = 550 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 87918 
Read = 1472 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 330 
n_pre = 322 
n_ref = 0 
n_req = 1543 
total_req = 1472 

Dual Bus Interface Util: 
issued_total_row = 652 
issued_total_col = 1472 
Row_Bus_Util =  0.007246 
CoL_Bus_Util = 0.016359 
Either_Row_CoL_Bus_Util = 0.022949 
Issued_on_Two_Bus_Simul_Util = 0.000656 
issued_two_Eff = 0.028571 
queue_avg = 0.130314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.130314
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=89983 n_nop=89983 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 89983i bk1: 0a 89983i bk2: 0a 89983i bk3: 0a 89983i bk4: 0a 89983i bk5: 0a 89983i bk6: 0a 89983i bk7: 0a 89983i bk8: 0a 89983i bk9: 0a 89983i bk10: 0a 89983i bk11: 0a 89983i bk12: 0a 89983i bk13: 0a 89983i bk14: 0a 89983i bk15: 0a 89983i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 89983 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 89983 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 89983 
n_nop = 89983 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77286, Miss = 1937, Miss_rate = 0.025, Pending_hits = 68, Reservation_fails = 0
L2_cache_bank[1]: Access = 20876, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 30340, Miss = 1934, Miss_rate = 0.064, Pending_hits = 189, Reservation_fails = 0
L2_cache_bank[3]: Access = 21285, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 30566, Miss = 1800, Miss_rate = 0.059, Pending_hits = 179, Reservation_fails = 0
L2_cache_bank[5]: Access = 21345, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 30477, Miss = 1684, Miss_rate = 0.055, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[7]: Access = 21005, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 30679, Miss = 1887, Miss_rate = 0.062, Pending_hits = 190, Reservation_fails = 0
L2_cache_bank[9]: Access = 21388, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 30107, Miss = 1954, Miss_rate = 0.065, Pending_hits = 164, Reservation_fails = 0
L2_cache_bank[11]: Access = 21111, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 30248, Miss = 1769, Miss_rate = 0.058, Pending_hits = 184, Reservation_fails = 0
L2_cache_bank[13]: Access = 21064, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 30385, Miss = 1846, Miss_rate = 0.061, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[15]: Access = 21043, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 15853, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 11394, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 16073, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 11321, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 15978, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 11330, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 15922, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 11721, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 16129, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 11422, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 16101, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 11612, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 16234, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 11295, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 15980, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 11519, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 17470, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 12012, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 17518, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 12129, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 17926, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 12096, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 17215, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 12513, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 17954, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 12002, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 17372, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 12050, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 17656, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 11973, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 17588, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 11903, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 916466
L2_total_cache_misses = 14811
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 1306
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 596472
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1227
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3508
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 8087
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 303877
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 79
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 236
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 2980
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 609294
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 307172
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.148
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=916466
icnt_total_pkts_simt_to_mem=916466
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 916466
Req_Network_cycles = 127037
Req_Network_injected_packets_per_cycle =       7.2142 
Req_Network_conflicts_per_cycle =      17.3026
Req_Network_conflicts_per_cycle_util =      24.6087
Req_Bank_Level_Parallism =      10.2604
Req_Network_in_buffer_full_per_cycle =       4.1081
Req_Network_in_buffer_avg_util =     145.2876
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1503

Reply_Network_injected_packets_num = 916466
Reply_Network_cycles = 127037
Reply_Network_injected_packets_per_cycle =        7.2142
Reply_Network_conflicts_per_cycle =        6.8108
Reply_Network_conflicts_per_cycle_util =       9.6744
Reply_Bank_Level_Parallism =      10.2473
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.8719
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1804
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 12 sec (312 sec)
gpgpu_simulation_rate = 44241 (inst/sec)
gpgpu_simulation_rate = 407 (cycle/sec)
gpgpu_silicon_slowdown = 2948402x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 13155
gpu_sim_insn = 2829009
gpu_ipc =     215.0520
gpu_tot_sim_cycle = 140192
gpu_tot_sim_insn = 16632365
gpu_tot_ipc =     118.6399
gpu_tot_issued_cta = 2048
gpu_occupancy = 33.7322% 
gpu_tot_occupancy = 30.3742% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      13.0337
partiton_level_parallism_total  =       7.7602
partiton_level_parallism_util =      15.1881
partiton_level_parallism_util_total  =      10.8133
L2_BW  =     500.4931 GB/Sec
L2_BW_total  =     297.9933 GB/Sec
gpu_total_sim_rate=46851

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 26181, Miss = 16832, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[1]: Access = 26944, Miss = 16994, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[2]: Access = 27643, Miss = 17605, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[3]: Access = 26565, Miss = 16962, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 911
	L1D_cache_core[4]: Access = 27371, Miss = 17458, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[5]: Access = 26525, Miss = 16827, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 2881
	L1D_cache_core[6]: Access = 26071, Miss = 16559, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[7]: Access = 26680, Miss = 16983, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 843
	L1D_cache_core[8]: Access = 26655, Miss = 17215, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 1154
	L1D_cache_core[9]: Access = 25434, Miss = 16301, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 831
	L1D_cache_core[10]: Access = 26818, Miss = 17193, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 1235
	L1D_cache_core[11]: Access = 25784, Miss = 16475, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 866
	L1D_cache_core[12]: Access = 25150, Miss = 16174, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 468
	L1D_cache_core[13]: Access = 26485, Miss = 17026, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 1911
	L1D_cache_core[14]: Access = 25890, Miss = 16616, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 1141
	L1D_cache_core[15]: Access = 26173, Miss = 16847, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[16]: Access = 27223, Miss = 17340, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 3215
	L1D_cache_core[17]: Access = 26988, Miss = 17213, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 2910
	L1D_cache_core[18]: Access = 26283, Miss = 16927, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 2001
	L1D_cache_core[19]: Access = 26509, Miss = 16802, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 2824
	L1D_cache_core[20]: Access = 27500, Miss = 17582, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 2225
	L1D_cache_core[21]: Access = 26780, Miss = 16964, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 2101
	L1D_cache_core[22]: Access = 28039, Miss = 17532, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 2804
	L1D_cache_core[23]: Access = 27507, Miss = 17101, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 3202
	L1D_cache_core[24]: Access = 27459, Miss = 17158, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 2164
	L1D_cache_core[25]: Access = 27244, Miss = 17025, Miss_rate = 0.625, Pending_hits = 0, Reservation_fails = 2808
	L1D_cache_core[26]: Access = 27657, Miss = 17195, Miss_rate = 0.622, Pending_hits = 0, Reservation_fails = 984
	L1D_cache_core[27]: Access = 28134, Miss = 17632, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 3963
	L1D_cache_core[28]: Access = 26068, Miss = 16231, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 3495
	L1D_cache_core[29]: Access = 26978, Miss = 17018, Miss_rate = 0.631, Pending_hits = 0, Reservation_fails = 2457
	L1D_cache_core[30]: Access = 27679, Miss = 17371, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 3091
	L1D_cache_core[31]: Access = 26816, Miss = 16805, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 2812
	L1D_cache_core[32]: Access = 25223, Miss = 16147, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 1001
	L1D_cache_core[33]: Access = 24343, Miss = 15539, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 728
	L1D_cache_core[34]: Access = 24698, Miss = 15881, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 1046
	L1D_cache_core[35]: Access = 26373, Miss = 16736, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 1416
	L1D_cache_core[36]: Access = 24955, Miss = 15972, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[37]: Access = 26481, Miss = 16826, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 1152
	L1D_cache_core[38]: Access = 25612, Miss = 16442, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 418
	L1D_cache_core[39]: Access = 25689, Miss = 16270, Miss_rate = 0.633, Pending_hits = 0, Reservation_fails = 428
	L1D_total_cache_accesses = 1060607
	L1D_total_cache_misses = 673776
	L1D_total_cache_miss_rate = 0.6353
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 65892
	L1D_cache_data_port_util = 0.048
	L1D_cache_fill_port_util = 0.044
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 378019
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 181755
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 183246
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8812
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 308329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 446
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 743020
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317587

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 49654
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16238
ctas_completed 2048, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
955, 681, 999, 755, 766, 767, 895, 755, 787, 871, 957, 1116, 883, 1465, 608, 758, 767, 840, 788, 882, 958, 1029, 808, 789, 283, 294, 304, 40, 241, 241, 272, 294, 
bypassed load instructions: 671956
gpgpu_n_tot_thrd_icount = 56621440
gpgpu_n_tot_w_icount = 1769420
gpgpu_n_stall_shd_mem = 1283226
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 770337
gpgpu_n_mem_write_global = 317587
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1816079
gpgpu_n_store_insn = 509841
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3670016
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 747771
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 281354
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:667795	W0_Idle:2912045	W0_Scoreboard:26990192	W1:434661	W2:207172	W3:146344	W4:118823	W5:94500	W6:68694	W7:54441	W8:42380	W9:36569	W10:32705	W11:30966	W12:29311	W13:27707	W14:24726	W15:25146	W16:21153	W17:17006	W18:12573	W19:7271	W20:5137	W21:2365	W22:1287	W23:583	W24:165	W25:0	W26:55	W27:0	W28:0	W29:0	W30:0	W31:0	W32:327680
single_issue_nums: WS0:442017	WS1:440826	WS2:442104	WS3:444473	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6162696 {8:770337,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12703480 {40:317587,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 30813480 {40:770337,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2540696 {8:317587,}
maxmflatency = 2979 
max_icnt2mem_latency = 2811 
maxmrqlatency = 80179 
max_icnt2sh_latency = 228 
averagemflatency = 931 
avg_icnt2mem_latency = 757 
avg_mrq_latency = 1463 
avg_icnt2sh_latency = 8 
mrq_lat_table:6389 	4099 	427 	331 	905 	1893 	343 	20 	43 	27 	79 	25 	17 	0 	0 	454 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118811 	144741 	358717 	446336 	19319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	23677 	3371 	2804 	49979 	27300 	31815 	70624 	167791 	376760 	326515 	7288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	488694 	288964 	187130 	85756 	24067 	8646 	4667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	121 	27 	48 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        38        34         0         0         0         0         0         0         0         0        29        38        20        21 
dram[1]:        35        24        37        37         0         0         0         0         0         0         0         0        36        34        20        25 
dram[2]:        24        22        62        36         0         0         0         0         0         0         0         0        37        44        49        42 
dram[3]:        29        23        36        37         0         0         0         0         0         0         0         0        39        31        16        17 
dram[4]:        24        24        33        35         0         0         0         0         0         0         0         0        36        28        20        15 
dram[5]:        29        26        37        33         0         0         0         0         0         0         0         0        23        28        20        16 
dram[6]:        31        25        34        34         0         0         0         0         0         0         0         0        35        35        33        31 
dram[7]:        28        20        35        34         0         0         0         0         0         0         0         0        31        30        29        20 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     12404      4941      7261      9939         0         0         0         0         0         0         0         0      8619     13622     10764     16776 
dram[1]:      4052     11039      5208      5524         0         0         0         0         0         0         0         0      9824      3864     14355      9319 
dram[2]:     13014      6746      5487      6822         0         0         0         0         0         0         0         0     13788      4462      5604     10146 
dram[3]:      5746      9234      2820      3860         0         0         0         0         0         0         0         0     16465      7001     11509     14177 
dram[4]:      5192      5879      9948      7677         0         0         0         0         0         0         0         0     11527      5256      8310      7293 
dram[5]:      6411     12469     10471     12492         0         0         0         0         0         0         0         0      9365      6892      6505     12095 
dram[6]:      8169      3560      4798     13347         0         0         0         0         0         0         0         0      8664     11541     11067      4234 
dram[7]:     10456      5994      3563      4264         0         0         0         0         0         0         0         0     14649      7868     16467     15651 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.752941  3.533333  4.157143  3.945946       nan       nan       nan       nan       nan       nan       nan       nan  3.559322  3.600000  3.893617  4.238095 
dram[1]:  4.967213  4.544117  5.101695  4.967742       nan       nan       nan       nan       nan       nan       nan       nan  4.018868  4.565217  5.260870  3.690476 
dram[2]:  4.029412  3.597403  4.750000  4.711864       nan       nan       nan       nan       nan       nan       nan       nan  4.638298  4.442307  5.954545  4.333333 
dram[3]:  4.524590  3.726027  4.482143  4.200000       nan       nan       nan       nan       nan       nan       nan       nan  3.901961  4.140000  5.370370  3.871795 
dram[4]:  4.807017  4.343284  4.567164  6.022727       nan       nan       nan       nan       nan       nan       nan       nan  4.280000  3.345454  4.175000  3.354167 
dram[5]:  3.445783  3.740260  3.896104  4.767857       nan       nan       nan       nan       nan       nan       nan       nan  3.959184  3.719298  4.594594  4.297297 
dram[6]:  4.291667  4.029412  4.228571  3.828947       nan       nan       nan       nan       nan       nan       nan       nan  3.962963  3.343284  4.600000  4.529412 
dram[7]:  4.200000  4.264706  4.515625  4.460318       nan       nan       nan       nan       nan       nan       nan       nan  3.909091  3.921569  4.514286  3.956522 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 15069/3600 = 4.185833
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       298       291       313       286         0         0         0         0         0         0         0         0       166       147       202       205 
dram[1]:       301       294       291       299         0         0         0         0         0         0         0         0       137       159       178       181 
dram[2]:       246       249       307       287         0         0         0         0         0         0         0         0       147       141       195       186 
dram[3]:       245       238       293       264         0         0         0         0         0         0         0         0       153       140       201       182 
dram[4]:       264       269       290       283         0         0         0         0         0         0         0         0       149       166       196       163 
dram[5]:       276       268       291       272         0         0         0         0         0         0         0         0       156       162       198       175 
dram[6]:       280       289       311       262         0         0         0         0         0         0         0         0       170       166       194       172 
dram[7]:       278       255       289       263         0         0         0         0         0         0         0         0       152       162       207       184 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 14434
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        88        91        78        51         0         0         0         0         0         0         0         0        28        40        88        89 
dram[1]:        99        92        60        47         0         0         0         0         0         0         0         0         4        35        75        92 
dram[2]:        73        82        55        51         0         0         0         0         0         0         0         0         8        24        91        99 
dram[3]:        83        82        68        55         0         0         0         0         0         0         0         0        15        27        91        84 
dram[4]:        59        86        76        37         0         0         0         0         0         0         0         0        31        39        86        71 
dram[5]:        86        95        74        54         0         0         0         0         0         0         0         0        28        28        67        73 
dram[6]:        72        90        62        47         0         0         0         0         0         0         0         0        36        44        99        92 
dram[7]:        69        64        52        43         0         0         0         0         0         0         0         0        12        34        84        68 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4003
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11392     11276      8904    144961    none      none      none      none      none      none      none      none       44244     41683      9526      9341
dram[1]:      10564     10525      8797      8676    none      none      none      none      none      none      none      none       58132     38660     10571      9914
dram[2]:      12734     13180      8838      9901    none      none      none      none      none      none      none      none       52807     45462      9298      8924
dram[3]:      12775     12574      9102      9504    none      none      none      none      none      none      none      none       49028     44182      8805     10465
dram[4]:      13357     11608      9367      9517    none      none      none      none      none      none      none      none       44874     36082      9338     11286
dram[5]:      11327     11594      9097      8778    none      none      none      none      none      none      none      none       44436     38679      9534     10157
dram[6]:      11850     10997      8762      9118    none      none      none      none      none      none      none      none       39997     35581      8791      9854
dram[7]:      11843     13514      9738      9900    none      none      none      none      none      none      none      none       49365     38165      8781     10242
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2641      2786      2699      2979      2348      2374      2493      2699      2369      2159      2671      2840      2768      2735      2810      2803
dram[1]:       2644      2681      2853      2712      2305      2319      2519      2531      2277      2195      2785      2852      2788      2728      2624      2615
dram[2]:       2791      2561      2706      2702      2437      2385      2467      2735      2110      2288      2834      2752      2623      2617      2647      2764
dram[3]:       2649      2608      2688      2632      2258      2352      2372      2741      2423      2360      2667      2851      2557      2711      2648      2433
dram[4]:       2619      2786      2740      2661      2511      2628      2431      2837      2320      2446      2585      2856      2676      2818      2445      2809
dram[5]:       2838      2413      2611      2651      2329      2318      2532      2459      2384      2344      2755      2853      2832      2794      2633      2631
dram[6]:       2598      2623      2924      2695      2654      2572      2260      2401      2651      2327      2736      2694      2778      2685      2617      2696
dram[7]:       2623      2628      2555      2455      2326      2385      2534      2367      2393      2349      2834      2673      2641      2681      2551      2836
dram[8]:       2604      2510      2175      2104      2252      2328      2556      2287      2472      2528      2534      2619      2692      2641      2676      2666
dram[9]:       2493      2793      2174      2093      2260      2219      2548      2406      2458      2292      2812      2581      2794      2712      2611      2494
dram[10]:       2662      2668      2076      2111      2293      1918      2651      2431      2126      2540      2707      2755      2695      2602      2354      2402
dram[11]:       2585      2634      2243      2098      1911      2238      2500      2267      2211      2443      2576      2647      2434      2657      2647      2444
dram[12]:       2545      2581      2336      2121      2172      2129      2558      2178      2450      2409      2758      2496      2594      2531      2758      2616
dram[13]:       2757      2596      2329      1886      2067      1980      2343      2309      2247      2266      2640      2588      2630      2537      2786      2801
dram[14]:       2608      2786      2016      2123      2251      2158      2350      2231      2557      2295      2591      2673      2693      2568      2620      2617
dram[15]:       2792      2500      2335      2136      2105      2076      2324      2246      2475      2303      2717      2666      2708      2666      2797      2809
dram[16]:       2785      2605      2336      2397      2183      2206      2363      1998      2289      2197      2579      2611      2622      2618      2604      2757
dram[17]:       2780      2710      2416      2464      2188      2174      2369      1864      2151      2216      2682      2623      2708      2637      2520      2591
dram[18]:       2558      2758      2424      2440      2271      2296      2026      1898      2104      2266      2848      2816      2435      2664      2399      2759
dram[19]:       2424      2757      2635      2351      2347      2209      2379      1877      2281      2255      2834      2553      2668      2649      2491      2470
dram[20]:       2553      2331      2281      2392      2640      2172      2305      1973      2209      2296      2818      2537      2786      2756      2340      2594
dram[21]:       2493      2387      2756      2404      2124      2093      2122      1824      2320      2444      2590      2830      2533      2712      2321      2645
dram[22]:       2680      2390      2374      2604      2273      2201      2030      2153      2463      2611      2852      2834      2664      2800      2646      2598
dram[23]:       2514      2568      2641      2616      2038      2027      2045      1960      2268      2446      2621      2850      2784      2597      2566      2665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=96105 n_act=522 n_pre=514 n_ref_event=0 n_req=2049 n_rd=1908 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.02241
n_activity=20733 dram_eff=0.1073
bk0: 310a 96714i bk1: 308a 96548i bk2: 284a 97055i bk3: 286a 97046i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 194a 97554i bk13: 182a 97632i bk14: 176a 97767i bk15: 168a 97952i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.737557
Row_Buffer_Locality_read = 0.730608
Row_Buffer_Locality_write = 0.901235
Bank_Level_Parallism = 1.488424
Bank_Level_Parallism_Col = 1.410656
Bank_Level_Parallism_Ready = 1.588764
write_to_read_ratio_blp_rw_average = 0.043556
GrpLevelPara = 1.252440 

BW Util details:
bwutil = 0.022407 
total_CMD = 99301 
util_bw = 2225 
Wasted_Col = 5528 
Wasted_Row = 4427 
Idle = 87121 

BW Util Bottlenecks: 
RCDc_limit = 5695 
RCDWRc_limit = 21 
WTRc_limit = 36 
RTWc_limit = 0 
CCDLc_limit = 549 
rwq = 0 
CCDLc_limit_alone = 545 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 96105 
Read = 1908 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 522 
n_pre = 514 
n_ref = 0 
n_req = 2049 
total_req = 2225 

Dual Bus Interface Util: 
issued_total_row = 1036 
issued_total_col = 2225 
Row_Bus_Util =  0.010433 
CoL_Bus_Util = 0.022407 
Either_Row_CoL_Bus_Util = 0.032185 
Issued_on_Two_Bus_Simul_Util = 0.000655 
issued_two_Eff = 0.020338 
queue_avg = 0.125578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.125578
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=96377 n_act=414 n_pre=406 n_ref_event=0 n_req=1967 n_rd=1840 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.02174
n_activity=18015 dram_eff=0.1198
bk0: 292a 97322i bk1: 299a 97097i bk2: 292a 97355i bk3: 302a 97283i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 197a 97665i bk13: 188a 97809i bk14: 121a 98660i bk15: 149a 97971i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.784375
Row_Buffer_Locality_read = 0.778261
Row_Buffer_Locality_write = 0.925000
Bank_Level_Parallism = 1.481489
Bank_Level_Parallism_Col = 1.439969
Bank_Level_Parallism_Ready = 1.548865
write_to_read_ratio_blp_rw_average = 0.052429
GrpLevelPara = 1.296082 

BW Util details:
bwutil = 0.021742 
total_CMD = 99301 
util_bw = 2159 
Wasted_Col = 4527 
Wasted_Row = 3551 
Idle = 89064 

BW Util Bottlenecks: 
RCDc_limit = 4506 
RCDWRc_limit = 49 
WTRc_limit = 16 
RTWc_limit = 77 
CCDLc_limit = 605 
rwq = 0 
CCDLc_limit_alone = 602 
WTRc_limit_alone = 15 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 99301 
n_nop = 96377 
Read = 1840 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 414 
n_pre = 406 
n_ref = 0 
n_req = 1967 
total_req = 2159 

Dual Bus Interface Util: 
issued_total_row = 820 
issued_total_col = 2159 
Row_Bus_Util =  0.008258 
CoL_Bus_Util = 0.021742 
Either_Row_CoL_Bus_Util = 0.029446 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.018810 
queue_avg = 0.135709 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.135709
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=96450 n_act=418 n_pre=410 n_ref_event=0 n_req=1882 n_rd=1758 n_rd_L2_A=0 n_write=0 n_wr_bk=309 bw_util=0.02082
n_activity=18828 dram_eff=0.1098
bk0: 266a 97166i bk1: 270a 96994i bk2: 280a 97394i bk3: 273a 97466i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 196a 97864i bk13: 205a 97583i bk14: 129a 98607i bk15: 139a 98274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.772455
Row_Buffer_Locality_read = 0.766212
Row_Buffer_Locality_write = 0.911392
Bank_Level_Parallism = 1.415257
Bank_Level_Parallism_Col = 1.393205
Bank_Level_Parallism_Ready = 1.584422
write_to_read_ratio_blp_rw_average = 0.048744
GrpLevelPara = 1.244942 

BW Util details:
bwutil = 0.020816 
total_CMD = 99301 
util_bw = 2067 
Wasted_Col = 4729 
Wasted_Row = 3730 
Idle = 88775 

BW Util Bottlenecks: 
RCDc_limit = 4645 
RCDWRc_limit = 10 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 554 
rwq = 0 
CCDLc_limit_alone = 553 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 96450 
Read = 1758 
Write = 0 
L2_Alloc = 0 
L2_WB = 309 
n_act = 418 
n_pre = 410 
n_ref = 0 
n_req = 1882 
total_req = 2067 

Dual Bus Interface Util: 
issued_total_row = 828 
issued_total_col = 2067 
Row_Bus_Util =  0.008338 
CoL_Bus_Util = 0.020816 
Either_Row_CoL_Bus_Util = 0.028711 
Issued_on_Two_Bus_Simul_Util = 0.000443 
issued_two_Eff = 0.015433 
queue_avg = 0.088730 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0887302
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=96488 n_act=427 n_pre=419 n_ref_event=0 n_req=1844 n_rd=1716 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.02042
n_activity=18319 dram_eff=0.1107
bk0: 262a 97475i bk1: 257a 97084i bk2: 234a 97567i bk3: 287a 97063i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 199a 97594i bk13: 189a 97815i bk14: 142a 98528i bk15: 146a 98211i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.762117
Row_Buffer_Locality_read = 0.754079
Row_Buffer_Locality_write = 0.936709
Bank_Level_Parallism = 1.420545
Bank_Level_Parallism_Col = 1.363089
Bank_Level_Parallism_Ready = 1.350099
write_to_read_ratio_blp_rw_average = 0.039970
GrpLevelPara = 1.260849 

BW Util details:
bwutil = 0.020423 
total_CMD = 99301 
util_bw = 2028 
Wasted_Col = 4772 
Wasted_Row = 3665 
Idle = 88836 

BW Util Bottlenecks: 
RCDc_limit = 4675 
RCDWRc_limit = 0 
WTRc_limit = 13 
RTWc_limit = 16 
CCDLc_limit = 584 
rwq = 0 
CCDLc_limit_alone = 583 
WTRc_limit_alone = 12 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 99301 
n_nop = 96488 
Read = 1716 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 427 
n_pre = 419 
n_ref = 0 
n_req = 1844 
total_req = 2028 

Dual Bus Interface Util: 
issued_total_row = 846 
issued_total_col = 2028 
Row_Bus_Util =  0.008520 
CoL_Bus_Util = 0.020423 
Either_Row_CoL_Bus_Util = 0.028328 
Issued_on_Two_Bus_Simul_Util = 0.000614 
issued_two_Eff = 0.021685 
queue_avg = 0.127803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.127803
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=96402 n_act=428 n_pre=420 n_ref_event=0 n_req=1904 n_rd=1780 n_rd_L2_A=0 n_write=0 n_wr_bk=321 bw_util=0.02116
n_activity=19108 dram_eff=0.11
bk0: 264a 97446i bk1: 284a 97162i bk2: 299a 97180i bk3: 259a 97781i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 194a 97741i bk13: 169a 97668i bk14: 159a 98002i bk15: 152a 97688i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.770140
Row_Buffer_Locality_read = 0.763483
Row_Buffer_Locality_write = 0.914634
Bank_Level_Parallism = 1.453783
Bank_Level_Parallism_Col = 1.450511
Bank_Level_Parallism_Ready = 1.665873
write_to_read_ratio_blp_rw_average = 0.051090
GrpLevelPara = 1.267958 

BW Util details:
bwutil = 0.021158 
total_CMD = 99301 
util_bw = 2101 
Wasted_Col = 4787 
Wasted_Row = 3844 
Idle = 88569 

BW Util Bottlenecks: 
RCDc_limit = 4673 
RCDWRc_limit = 53 
WTRc_limit = 28 
RTWc_limit = 81 
CCDLc_limit = 592 
rwq = 0 
CCDLc_limit_alone = 587 
WTRc_limit_alone = 25 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 99301 
n_nop = 96402 
Read = 1780 
Write = 0 
L2_Alloc = 0 
L2_WB = 321 
n_act = 428 
n_pre = 420 
n_ref = 0 
n_req = 1904 
total_req = 2101 

Dual Bus Interface Util: 
issued_total_row = 848 
issued_total_col = 2101 
Row_Bus_Util =  0.008540 
CoL_Bus_Util = 0.021158 
Either_Row_CoL_Bus_Util = 0.029194 
Issued_on_Two_Bus_Simul_Util = 0.000504 
issued_two_Eff = 0.017247 
queue_avg = 0.132254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.132254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=96325 n_act=473 n_pre=465 n_ref_event=0 n_req=1928 n_rd=1798 n_rd_L2_A=0 n_write=0 n_wr_bk=304 bw_util=0.02117
n_activity=20083 dram_eff=0.1047
bk0: 273a 96832i bk1: 278a 96914i bk2: 294a 96972i bk3: 262a 97529i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 180a 97841i bk13: 195a 97645i bk14: 164a 98100i bk15: 152a 98120i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.747868
Row_Buffer_Locality_read = 0.741379
Row_Buffer_Locality_write = 0.897436
Bank_Level_Parallism = 1.434053
Bank_Level_Parallism_Col = 1.379945
Bank_Level_Parallism_Ready = 1.545195
write_to_read_ratio_blp_rw_average = 0.045317
GrpLevelPara = 1.252050 

BW Util details:
bwutil = 0.021168 
total_CMD = 99301 
util_bw = 2102 
Wasted_Col = 5204 
Wasted_Row = 4082 
Idle = 87913 

BW Util Bottlenecks: 
RCDc_limit = 5204 
RCDWRc_limit = 21 
WTRc_limit = 11 
RTWc_limit = 0 
CCDLc_limit = 622 
rwq = 0 
CCDLc_limit_alone = 622 
WTRc_limit_alone = 11 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 96325 
Read = 1798 
Write = 0 
L2_Alloc = 0 
L2_WB = 304 
n_act = 473 
n_pre = 465 
n_ref = 0 
n_req = 1928 
total_req = 2102 

Dual Bus Interface Util: 
issued_total_row = 938 
issued_total_col = 2102 
Row_Bus_Util =  0.009446 
CoL_Bus_Util = 0.021168 
Either_Row_CoL_Bus_Util = 0.029969 
Issued_on_Two_Bus_Simul_Util = 0.000645 
issued_two_Eff = 0.021505 
queue_avg = 0.129052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.129052
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=96254 n_act=476 n_pre=468 n_ref_event=0 n_req=1981 n_rd=1844 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.02173
n_activity=20109 dram_eff=0.1073
bk0: 298a 97065i bk1: 267a 97164i bk2: 291a 97122i bk3: 286a 96970i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 197a 97613i bk13: 206a 97360i bk14: 154a 98147i bk15: 145a 98121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.752470
Row_Buffer_Locality_read = 0.746204
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.440760
Bank_Level_Parallism_Col = 1.416950
Bank_Level_Parallism_Ready = 1.643188
write_to_read_ratio_blp_rw_average = 0.045918
GrpLevelPara = 1.247591 

BW Util details:
bwutil = 0.021732 
total_CMD = 99301 
util_bw = 2158 
Wasted_Col = 5267 
Wasted_Row = 4214 
Idle = 87662 

BW Util Bottlenecks: 
RCDc_limit = 5213 
RCDWRc_limit = 21 
WTRc_limit = 6 
RTWc_limit = 0 
CCDLc_limit = 635 
rwq = 0 
CCDLc_limit_alone = 635 
WTRc_limit_alone = 6 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 96254 
Read = 1844 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 476 
n_pre = 468 
n_ref = 0 
n_req = 1981 
total_req = 2158 

Dual Bus Interface Util: 
issued_total_row = 944 
issued_total_col = 2158 
Row_Bus_Util =  0.009506 
CoL_Bus_Util = 0.021732 
Either_Row_CoL_Bus_Util = 0.030684 
Issued_on_Two_Bus_Simul_Util = 0.000554 
issued_two_Eff = 0.018051 
queue_avg = 0.115447 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.115447
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=96407 n_act=442 n_pre=434 n_ref_event=0 n_req=1898 n_rd=1790 n_rd_L2_A=0 n_write=0 n_wr_bk=305 bw_util=0.0211
n_activity=18516 dram_eff=0.1131
bk0: 243a 97441i bk1: 284a 97082i bk2: 284a 97261i bk3: 274a 97216i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 194a 97513i bk13: 183a 97742i bk14: 155a 98175i bk15: 173a 97818i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.763257
Row_Buffer_Locality_read = 0.755866
Row_Buffer_Locality_write = 0.935065
Bank_Level_Parallism = 1.491855
Bank_Level_Parallism_Col = 1.446908
Bank_Level_Parallism_Ready = 1.646778
write_to_read_ratio_blp_rw_average = 0.047453
GrpLevelPara = 1.267270 

BW Util details:
bwutil = 0.021097 
total_CMD = 99301 
util_bw = 2095 
Wasted_Col = 4847 
Wasted_Row = 3801 
Idle = 88558 

BW Util Bottlenecks: 
RCDc_limit = 4804 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 27 
CCDLc_limit = 650 
rwq = 0 
CCDLc_limit_alone = 650 
WTRc_limit_alone = 6 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 99301 
n_nop = 96407 
Read = 1790 
Write = 0 
L2_Alloc = 0 
L2_WB = 305 
n_act = 442 
n_pre = 434 
n_ref = 0 
n_req = 1898 
total_req = 2095 

Dual Bus Interface Util: 
issued_total_row = 876 
issued_total_col = 2095 
Row_Bus_Util =  0.008822 
CoL_Bus_Util = 0.021097 
Either_Row_CoL_Bus_Util = 0.029144 
Issued_on_Two_Bus_Simul_Util = 0.000775 
issued_two_Eff = 0.026607 
queue_avg = 0.147209 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.147209
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=99301 n_nop=99301 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 99301i bk1: 0a 99301i bk2: 0a 99301i bk3: 0a 99301i bk4: 0a 99301i bk5: 0a 99301i bk6: 0a 99301i bk7: 0a 99301i bk8: 0a 99301i bk9: 0a 99301i bk10: 0a 99301i bk11: 0a 99301i bk12: 0a 99301i bk13: 0a 99301i bk14: 0a 99301i bk15: 0a 99301i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 99301 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 99301 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 99301 
n_nop = 99301 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 86236, Miss = 2363, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[1]: Access = 23604, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 37479, Miss = 2321, Miss_rate = 0.062, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[3]: Access = 24026, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 37551, Miss = 2218, Miss_rate = 0.059, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[5]: Access = 23986, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 37599, Miss = 2095, Miss_rate = 0.056, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[7]: Access = 23733, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 37536, Miss = 2228, Miss_rate = 0.059, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[9]: Access = 23971, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 37058, Miss = 2348, Miss_rate = 0.063, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[11]: Access = 23886, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 37308, Miss = 2223, Miss_rate = 0.060, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[13]: Access = 23761, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 37302, Miss = 2191, Miss_rate = 0.059, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[15]: Access = 23743, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 19794, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 12668, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 19940, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12664, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 20011, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12551, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 19859, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 12997, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 20017, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 12659, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20059, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 12853, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 20089, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 12604, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 19872, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 12750, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22262, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 13452, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22296, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 13631, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22764, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 13589, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22099, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 13889, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22706, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 13557, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22337, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 13516, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22568, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 13360, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22344, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 13388, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1087924
L2_total_cache_misses = 17987
L2_total_cache_miss_rate = 0.0165
L2_total_cache_pending_hits = 1340
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 754643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4416
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10018
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3218
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 770337
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 317587
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.159
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1087924
icnt_total_pkts_simt_to_mem=1087924
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1087924
Req_Network_cycles = 140192
Req_Network_injected_packets_per_cycle =       7.7602 
Req_Network_conflicts_per_cycle =      17.3360
Req_Network_conflicts_per_cycle_util =      24.1564
Req_Bank_Level_Parallism =      10.8133
Req_Network_in_buffer_full_per_cycle =       3.7226
Req_Network_in_buffer_avg_util =     143.3173
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1617

Reply_Network_injected_packets_num = 1087924
Reply_Network_cycles = 140192
Reply_Network_injected_packets_per_cycle =        7.7602
Reply_Network_conflicts_per_cycle =        7.0449
Reply_Network_conflicts_per_cycle_util =       9.8037
Reply_Bank_Level_Parallism =      10.7991
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       1.0081
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1940
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 55 sec (355 sec)
gpgpu_simulation_rate = 46851 (inst/sec)
gpgpu_simulation_rate = 394 (cycle/sec)
gpgpu_silicon_slowdown = 3045685x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 3435
gpu_sim_insn = 1286256
gpu_ipc =     374.4559
gpu_tot_sim_cycle = 143627
gpu_tot_sim_insn = 17918621
gpu_tot_ipc =     124.7580
gpu_tot_issued_cta = 2304
gpu_occupancy = 15.1599% 
gpu_tot_occupancy = 30.0004% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       2.5723
partiton_level_parallism_total  =       7.6362
partiton_level_parallism_util =       5.1612
partiton_level_parallism_util_total  =      10.7187
L2_BW  =      98.7780 GB/Sec
L2_BW_total  =     293.2289 GB/Sec
gpu_total_sim_rate=49226

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 26346, Miss = 16964, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[1]: Access = 27119, Miss = 17131, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[2]: Access = 27819, Miss = 17745, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[3]: Access = 26717, Miss = 17080, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 911
	L1D_cache_core[4]: Access = 27566, Miss = 17609, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[5]: Access = 26696, Miss = 16960, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 2881
	L1D_cache_core[6]: Access = 26254, Miss = 16703, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[7]: Access = 26852, Miss = 17120, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 843
	L1D_cache_core[8]: Access = 26829, Miss = 17352, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 1154
	L1D_cache_core[9]: Access = 25659, Miss = 16480, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 831
	L1D_cache_core[10]: Access = 27069, Miss = 17385, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 1235
	L1D_cache_core[11]: Access = 25937, Miss = 16601, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 866
	L1D_cache_core[12]: Access = 25313, Miss = 16306, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 468
	L1D_cache_core[13]: Access = 26703, Miss = 17194, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 1911
	L1D_cache_core[14]: Access = 26034, Miss = 16733, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 1141
	L1D_cache_core[15]: Access = 26419, Miss = 17033, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[16]: Access = 27360, Miss = 17451, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 3215
	L1D_cache_core[17]: Access = 27151, Miss = 17350, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 2910
	L1D_cache_core[18]: Access = 26455, Miss = 17068, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 2001
	L1D_cache_core[19]: Access = 26787, Miss = 17006, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 2824
	L1D_cache_core[20]: Access = 27728, Miss = 17761, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 2225
	L1D_cache_core[21]: Access = 26960, Miss = 17106, Miss_rate = 0.634, Pending_hits = 0, Reservation_fails = 2101
	L1D_cache_core[22]: Access = 28253, Miss = 17698, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 2804
	L1D_cache_core[23]: Access = 27726, Miss = 17276, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 3202
	L1D_cache_core[24]: Access = 27600, Miss = 17271, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 2164
	L1D_cache_core[25]: Access = 27398, Miss = 17154, Miss_rate = 0.626, Pending_hits = 0, Reservation_fails = 2808
	L1D_cache_core[26]: Access = 27824, Miss = 17328, Miss_rate = 0.623, Pending_hits = 0, Reservation_fails = 984
	L1D_cache_core[27]: Access = 28274, Miss = 17745, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 3963
	L1D_cache_core[28]: Access = 26206, Miss = 16343, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 3495
	L1D_cache_core[29]: Access = 27203, Miss = 17184, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 2457
	L1D_cache_core[30]: Access = 27885, Miss = 17532, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 3091
	L1D_cache_core[31]: Access = 26990, Miss = 16941, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 2812
	L1D_cache_core[32]: Access = 25398, Miss = 16284, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 1001
	L1D_cache_core[33]: Access = 24530, Miss = 15684, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 728
	L1D_cache_core[34]: Access = 24827, Miss = 15989, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 1046
	L1D_cache_core[35]: Access = 26501, Miss = 16836, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 1416
	L1D_cache_core[36]: Access = 25147, Miss = 16121, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[37]: Access = 26610, Miss = 16930, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 1152
	L1D_cache_core[38]: Access = 25827, Miss = 16608, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 418
	L1D_cache_core[39]: Access = 25862, Miss = 16410, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 428
	L1D_total_cache_accesses = 1067834
	L1D_total_cache_misses = 679472
	L1D_total_cache_miss_rate = 0.6363
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 65892
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 378841
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 185052
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 184915
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9521
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 309059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 446
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 748808
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 319026

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 49654
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16238
ctas_completed 2304, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
975, 701, 1019, 775, 786, 787, 915, 775, 807, 891, 1065, 1136, 903, 1485, 672, 778, 831, 915, 808, 902, 978, 1049, 828, 809, 283, 294, 304, 40, 241, 241, 272, 294, 
bypassed load instructions: 674391
gpgpu_n_tot_thrd_icount = 59115008
gpgpu_n_tot_w_icount = 1847344
gpgpu_n_stall_shd_mem = 1284090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 777734
gpgpu_n_mem_write_global = 319026
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1887834
gpgpu_n_store_insn = 511592
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4128768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 748240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 281749
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:709523	W0_Idle:3081600	W0_Scoreboard:27515881	W1:465575	W2:212562	W3:147004	W4:118823	W5:94500	W6:68694	W7:54441	W8:42380	W9:36569	W10:32705	W11:30966	W12:29311	W13:27707	W14:24726	W15:25146	W16:21153	W17:17006	W18:12573	W19:7271	W20:5137	W21:2365	W22:1287	W23:583	W24:165	W25:0	W26:55	W27:0	W28:0	W29:0	W30:0	W31:0	W32:368640
single_issue_nums: WS0:462288	WS1:459864	WS2:461330	WS3:463862	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6221872 {8:777734,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12761040 {40:319026,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31109360 {40:777734,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2552208 {8:319026,}
maxmflatency = 2979 
max_icnt2mem_latency = 2811 
maxmrqlatency = 80179 
max_icnt2sh_latency = 228 
averagemflatency = 925 
avg_icnt2mem_latency = 751 
avg_mrq_latency = 1454 
avg_icnt2sh_latency = 8 
mrq_lat_table:6445 	4118 	429 	332 	911 	1896 	343 	20 	43 	27 	79 	25 	17 	0 	0 	454 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	127536 	144852 	358717 	446336 	19319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25772 	3677 	2838 	54742 	28505 	32248 	70624 	167791 	376760 	326515 	7288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	496787 	289654 	187181 	85758 	24067 	8646 	4667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	128 	27 	48 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        38        34         0         0         0         0         0         0         0         0        29        38        20        21 
dram[1]:        35        24        37        37         0         0         0         0         0         0         0         0        36        34        20        25 
dram[2]:        24        22        62        36         0         0         0         0         0         0         0         0        37        44        49        42 
dram[3]:        29        23        36        37         0         0         0         0         0         0         0         0        39        31        16        17 
dram[4]:        24        24        33        35         0         0         0         0         0         0         0         0        36        28        20        15 
dram[5]:        29        26        37        33         0         0         0         0         0         0         0         0        23        28        20        16 
dram[6]:        31        25        34        34         0         0         0         0         0         0         0         0        35        35        33        31 
dram[7]:        28        20        35        34         0         0         0         0         0         0         0         0        31        30        29        20 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     12404      4941      7261      9939         0         0         0         0         0         0         0         0      8619     13622     10764     16776 
dram[1]:      4052     11039      5208      5524         0         0         0         0         0         0         0         0      9824      3864     14355      9319 
dram[2]:     13014      6746      5487      6822         0         0         0         0         0         0         0         0     13788      4462      5604     10146 
dram[3]:      5746      9234      2820      3860         0         0         0         0         0         0         0         0     16465      7001     11509     14177 
dram[4]:      5192      5879      9948      7677         0         0         0         0         0         0         0         0     11527      5256      8310      7293 
dram[5]:      6411     12469     10471     12492         0         0         0         0         0         0         0         0      9365      6892      6505     12095 
dram[6]:      8169      3560      4798     13347         0         0         0         0         0         0         0         0      8664     11541     11067      4234 
dram[7]:     10456      5994      3563      4264         0         0         0         0         0         0         0         0     14649      7868     16467     15651 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.732558  3.478261  4.069445  3.868421       nan       nan       nan       nan       nan       nan       nan       nan  3.559322  3.553571  3.893617  4.186047 
dram[1]:  4.903226  4.544117  4.967213  4.904762       nan       nan       nan       nan       nan       nan       nan       nan  4.037736  4.489362  5.260870  3.690476 
dram[2]:  3.915493  3.500000  4.688525  4.711864       nan       nan       nan       nan       nan       nan       nan       nan  4.638298  4.442307  6.000000  4.333333 
dram[3]:  4.375000  3.689189  4.379310  4.111111       nan       nan       nan       nan       nan       nan       nan       nan  3.884615  4.140000  5.370370  3.800000 
dram[4]:  4.677966  4.308824  4.582089  6.022727       nan       nan       nan       nan       nan       nan       nan       nan  4.300000  3.345454  4.097561  3.395833 
dram[5]:  3.400000  3.717949  3.848101  4.736842       nan       nan       nan       nan       nan       nan       nan       nan  3.900000  3.706897  4.594594  4.297297 
dram[6]:  4.202703  3.957143  4.228571  3.818182       nan       nan       nan       nan       nan       nan       nan       nan  3.981482  3.343284  4.600000  4.529412 
dram[7]:  4.216667  4.217391  4.358209  4.406250       nan       nan       nan       nan       nan       nan       nan       nan  3.945455  3.830189  4.416667  3.893617 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 15156/3657 = 4.144381
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       300       293       314       289         0         0         0         0         0         0         0         0       167       147       204       205 
dram[1]:       303       294       292       300         0         0         0         0         0         0         0         0       139       159       178       181 
dram[2]:       250       250       308       289         0         0         0         0         0         0         0         0       147       141       195       187 
dram[3]:       247       241       298       264         0         0         0         0         0         0         0         0       153       143       202       182 
dram[4]:       265       270       291       285         0         0         0         0         0         0         0         0       149       167       197       165 
dram[5]:       280       273       292       274         0         0         0         0         0         0         0         0       159       163       198       175 
dram[6]:       281       293       312       264         0         0         0         0         0         0         0         0       170       167       194       172 
dram[7]:       279       255       292       265         0         0         0         0         0         0         0         0       156       163       208       185 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 14521
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        88        91        78        51         0         0         0         0         0         0         0         0        32        40        88        89 
dram[1]:        99        92        60        47         0         0         0         0         0         0         0         0         4        35        75        92 
dram[2]:        73        82        55        51         0         0         0         0         0         0         0         0         8        24        91        99 
dram[3]:        83        82        68        55         0         0         0         0         0         0         0         0        15        27        91        84 
dram[4]:        59        86        76        37         0         0         0         0         0         0         0         0        31        39        86        71 
dram[5]:        86        95        74        54         0         0         0         0         0         0         0         0        28        28        71        73 
dram[6]:        72        93        62        47         0         0         0         0         0         0         0         0        36        44        99        92 
dram[7]:        69        64        52        43         0         0         0         0         0         0         0         0        16        34        87        72 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4025
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11339     11226      8886    143703    none      none      none      none      none      none      none      none       43202     41753      9469      9341
dram[1]:      10518     10528      8781      8662    none      none      none      none      none      none      none      none       57434     38726     10582      9918
dram[2]:      12588     13146      8819      9851    none      none      none      none      none      none      none      none       52927     45545      9299      8895
dram[3]:      12704     12471      8987      9508    none      none      none      none      none      none      none      none       49133     43496      8779     10470
dram[4]:      13332     11583      9348      9466    none      none      none      none      none      none      none      none       44976     35973      9313     11197
dram[5]:      11212     11447      9084      8738    none      none      none      none      none      none      none      none       43806     38561      9394     10158
dram[6]:      11826     10807      8745      9068    none      none      none      none      none      none      none      none       40066     35478      8794      9855
dram[7]:      11819     13527      9664      9846    none      none      none      none      none      none      none      none       47177     38036      8665     10046
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2641      2786      2699      2979      2348      2374      2493      2699      2369      2159      2671      2840      2768      2735      2810      2803
dram[1]:       2644      2681      2853      2712      2305      2319      2519      2531      2277      2195      2785      2852      2788      2728      2624      2615
dram[2]:       2791      2561      2706      2702      2437      2385      2467      2735      2110      2288      2834      2752      2623      2617      2647      2764
dram[3]:       2649      2608      2688      2632      2258      2352      2372      2741      2423      2360      2667      2851      2557      2711      2648      2433
dram[4]:       2619      2786      2740      2661      2511      2628      2431      2837      2320      2446      2585      2856      2676      2818      2445      2809
dram[5]:       2838      2413      2611      2651      2329      2318      2532      2459      2384      2344      2755      2853      2832      2794      2633      2631
dram[6]:       2598      2623      2924      2695      2654      2572      2260      2401      2651      2327      2736      2694      2778      2685      2617      2696
dram[7]:       2623      2628      2555      2455      2326      2385      2534      2367      2393      2349      2834      2673      2641      2681      2551      2836
dram[8]:       2604      2510      2175      2104      2252      2328      2556      2287      2472      2528      2534      2619      2692      2641      2676      2666
dram[9]:       2493      2793      2174      2093      2260      2219      2548      2406      2458      2292      2812      2581      2794      2712      2611      2494
dram[10]:       2662      2668      2076      2111      2293      1918      2651      2431      2126      2540      2707      2755      2695      2602      2354      2402
dram[11]:       2585      2634      2243      2098      1911      2238      2500      2267      2211      2443      2576      2647      2434      2657      2647      2444
dram[12]:       2545      2581      2336      2121      2172      2129      2558      2178      2450      2409      2758      2496      2594      2531      2758      2616
dram[13]:       2757      2596      2329      1886      2067      1980      2343      2309      2247      2266      2640      2588      2630      2537      2786      2801
dram[14]:       2608      2786      2016      2123      2251      2158      2350      2231      2557      2295      2591      2673      2693      2568      2620      2617
dram[15]:       2792      2500      2335      2136      2105      2076      2324      2246      2475      2303      2717      2666      2708      2666      2797      2809
dram[16]:       2785      2605      2336      2397      2183      2206      2363      1998      2289      2197      2579      2611      2622      2618      2604      2757
dram[17]:       2780      2710      2416      2464      2188      2174      2369      1864      2151      2216      2682      2623      2708      2637      2520      2591
dram[18]:       2558      2758      2424      2440      2271      2296      2026      1898      2104      2266      2848      2816      2435      2664      2399      2759
dram[19]:       2424      2757      2635      2351      2347      2209      2379      1877      2281      2255      2834      2553      2668      2649      2491      2470
dram[20]:       2553      2331      2281      2392      2640      2172      2305      1973      2209      2296      2818      2537      2786      2756      2340      2594
dram[21]:       2493      2387      2756      2404      2124      2093      2122      1824      2320      2444      2590      2830      2533      2712      2321      2645
dram[22]:       2680      2390      2374      2604      2273      2201      2030      2153      2463      2611      2852      2834      2664      2800      2646      2598
dram[23]:       2514      2568      2641      2616      2038      2027      2045      1960      2268      2446      2621      2850      2784      2597      2566      2665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=98509 n_act=531 n_pre=523 n_ref_event=0 n_req=2061 n_rd=1919 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.02198
n_activity=21026 dram_eff=0.1063
bk0: 312a 99122i bk1: 310a 98932i bk2: 286a 99440i bk3: 288a 99430i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 194a 99987i bk13: 183a 100039i bk14: 176a 100200i bk15: 170a 100360i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734500
Row_Buffer_Locality_read = 0.727462
Row_Buffer_Locality_write = 0.901235
Bank_Level_Parallism = 1.486080
Bank_Level_Parallism_Col = 1.406392
Bank_Level_Parallism_Ready = 1.585868
write_to_read_ratio_blp_rw_average = 0.042962
GrpLevelPara = 1.249131 

BW Util details:
bwutil = 0.021979 
total_CMD = 101734 
util_bw = 2236 
Wasted_Col = 5626 
Wasted_Row = 4494 
Idle = 89378 

BW Util Bottlenecks: 
RCDc_limit = 5801 
RCDWRc_limit = 21 
WTRc_limit = 36 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 98509 
Read = 1919 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 531 
n_pre = 523 
n_ref = 0 
n_req = 2061 
total_req = 2236 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 2236 
Row_Bus_Util =  0.010360 
CoL_Bus_Util = 0.021979 
Either_Row_CoL_Bus_Util = 0.031700 
Issued_on_Two_Bus_Simul_Util = 0.000639 
issued_two_Eff = 0.020155 
queue_avg = 0.122840 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.12284
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=98794 n_act=419 n_pre=411 n_ref_event=0 n_req=1973 n_rd=1846 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.02128
n_activity=18188 dram_eff=0.119
bk0: 293a 99731i bk1: 299a 99530i bk2: 294a 99740i bk3: 303a 99692i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 198a 100098i bk13: 189a 100217i bk14: 121a 101093i bk15: 149a 100404i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782451
Row_Buffer_Locality_read = 0.776273
Row_Buffer_Locality_write = 0.925000
Bank_Level_Parallism = 1.480589
Bank_Level_Parallism_Col = 1.437811
Bank_Level_Parallism_Ready = 1.547344
write_to_read_ratio_blp_rw_average = 0.052006
GrpLevelPara = 1.295087 

BW Util details:
bwutil = 0.021281 
total_CMD = 101734 
util_bw = 2165 
Wasted_Col = 4576 
Wasted_Row = 3588 
Idle = 91405 

BW Util Bottlenecks: 
RCDc_limit = 4563 
RCDWRc_limit = 49 
WTRc_limit = 16 
RTWc_limit = 77 
CCDLc_limit = 605 
rwq = 0 
CCDLc_limit_alone = 602 
WTRc_limit_alone = 15 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 101734 
n_nop = 98794 
Read = 1846 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 419 
n_pre = 411 
n_ref = 0 
n_req = 1973 
total_req = 2165 

Dual Bus Interface Util: 
issued_total_row = 830 
issued_total_col = 2165 
Row_Bus_Util =  0.008159 
CoL_Bus_Util = 0.021281 
Either_Row_CoL_Bus_Util = 0.028899 
Issued_on_Two_Bus_Simul_Util = 0.000541 
issued_two_Eff = 0.018707 
queue_avg = 0.132463 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.132463
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=98860 n_act=425 n_pre=417 n_ref_event=0 n_req=1891 n_rd=1767 n_rd_L2_A=0 n_write=0 n_wr_bk=309 bw_util=0.02041
n_activity=19064 dram_eff=0.1089
bk0: 270a 99524i bk1: 273a 99353i bk2: 281a 99803i bk3: 273a 99899i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 196a 100297i bk13: 205a 100016i bk14: 130a 101040i bk15: 139a 100707i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769772
Row_Buffer_Locality_read = 0.763441
Row_Buffer_Locality_write = 0.911392
Bank_Level_Parallism = 1.416134
Bank_Level_Parallism_Col = 1.391809
Bank_Level_Parallism_Ready = 1.581888
write_to_read_ratio_blp_rw_average = 0.048230
GrpLevelPara = 1.245110 

BW Util details:
bwutil = 0.020406 
total_CMD = 101734 
util_bw = 2076 
Wasted_Col = 4794 
Wasted_Row = 3778 
Idle = 91086 

BW Util Bottlenecks: 
RCDc_limit = 4727 
RCDWRc_limit = 10 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 554 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 98860 
Read = 1767 
Write = 0 
L2_Alloc = 0 
L2_WB = 309 
n_act = 425 
n_pre = 417 
n_ref = 0 
n_req = 1891 
total_req = 2076 

Dual Bus Interface Util: 
issued_total_row = 842 
issued_total_col = 2076 
Row_Bus_Util =  0.008276 
CoL_Bus_Util = 0.020406 
Either_Row_CoL_Bus_Util = 0.028250 
Issued_on_Two_Bus_Simul_Util = 0.000433 
issued_two_Eff = 0.015310 
queue_avg = 0.086805 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0868048
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=98887 n_act=437 n_pre=429 n_ref_event=0 n_req=1858 n_rd=1730 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.02007
n_activity=18619 dram_eff=0.1097
bk0: 266a 99824i bk1: 258a 99493i bk2: 237a 99951i bk3: 289a 99448i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 202a 100002i bk13: 189a 100248i bk14: 142a 100961i bk15: 147a 100620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758430
Row_Buffer_Locality_read = 0.750289
Row_Buffer_Locality_write = 0.936709
Bank_Level_Parallism = 1.421700
Bank_Level_Parallism_Col = 1.360638
Bank_Level_Parallism_Ready = 1.347698
write_to_read_ratio_blp_rw_average = 0.039332
GrpLevelPara = 1.260030 

BW Util details:
bwutil = 0.020072 
total_CMD = 101734 
util_bw = 2042 
Wasted_Col = 4870 
Wasted_Row = 3733 
Idle = 91089 

BW Util Bottlenecks: 
RCDc_limit = 4789 
RCDWRc_limit = 0 
WTRc_limit = 13 
RTWc_limit = 16 
CCDLc_limit = 587 
rwq = 0 
CCDLc_limit_alone = 586 
WTRc_limit_alone = 12 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 101734 
n_nop = 98887 
Read = 1730 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 437 
n_pre = 429 
n_ref = 0 
n_req = 1858 
total_req = 2042 

Dual Bus Interface Util: 
issued_total_row = 866 
issued_total_col = 2042 
Row_Bus_Util =  0.008512 
CoL_Bus_Util = 0.020072 
Either_Row_CoL_Bus_Util = 0.027985 
Issued_on_Two_Bus_Simul_Util = 0.000600 
issued_two_Eff = 0.021426 
queue_avg = 0.125386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.125386
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=98818 n_act=432 n_pre=424 n_ref_event=0 n_req=1913 n_rd=1789 n_rd_L2_A=0 n_write=0 n_wr_bk=321 bw_util=0.02074
n_activity=19314 dram_eff=0.1092
bk0: 266a 99816i bk1: 286a 99571i bk2: 300a 99613i bk3: 259a 100214i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 195a 100174i bk13: 169a 100101i bk14: 160a 100411i bk15: 154a 100121i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769107
Row_Buffer_Locality_read = 0.762437
Row_Buffer_Locality_write = 0.914634
Bank_Level_Parallism = 1.450904
Bank_Level_Parallism_Col = 1.447337
Bank_Level_Parallism_Ready = 1.663033
write_to_read_ratio_blp_rw_average = 0.050696
GrpLevelPara = 1.266192 

BW Util details:
bwutil = 0.020740 
total_CMD = 101734 
util_bw = 2110 
Wasted_Col = 4832 
Wasted_Row = 3894 
Idle = 90898 

BW Util Bottlenecks: 
RCDc_limit = 4720 
RCDWRc_limit = 53 
WTRc_limit = 28 
RTWc_limit = 81 
CCDLc_limit = 592 
rwq = 0 
CCDLc_limit_alone = 587 
WTRc_limit_alone = 25 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 101734 
n_nop = 98818 
Read = 1789 
Write = 0 
L2_Alloc = 0 
L2_WB = 321 
n_act = 432 
n_pre = 424 
n_ref = 0 
n_req = 1913 
total_req = 2110 

Dual Bus Interface Util: 
issued_total_row = 856 
issued_total_col = 2110 
Row_Bus_Util =  0.008414 
CoL_Bus_Util = 0.020740 
Either_Row_CoL_Bus_Util = 0.028663 
Issued_on_Two_Bus_Simul_Util = 0.000491 
issued_two_Eff = 0.017147 
queue_avg = 0.129111 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.129111
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=98726 n_act=481 n_pre=473 n_ref_event=0 n_req=1945 n_rd=1814 n_rd_L2_A=0 n_write=0 n_wr_bk=304 bw_util=0.02082
n_activity=20400 dram_eff=0.1038
bk0: 276a 99217i bk1: 280a 99319i bk2: 298a 99356i bk3: 265a 99938i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 181a 100250i bk13: 198a 100053i bk14: 164a 100533i bk15: 152a 100553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745772
Row_Buffer_Locality_read = 0.739250
Row_Buffer_Locality_write = 0.897436
Bank_Level_Parallism = 1.432468
Bank_Level_Parallism_Col = 1.376330
Bank_Level_Parallism_Ready = 1.541077
write_to_read_ratio_blp_rw_average = 0.044700
GrpLevelPara = 1.250177 

BW Util details:
bwutil = 0.020819 
total_CMD = 101734 
util_bw = 2118 
Wasted_Col = 5290 
Wasted_Row = 4142 
Idle = 90184 

BW Util Bottlenecks: 
RCDc_limit = 5297 
RCDWRc_limit = 21 
WTRc_limit = 11 
RTWc_limit = 0 
CCDLc_limit = 625 
rwq = 0 
CCDLc_limit_alone = 625 
WTRc_limit_alone = 11 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 98726 
Read = 1814 
Write = 0 
L2_Alloc = 0 
L2_WB = 304 
n_act = 481 
n_pre = 473 
n_ref = 0 
n_req = 1945 
total_req = 2118 

Dual Bus Interface Util: 
issued_total_row = 954 
issued_total_col = 2118 
Row_Bus_Util =  0.009377 
CoL_Bus_Util = 0.020819 
Either_Row_CoL_Bus_Util = 0.029567 
Issued_on_Two_Bus_Simul_Util = 0.000629 
issued_two_Eff = 0.021277 
queue_avg = 0.126605 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.126605
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=98668 n_act=481 n_pre=473 n_ref_event=0 n_req=1991 n_rd=1853 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.0213
n_activity=20269 dram_eff=0.1069
bk0: 300a 99449i bk1: 270a 99548i bk2: 291a 99555i bk3: 289a 99378i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 198a 100046i bk13: 206a 99793i bk14: 154a 100580i bk15: 145a 100554i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751035
Row_Buffer_Locality_read = 0.744738
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.441696
Bank_Level_Parallism_Col = 1.415272
Bank_Level_Parallism_Ready = 1.640517
write_to_read_ratio_blp_rw_average = 0.045563
GrpLevelPara = 1.247223 

BW Util details:
bwutil = 0.021301 
total_CMD = 101734 
util_bw = 2167 
Wasted_Col = 5317 
Wasted_Row = 4239 
Idle = 90011 

BW Util Bottlenecks: 
RCDc_limit = 5271 
RCDWRc_limit = 21 
WTRc_limit = 6 
RTWc_limit = 0 
CCDLc_limit = 637 
rwq = 0 
CCDLc_limit_alone = 637 
WTRc_limit_alone = 6 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 98668 
Read = 1853 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 481 
n_pre = 473 
n_ref = 0 
n_req = 1991 
total_req = 2167 

Dual Bus Interface Util: 
issued_total_row = 954 
issued_total_col = 2167 
Row_Bus_Util =  0.009377 
CoL_Bus_Util = 0.021301 
Either_Row_CoL_Bus_Util = 0.030137 
Issued_on_Two_Bus_Simul_Util = 0.000541 
issued_two_Eff = 0.017939 
queue_avg = 0.112814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.112814
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=98809 n_act=451 n_pre=443 n_ref_event=0 n_req=1914 n_rd=1803 n_rd_L2_A=0 n_write=0 n_wr_bk=305 bw_util=0.02072
n_activity=18734 dram_eff=0.1125
bk0: 244a 99874i bk1: 285a 99491i bk2: 287a 99622i bk3: 275a 99622i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 196a 99946i bk13: 186a 100115i bk14: 156a 100584i bk15: 174a 100226i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760106
Row_Buffer_Locality_read = 0.752635
Row_Buffer_Locality_write = 0.935065
Bank_Level_Parallism = 1.495313
Bank_Level_Parallism_Col = 1.444196
Bank_Level_Parallism_Ready = 1.642789
write_to_read_ratio_blp_rw_average = 0.046818
GrpLevelPara = 1.266518 

BW Util details:
bwutil = 0.020721 
total_CMD = 101734 
util_bw = 2108 
Wasted_Col = 4929 
Wasted_Row = 3845 
Idle = 90852 

BW Util Bottlenecks: 
RCDc_limit = 4907 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 27 
CCDLc_limit = 651 
rwq = 0 
CCDLc_limit_alone = 651 
WTRc_limit_alone = 6 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 101734 
n_nop = 98809 
Read = 1803 
Write = 0 
L2_Alloc = 0 
L2_WB = 305 
n_act = 451 
n_pre = 443 
n_ref = 0 
n_req = 1914 
total_req = 2108 

Dual Bus Interface Util: 
issued_total_row = 894 
issued_total_col = 2108 
Row_Bus_Util =  0.008788 
CoL_Bus_Util = 0.020721 
Either_Row_CoL_Bus_Util = 0.028751 
Issued_on_Two_Bus_Simul_Util = 0.000757 
issued_two_Eff = 0.026325 
queue_avg = 0.143688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.143688
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=101734 n_nop=101734 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 101734i bk1: 0a 101734i bk2: 0a 101734i bk3: 0a 101734i bk4: 0a 101734i bk5: 0a 101734i bk6: 0a 101734i bk7: 0a 101734i bk8: 0a 101734i bk9: 0a 101734i bk10: 0a 101734i bk11: 0a 101734i bk12: 0a 101734i bk13: 0a 101734i bk14: 0a 101734i bk15: 0a 101734i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 101734 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 101734 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 101734 
n_nop = 101734 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 86468, Miss = 2374, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[1]: Access = 23866, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 37715, Miss = 2327, Miss_rate = 0.062, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[3]: Access = 24273, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 37784, Miss = 2227, Miss_rate = 0.059, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[5]: Access = 24251, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 37847, Miss = 2111, Miss_rate = 0.056, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[7]: Access = 23971, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 37801, Miss = 2237, Miss_rate = 0.059, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[9]: Access = 24194, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 37309, Miss = 2364, Miss_rate = 0.063, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[11]: Access = 24142, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 37532, Miss = 2232, Miss_rate = 0.059, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[13]: Access = 24015, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 37552, Miss = 2204, Miss_rate = 0.059, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[15]: Access = 23999, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 19940, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 12792, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 20072, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12805, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 20152, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12686, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20012, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 13131, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 20153, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 12830, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20199, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 12992, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 20230, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 12740, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 19995, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 12895, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22406, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 13596, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22471, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 13781, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22927, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 13751, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22306, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 14031, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22888, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 13721, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22524, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 13682, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22721, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 13530, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22534, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 13548, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1096760
L2_total_cache_misses = 18076
L2_total_cache_miss_rate = 0.0165
L2_total_cache_pending_hits = 1340
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 761953
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4445
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10076
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 315391
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3220
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 777734
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 319026
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.156
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1096760
icnt_total_pkts_simt_to_mem=1096760
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1096760
Req_Network_cycles = 143627
Req_Network_injected_packets_per_cycle =       7.6362 
Req_Network_conflicts_per_cycle =      16.9439
Req_Network_conflicts_per_cycle_util =      23.7837
Req_Bank_Level_Parallism =      10.7187
Req_Network_in_buffer_full_per_cycle =       3.6335
Req_Network_in_buffer_avg_util =     139.8993
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1591

Reply_Network_injected_packets_num = 1096760
Reply_Network_cycles = 143627
Reply_Network_injected_packets_per_cycle =        7.6362
Reply_Network_conflicts_per_cycle =        6.8870
Reply_Network_conflicts_per_cycle_util =       9.6536
Reply_Bank_Level_Parallism =      10.7038
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9844
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1909
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 4 sec (364 sec)
gpgpu_simulation_rate = 49226 (inst/sec)
gpgpu_simulation_rate = 394 (cycle/sec)
gpgpu_silicon_slowdown = 3045685x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3048..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3040..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3038..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3030..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3028..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7fffffdd3020..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7fffffdd30f0..

GPGPU-Sim PTX: cudaLaunch for 0x0x403910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z6KernelP4NodePiPbS2_S1_S2_i 
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim: Reconfigure L1 cache to 128KB
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z6KernelP4NodePiPbS2_S1_S2_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 1574
gpu_sim_insn = 1245375
gpu_ipc =     791.2167
gpu_tot_sim_cycle = 145201
gpu_tot_sim_insn = 19163996
gpu_tot_ipc =     131.9825
gpu_tot_issued_cta = 2560
gpu_occupancy = 33.7489% 
gpu_tot_occupancy = 30.0206% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       1.3247
partiton_level_parallism_total  =       7.5678
partiton_level_parallism_util =      12.1930
partiton_level_parallism_util_total  =      10.7212
L2_BW  =      50.8666 GB/Sec
L2_BW_total  =     290.6016 GB/Sec
gpu_total_sim_rate=52076

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 26394, Miss = 17012, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 127
	L1D_cache_core[1]: Access = 27167, Miss = 17179, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 126
	L1D_cache_core[2]: Access = 27867, Miss = 17793, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 2241
	L1D_cache_core[3]: Access = 26765, Miss = 17128, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 911
	L1D_cache_core[4]: Access = 27614, Miss = 17657, Miss_rate = 0.639, Pending_hits = 0, Reservation_fails = 508
	L1D_cache_core[5]: Access = 26744, Miss = 17008, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 2881
	L1D_cache_core[6]: Access = 26302, Miss = 16751, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 211
	L1D_cache_core[7]: Access = 26900, Miss = 17168, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 843
	L1D_cache_core[8]: Access = 26877, Miss = 17400, Miss_rate = 0.647, Pending_hits = 0, Reservation_fails = 1154
	L1D_cache_core[9]: Access = 25707, Miss = 16528, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 831
	L1D_cache_core[10]: Access = 27117, Miss = 17433, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 1235
	L1D_cache_core[11]: Access = 25994, Miss = 16655, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 866
	L1D_cache_core[12]: Access = 25361, Miss = 16354, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 468
	L1D_cache_core[13]: Access = 26751, Miss = 17242, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 1911
	L1D_cache_core[14]: Access = 26082, Miss = 16781, Miss_rate = 0.643, Pending_hits = 0, Reservation_fails = 1141
	L1D_cache_core[15]: Access = 26467, Miss = 17081, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 879
	L1D_cache_core[16]: Access = 27408, Miss = 17499, Miss_rate = 0.638, Pending_hits = 0, Reservation_fails = 3215
	L1D_cache_core[17]: Access = 27199, Miss = 17398, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 2910
	L1D_cache_core[18]: Access = 26503, Miss = 17116, Miss_rate = 0.646, Pending_hits = 0, Reservation_fails = 2001
	L1D_cache_core[19]: Access = 26835, Miss = 17054, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 2824
	L1D_cache_core[20]: Access = 27776, Miss = 17809, Miss_rate = 0.641, Pending_hits = 0, Reservation_fails = 2225
	L1D_cache_core[21]: Access = 27014, Miss = 17158, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 2101
	L1D_cache_core[22]: Access = 28305, Miss = 17749, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 2804
	L1D_cache_core[23]: Access = 27774, Miss = 17324, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 3202
	L1D_cache_core[24]: Access = 27656, Miss = 17327, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 2164
	L1D_cache_core[25]: Access = 27454, Miss = 17210, Miss_rate = 0.627, Pending_hits = 0, Reservation_fails = 2808
	L1D_cache_core[26]: Access = 27880, Miss = 17384, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 984
	L1D_cache_core[27]: Access = 28330, Miss = 17801, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 3963
	L1D_cache_core[28]: Access = 26262, Miss = 16399, Miss_rate = 0.624, Pending_hits = 0, Reservation_fails = 3495
	L1D_cache_core[29]: Access = 27259, Miss = 17240, Miss_rate = 0.632, Pending_hits = 0, Reservation_fails = 2457
	L1D_cache_core[30]: Access = 27941, Miss = 17588, Miss_rate = 0.629, Pending_hits = 0, Reservation_fails = 3091
	L1D_cache_core[31]: Access = 27046, Miss = 16997, Miss_rate = 0.628, Pending_hits = 0, Reservation_fails = 2812
	L1D_cache_core[32]: Access = 25454, Miss = 16340, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 1001
	L1D_cache_core[33]: Access = 24586, Miss = 15740, Miss_rate = 0.640, Pending_hits = 0, Reservation_fails = 728
	L1D_cache_core[34]: Access = 24883, Miss = 16045, Miss_rate = 0.645, Pending_hits = 0, Reservation_fails = 1046
	L1D_cache_core[35]: Access = 26557, Miss = 16892, Miss_rate = 0.636, Pending_hits = 0, Reservation_fails = 1416
	L1D_cache_core[36]: Access = 25203, Miss = 16177, Miss_rate = 0.642, Pending_hits = 0, Reservation_fails = 314
	L1D_cache_core[37]: Access = 26666, Miss = 16986, Miss_rate = 0.637, Pending_hits = 0, Reservation_fails = 1152
	L1D_cache_core[38]: Access = 25883, Miss = 16664, Miss_rate = 0.644, Pending_hits = 0, Reservation_fails = 418
	L1D_cache_core[39]: Access = 25922, Miss = 16469, Miss_rate = 0.635, Pending_hits = 0, Reservation_fails = 428
	L1D_total_cache_accesses = 1069905
	L1D_total_cache_misses = 681536
	L1D_total_cache_miss_rate = 0.6370
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 65892
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.043
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 378842
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 185574
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 49654
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 186451
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9527
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 309065
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 16238
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 446
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 750867
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 319038

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 49654
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_W][MISS_QUEUE_FULL] = 16238
ctas_completed 2560, Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
995, 721, 1039, 795, 806, 807, 935, 795, 827, 911, 1085, 1156, 923, 1505, 692, 798, 851, 935, 828, 922, 998, 1069, 848, 829, 283, 294, 304, 40, 241, 241, 272, 294, 
bypassed load instructions: 674406
gpgpu_n_tot_thrd_icount = 60432416
gpgpu_n_tot_w_icount = 1888513
gpgpu_n_stall_shd_mem = 1284090
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 779807
gpgpu_n_mem_write_global = 319038
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 1953396
gpgpu_n_store_insn = 511604
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4587520
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 748240
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 281749
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:751242	W0_Idle:3097889	W0_Scoreboard:27597320	W1:465784	W2:212562	W3:147004	W4:118823	W5:94500	W6:68694	W7:54441	W8:42380	W9:36569	W10:32705	W11:30966	W12:29311	W13:27707	W14:24726	W15:25146	W16:21153	W17:17006	W18:12573	W19:7271	W20:5137	W21:2365	W22:1287	W23:583	W24:165	W25:0	W26:55	W27:0	W28:0	W29:0	W30:0	W31:0	W32:409600
single_issue_nums: WS0:472594	WS1:470214	WS2:471570	WS3:474135	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 6238456 {8:779807,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 12761520 {40:319038,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 31192280 {40:779807,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2552304 {8:319038,}
maxmflatency = 2979 
max_icnt2mem_latency = 2811 
maxmrqlatency = 80179 
max_icnt2sh_latency = 228 
averagemflatency = 924 
avg_icnt2mem_latency = 749 
avg_mrq_latency = 1454 
avg_icnt2sh_latency = 8 
mrq_lat_table:6445 	4120 	429 	332 	911 	1896 	343 	20 	43 	27 	79 	25 	17 	0 	0 	454 	17 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	129608 	144865 	358717 	446336 	19319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	25787 	3677 	2838 	55205 	29667 	32693 	70624 	167791 	376760 	326515 	7288 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	498650 	289875 	187182 	85758 	24067 	8646 	4667 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	132 	27 	48 	87 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        26        26        38        34         0         0         0         0         0         0         0         0        29        38        20        21 
dram[1]:        35        24        37        37         0         0         0         0         0         0         0         0        36        34        20        25 
dram[2]:        24        22        62        36         0         0         0         0         0         0         0         0        37        44        49        42 
dram[3]:        29        23        36        37         0         0         0         0         0         0         0         0        39        31        16        17 
dram[4]:        24        24        33        35         0         0         0         0         0         0         0         0        36        28        20        15 
dram[5]:        29        26        37        33         0         0         0         0         0         0         0         0        23        28        20        16 
dram[6]:        31        25        34        34         0         0         0         0         0         0         0         0        35        35        33        31 
dram[7]:        28        20        35        34         0         0         0         0         0         0         0         0        31        30        29        20 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:     12404      4941      7261      9939         0         0         0         0         0         0         0         0      8619     13622     10764     16776 
dram[1]:      4052     11039      5208      5524         0         0         0         0         0         0         0         0      9824      3864     14355      9319 
dram[2]:     13014      6746      5487      6822         0         0         0         0         0         0         0         0     13788      4462      5604     10146 
dram[3]:      5746      9234      2820      3860         0         0         0         0         0         0         0         0     16465      7001     11509     14177 
dram[4]:      5192      5879      9948      7677         0         0         0         0         0         0         0         0     11527      5256      8310      7293 
dram[5]:      6411     12469     10471     12492         0         0         0         0         0         0         0         0      9365      6892      6505     12095 
dram[6]:      8169      3560      4798     13347         0         0         0         0         0         0         0         0      8664     11541     11067      4234 
dram[7]:     10456      5994      3563      4264         0         0         0         0         0         0         0         0     14649      7868     16467     15651 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  3.732558  3.478261  4.069445  3.868421       nan       nan       nan       nan       nan       nan       nan       nan  3.559322  3.553571  3.893617  4.186047 
dram[1]:  4.903226  4.544117  4.967213  4.920635       nan       nan       nan       nan       nan       nan       nan       nan  4.037736  4.489362  5.260870  3.690476 
dram[2]:  3.915493  3.500000  4.688525  4.711864       nan       nan       nan       nan       nan       nan       nan       nan  4.638298  4.442307  6.000000  4.333333 
dram[3]:  4.375000  3.689189  4.379310  4.111111       nan       nan       nan       nan       nan       nan       nan       nan  3.884615  4.140000  5.370370  3.800000 
dram[4]:  4.677966  4.308824  4.582089  5.911111       nan       nan       nan       nan       nan       nan       nan       nan  4.300000  3.345454  4.097561  3.395833 
dram[5]:  3.400000  3.717949  3.848101  4.736842       nan       nan       nan       nan       nan       nan       nan       nan  3.900000  3.706897  4.594594  4.297297 
dram[6]:  4.202703  3.957143  4.228571  3.818182       nan       nan       nan       nan       nan       nan       nan       nan  3.981482  3.343284  4.600000  4.529412 
dram[7]:  4.216667  4.217391  4.358209  4.406250       nan       nan       nan       nan       nan       nan       nan       nan  3.945455  3.830189  4.416667  3.893617 
dram[8]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[9]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[10]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[11]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[12]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[13]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[14]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[15]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[16]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[17]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[18]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[19]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[20]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[21]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[22]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
dram[23]:       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan       nan 
average row locality = 15158/3658 = 4.143795
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       300       293       314       289         0         0         0         0         0         0         0         0       167       147       204       205 
dram[1]:       303       294       292       301         0         0         0         0         0         0         0         0       139       159       178       181 
dram[2]:       250       250       308       289         0         0         0         0         0         0         0         0       147       141       195       187 
dram[3]:       247       241       298       264         0         0         0         0         0         0         0         0       153       143       202       182 
dram[4]:       265       270       291       286         0         0         0         0         0         0         0         0       149       167       197       165 
dram[5]:       280       273       292       274         0         0         0         0         0         0         0         0       159       163       198       175 
dram[6]:       281       293       312       264         0         0         0         0         0         0         0         0       170       167       194       172 
dram[7]:       279       255       292       265         0         0         0         0         0         0         0         0       156       163       208       185 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 14523
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:        88        91        78        51         0         0         0         0         0         0         0         0        32        40        88        89 
dram[1]:        99        92        60        47         0         0         0         0         0         0         0         0         4        35        75        92 
dram[2]:        73        82        55        51         0         0         0         0         0         0         0         0         8        24        91        99 
dram[3]:        83        82        68        55         0         0         0         0         0         0         0         0        15        27        91        84 
dram[4]:        59        86        76        37         0         0         0         0         0         0         0         0        31        39        86        71 
dram[5]:        86        95        74        54         0         0         0         0         0         0         0         0        28        28        71        73 
dram[6]:        72        93        62        47         0         0         0         0         0         0         0         0        36        44        99        92 
dram[7]:        69        64        52        43         0         0         0         0         0         0         0         0        16        34        87        72 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 4025
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      11339     11226      8886    143703    none      none      none      none      none      none      none      none       43202     41753      9469      9341
dram[1]:      10518     10528      8781      8638    none      none      none      none      none      none      none      none       57435     38726     10582      9918
dram[2]:      12588     13146      8819      9851    none      none      none      none      none      none      none      none       52928     45546      9299      8895
dram[3]:      12704     12471      8987      9508    none      none      none      none      none      none      none      none       49133     43497      8779     10470
dram[4]:      13332     11583      9348      9438    none      none      none      none      none      none      none      none       44976     35973      9314     11197
dram[5]:      11212     11447      9084      8738    none      none      none      none      none      none      none      none       43806     38561      9394     10158
dram[6]:      11826     10807      8745      9068    none      none      none      none      none      none      none      none       40066     35479      8794      9855
dram[7]:      11819     13527      9664      9846    none      none      none      none      none      none      none      none       47177     38037      8665     10046
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:       2641      2786      2699      2979      2348      2374      2493      2699      2369      2159      2671      2840      2768      2735      2810      2803
dram[1]:       2644      2681      2853      2712      2305      2319      2519      2531      2277      2195      2785      2852      2788      2728      2624      2615
dram[2]:       2791      2561      2706      2702      2437      2385      2467      2735      2110      2288      2834      2752      2623      2617      2647      2764
dram[3]:       2649      2608      2688      2632      2258      2352      2372      2741      2423      2360      2667      2851      2557      2711      2648      2433
dram[4]:       2619      2786      2740      2661      2511      2628      2431      2837      2320      2446      2585      2856      2676      2818      2445      2809
dram[5]:       2838      2413      2611      2651      2329      2318      2532      2459      2384      2344      2755      2853      2832      2794      2633      2631
dram[6]:       2598      2623      2924      2695      2654      2572      2260      2401      2651      2327      2736      2694      2778      2685      2617      2696
dram[7]:       2623      2628      2555      2455      2326      2385      2534      2367      2393      2349      2834      2673      2641      2681      2551      2836
dram[8]:       2604      2510      2175      2104      2252      2328      2556      2287      2472      2528      2534      2619      2692      2641      2676      2666
dram[9]:       2493      2793      2174      2093      2260      2219      2548      2406      2458      2292      2812      2581      2794      2712      2611      2494
dram[10]:       2662      2668      2076      2111      2293      1918      2651      2431      2126      2540      2707      2755      2695      2602      2354      2402
dram[11]:       2585      2634      2243      2098      1911      2238      2500      2267      2211      2443      2576      2647      2434      2657      2647      2444
dram[12]:       2545      2581      2336      2121      2172      2129      2558      2178      2450      2409      2758      2496      2594      2531      2758      2616
dram[13]:       2757      2596      2329      1886      2067      1980      2343      2309      2247      2266      2640      2588      2630      2537      2786      2801
dram[14]:       2608      2786      2016      2123      2251      2158      2350      2231      2557      2295      2591      2673      2693      2568      2620      2617
dram[15]:       2792      2500      2335      2136      2105      2076      2324      2246      2475      2303      2717      2666      2708      2666      2797      2809
dram[16]:       2785      2605      2336      2397      2183      2206      2363      1998      2289      2197      2579      2611      2622      2618      2604      2757
dram[17]:       2780      2710      2416      2464      2188      2174      2369      1864      2151      2216      2682      2623      2708      2637      2520      2591
dram[18]:       2558      2758      2424      2440      2271      2296      2026      1898      2104      2266      2848      2816      2435      2664      2399      2759
dram[19]:       2424      2757      2635      2351      2347      2209      2379      1877      2281      2255      2834      2553      2668      2649      2491      2470
dram[20]:       2553      2331      2281      2392      2640      2172      2305      1973      2209      2296      2818      2537      2786      2756      2340      2594
dram[21]:       2493      2387      2756      2404      2124      2093      2122      1824      2320      2444      2590      2830      2533      2712      2321      2645
dram[22]:       2680      2390      2374      2604      2273      2201      2030      2153      2463      2611      2852      2834      2664      2800      2646      2598
dram[23]:       2514      2568      2641      2616      2038      2027      2045      1960      2268      2446      2621      2850      2784      2597      2566      2665
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=99624 n_act=531 n_pre=523 n_ref_event=0 n_req=2061 n_rd=1919 n_rd_L2_A=0 n_write=0 n_wr_bk=317 bw_util=0.02174
n_activity=21026 dram_eff=0.1063
bk0: 312a 100237i bk1: 310a 100047i bk2: 286a 100555i bk3: 288a 100545i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 194a 101102i bk13: 183a 101154i bk14: 176a 101315i bk15: 170a 101475i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.734500
Row_Buffer_Locality_read = 0.727462
Row_Buffer_Locality_write = 0.901235
Bank_Level_Parallism = 1.486080
Bank_Level_Parallism_Col = 1.406392
Bank_Level_Parallism_Ready = 1.585868
write_to_read_ratio_blp_rw_average = 0.042962
GrpLevelPara = 1.249131 

BW Util details:
bwutil = 0.021741 
total_CMD = 102849 
util_bw = 2236 
Wasted_Col = 5626 
Wasted_Row = 4494 
Idle = 90493 

BW Util Bottlenecks: 
RCDc_limit = 5801 
RCDWRc_limit = 21 
WTRc_limit = 36 
RTWc_limit = 0 
CCDLc_limit = 552 
rwq = 0 
CCDLc_limit_alone = 548 
WTRc_limit_alone = 32 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 99624 
Read = 1919 
Write = 0 
L2_Alloc = 0 
L2_WB = 317 
n_act = 531 
n_pre = 523 
n_ref = 0 
n_req = 2061 
total_req = 2236 

Dual Bus Interface Util: 
issued_total_row = 1054 
issued_total_col = 2236 
Row_Bus_Util =  0.010248 
CoL_Bus_Util = 0.021741 
Either_Row_CoL_Bus_Util = 0.031357 
Issued_on_Two_Bus_Simul_Util = 0.000632 
issued_two_Eff = 0.020155 
queue_avg = 0.121508 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.121508
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=99908 n_act=419 n_pre=411 n_ref_event=0 n_req=1974 n_rd=1847 n_rd_L2_A=0 n_write=0 n_wr_bk=319 bw_util=0.02106
n_activity=18201 dram_eff=0.119
bk0: 293a 100846i bk1: 299a 100645i bk2: 294a 100855i bk3: 304a 100807i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 198a 101213i bk13: 189a 101332i bk14: 121a 102208i bk15: 149a 101519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.782564
Row_Buffer_Locality_read = 0.776394
Row_Buffer_Locality_write = 0.925000
Bank_Level_Parallism = 1.480542
Bank_Level_Parallism_Col = 1.437743
Bank_Level_Parallism_Ready = 1.547091
write_to_read_ratio_blp_rw_average = 0.051998
GrpLevelPara = 1.295041 

BW Util details:
bwutil = 0.021060 
total_CMD = 102849 
util_bw = 2166 
Wasted_Col = 4576 
Wasted_Row = 3588 
Idle = 92519 

BW Util Bottlenecks: 
RCDc_limit = 4563 
RCDWRc_limit = 49 
WTRc_limit = 16 
RTWc_limit = 77 
CCDLc_limit = 605 
rwq = 0 
CCDLc_limit_alone = 602 
WTRc_limit_alone = 15 
RTWc_limit_alone = 75 

Commands details: 
total_CMD = 102849 
n_nop = 99908 
Read = 1847 
Write = 0 
L2_Alloc = 0 
L2_WB = 319 
n_act = 419 
n_pre = 411 
n_ref = 0 
n_req = 1974 
total_req = 2166 

Dual Bus Interface Util: 
issued_total_row = 830 
issued_total_col = 2166 
Row_Bus_Util =  0.008070 
CoL_Bus_Util = 0.021060 
Either_Row_CoL_Bus_Util = 0.028595 
Issued_on_Two_Bus_Simul_Util = 0.000535 
issued_two_Eff = 0.018701 
queue_avg = 0.131027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131027
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=99975 n_act=425 n_pre=417 n_ref_event=0 n_req=1891 n_rd=1767 n_rd_L2_A=0 n_write=0 n_wr_bk=309 bw_util=0.02018
n_activity=19064 dram_eff=0.1089
bk0: 270a 100639i bk1: 273a 100468i bk2: 281a 100918i bk3: 273a 101014i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 196a 101412i bk13: 205a 101131i bk14: 130a 102155i bk15: 139a 101822i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.769772
Row_Buffer_Locality_read = 0.763441
Row_Buffer_Locality_write = 0.911392
Bank_Level_Parallism = 1.416134
Bank_Level_Parallism_Col = 1.391809
Bank_Level_Parallism_Ready = 1.581888
write_to_read_ratio_blp_rw_average = 0.048230
GrpLevelPara = 1.245110 

BW Util details:
bwutil = 0.020185 
total_CMD = 102849 
util_bw = 2076 
Wasted_Col = 4794 
Wasted_Row = 3778 
Idle = 92201 

BW Util Bottlenecks: 
RCDc_limit = 4727 
RCDWRc_limit = 10 
WTRc_limit = 10 
RTWc_limit = 0 
CCDLc_limit = 555 
rwq = 0 
CCDLc_limit_alone = 554 
WTRc_limit_alone = 9 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 99975 
Read = 1767 
Write = 0 
L2_Alloc = 0 
L2_WB = 309 
n_act = 425 
n_pre = 417 
n_ref = 0 
n_req = 1891 
total_req = 2076 

Dual Bus Interface Util: 
issued_total_row = 842 
issued_total_col = 2076 
Row_Bus_Util =  0.008187 
CoL_Bus_Util = 0.020185 
Either_Row_CoL_Bus_Util = 0.027944 
Issued_on_Two_Bus_Simul_Util = 0.000428 
issued_two_Eff = 0.015310 
queue_avg = 0.085864 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0858637
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=100002 n_act=437 n_pre=429 n_ref_event=0 n_req=1858 n_rd=1730 n_rd_L2_A=0 n_write=0 n_wr_bk=312 bw_util=0.01985
n_activity=18619 dram_eff=0.1097
bk0: 266a 100939i bk1: 258a 100608i bk2: 237a 101066i bk3: 289a 100563i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 202a 101117i bk13: 189a 101363i bk14: 142a 102076i bk15: 147a 101735i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.758430
Row_Buffer_Locality_read = 0.750289
Row_Buffer_Locality_write = 0.936709
Bank_Level_Parallism = 1.421700
Bank_Level_Parallism_Col = 1.360638
Bank_Level_Parallism_Ready = 1.347698
write_to_read_ratio_blp_rw_average = 0.039332
GrpLevelPara = 1.260030 

BW Util details:
bwutil = 0.019854 
total_CMD = 102849 
util_bw = 2042 
Wasted_Col = 4870 
Wasted_Row = 3733 
Idle = 92204 

BW Util Bottlenecks: 
RCDc_limit = 4789 
RCDWRc_limit = 0 
WTRc_limit = 13 
RTWc_limit = 16 
CCDLc_limit = 587 
rwq = 0 
CCDLc_limit_alone = 586 
WTRc_limit_alone = 12 
RTWc_limit_alone = 16 

Commands details: 
total_CMD = 102849 
n_nop = 100002 
Read = 1730 
Write = 0 
L2_Alloc = 0 
L2_WB = 312 
n_act = 437 
n_pre = 429 
n_ref = 0 
n_req = 1858 
total_req = 2042 

Dual Bus Interface Util: 
issued_total_row = 866 
issued_total_col = 2042 
Row_Bus_Util =  0.008420 
CoL_Bus_Util = 0.019854 
Either_Row_CoL_Bus_Util = 0.027681 
Issued_on_Two_Bus_Simul_Util = 0.000593 
issued_two_Eff = 0.021426 
queue_avg = 0.124026 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=20 avg=0.124026
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=99930 n_act=433 n_pre=425 n_ref_event=0 n_req=1914 n_rd=1790 n_rd_L2_A=0 n_write=0 n_wr_bk=321 bw_util=0.02053
n_activity=19366 dram_eff=0.109
bk0: 266a 100931i bk1: 286a 100686i bk2: 300a 100728i bk3: 260a 101305i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 195a 101289i bk13: 169a 101216i bk14: 160a 101526i bk15: 154a 101236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.768697
Row_Buffer_Locality_read = 0.762011
Row_Buffer_Locality_write = 0.914634
Bank_Level_Parallism = 1.449867
Bank_Level_Parallism_Col = 1.446526
Bank_Level_Parallism_Ready = 1.662719
write_to_read_ratio_blp_rw_average = 0.050604
GrpLevelPara = 1.265710 

BW Util details:
bwutil = 0.020525 
total_CMD = 102849 
util_bw = 2111 
Wasted_Col = 4844 
Wasted_Row = 3906 
Idle = 91988 

BW Util Bottlenecks: 
RCDc_limit = 4732 
RCDWRc_limit = 53 
WTRc_limit = 28 
RTWc_limit = 81 
CCDLc_limit = 592 
rwq = 0 
CCDLc_limit_alone = 587 
WTRc_limit_alone = 25 
RTWc_limit_alone = 79 

Commands details: 
total_CMD = 102849 
n_nop = 99930 
Read = 1790 
Write = 0 
L2_Alloc = 0 
L2_WB = 321 
n_act = 433 
n_pre = 425 
n_ref = 0 
n_req = 1914 
total_req = 2111 

Dual Bus Interface Util: 
issued_total_row = 858 
issued_total_col = 2111 
Row_Bus_Util =  0.008342 
CoL_Bus_Util = 0.020525 
Either_Row_CoL_Bus_Util = 0.028381 
Issued_on_Two_Bus_Simul_Util = 0.000486 
issued_two_Eff = 0.017129 
queue_avg = 0.127712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.127712
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=99841 n_act=481 n_pre=473 n_ref_event=0 n_req=1945 n_rd=1814 n_rd_L2_A=0 n_write=0 n_wr_bk=304 bw_util=0.02059
n_activity=20400 dram_eff=0.1038
bk0: 276a 100332i bk1: 280a 100434i bk2: 298a 100471i bk3: 265a 101053i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 181a 101365i bk13: 198a 101168i bk14: 164a 101648i bk15: 152a 101668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.745772
Row_Buffer_Locality_read = 0.739250
Row_Buffer_Locality_write = 0.897436
Bank_Level_Parallism = 1.432468
Bank_Level_Parallism_Col = 1.376330
Bank_Level_Parallism_Ready = 1.541077
write_to_read_ratio_blp_rw_average = 0.044700
GrpLevelPara = 1.250177 

BW Util details:
bwutil = 0.020593 
total_CMD = 102849 
util_bw = 2118 
Wasted_Col = 5290 
Wasted_Row = 4142 
Idle = 91299 

BW Util Bottlenecks: 
RCDc_limit = 5297 
RCDWRc_limit = 21 
WTRc_limit = 11 
RTWc_limit = 0 
CCDLc_limit = 625 
rwq = 0 
CCDLc_limit_alone = 625 
WTRc_limit_alone = 11 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 99841 
Read = 1814 
Write = 0 
L2_Alloc = 0 
L2_WB = 304 
n_act = 481 
n_pre = 473 
n_ref = 0 
n_req = 1945 
total_req = 2118 

Dual Bus Interface Util: 
issued_total_row = 954 
issued_total_col = 2118 
Row_Bus_Util =  0.009276 
CoL_Bus_Util = 0.020593 
Either_Row_CoL_Bus_Util = 0.029247 
Issued_on_Two_Bus_Simul_Util = 0.000622 
issued_two_Eff = 0.021277 
queue_avg = 0.125232 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.125232
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=99783 n_act=481 n_pre=473 n_ref_event=0 n_req=1991 n_rd=1853 n_rd_L2_A=0 n_write=0 n_wr_bk=314 bw_util=0.02107
n_activity=20269 dram_eff=0.1069
bk0: 300a 100564i bk1: 270a 100663i bk2: 291a 100670i bk3: 289a 100493i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 198a 101161i bk13: 206a 100908i bk14: 154a 101695i bk15: 145a 101669i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.751035
Row_Buffer_Locality_read = 0.744738
Row_Buffer_Locality_write = 0.898734
Bank_Level_Parallism = 1.441696
Bank_Level_Parallism_Col = 1.415272
Bank_Level_Parallism_Ready = 1.640517
write_to_read_ratio_blp_rw_average = 0.045563
GrpLevelPara = 1.247223 

BW Util details:
bwutil = 0.021070 
total_CMD = 102849 
util_bw = 2167 
Wasted_Col = 5317 
Wasted_Row = 4239 
Idle = 91126 

BW Util Bottlenecks: 
RCDc_limit = 5271 
RCDWRc_limit = 21 
WTRc_limit = 6 
RTWc_limit = 0 
CCDLc_limit = 637 
rwq = 0 
CCDLc_limit_alone = 637 
WTRc_limit_alone = 6 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 99783 
Read = 1853 
Write = 0 
L2_Alloc = 0 
L2_WB = 314 
n_act = 481 
n_pre = 473 
n_ref = 0 
n_req = 1991 
total_req = 2167 

Dual Bus Interface Util: 
issued_total_row = 954 
issued_total_col = 2167 
Row_Bus_Util =  0.009276 
CoL_Bus_Util = 0.021070 
Either_Row_CoL_Bus_Util = 0.029811 
Issued_on_Two_Bus_Simul_Util = 0.000535 
issued_two_Eff = 0.017939 
queue_avg = 0.111591 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.111591
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=99924 n_act=451 n_pre=443 n_ref_event=0 n_req=1914 n_rd=1803 n_rd_L2_A=0 n_write=0 n_wr_bk=305 bw_util=0.0205
n_activity=18734 dram_eff=0.1125
bk0: 244a 100989i bk1: 285a 100606i bk2: 287a 100737i bk3: 275a 100737i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 196a 101061i bk13: 186a 101230i bk14: 156a 101699i bk15: 174a 101341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.760106
Row_Buffer_Locality_read = 0.752635
Row_Buffer_Locality_write = 0.935065
Bank_Level_Parallism = 1.495313
Bank_Level_Parallism_Col = 1.444196
Bank_Level_Parallism_Ready = 1.642789
write_to_read_ratio_blp_rw_average = 0.046818
GrpLevelPara = 1.266518 

BW Util details:
bwutil = 0.020496 
total_CMD = 102849 
util_bw = 2108 
Wasted_Col = 4929 
Wasted_Row = 3845 
Idle = 91967 

BW Util Bottlenecks: 
RCDc_limit = 4907 
RCDWRc_limit = 0 
WTRc_limit = 6 
RTWc_limit = 27 
CCDLc_limit = 651 
rwq = 0 
CCDLc_limit_alone = 651 
WTRc_limit_alone = 6 
RTWc_limit_alone = 27 

Commands details: 
total_CMD = 102849 
n_nop = 99924 
Read = 1803 
Write = 0 
L2_Alloc = 0 
L2_WB = 305 
n_act = 451 
n_pre = 443 
n_ref = 0 
n_req = 1914 
total_req = 2108 

Dual Bus Interface Util: 
issued_total_row = 894 
issued_total_col = 2108 
Row_Bus_Util =  0.008692 
CoL_Bus_Util = 0.020496 
Either_Row_CoL_Bus_Util = 0.028440 
Issued_on_Two_Bus_Simul_Util = 0.000749 
issued_two_Eff = 0.026325 
queue_avg = 0.142131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=25 avg=0.142131
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=102849 n_nop=102849 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=nan
bk0: 0a 102849i bk1: 0a 102849i bk2: 0a 102849i bk3: 0a 102849i bk4: 0a 102849i bk5: 0a 102849i bk6: 0a 102849i bk7: 0a 102849i bk8: 0a 102849i bk9: 0a 102849i bk10: 0a 102849i bk11: 0a 102849i bk12: 0a 102849i bk13: 0a 102849i bk14: 0a 102849i bk15: 0a 102849i 

------------------------------------------------------------------------

Row_Buffer_Locality = nan
Row_Buffer_Locality_read = nan
Row_Buffer_Locality_write = nan
Bank_Level_Parallism = nan
Bank_Level_Parallism_Col = nan
Bank_Level_Parallism_Ready = nan
write_to_read_ratio_blp_rw_average = nan
GrpLevelPara = nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 102849 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 102849 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 102849 
n_nop = 102849 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 86468, Miss = 2374, Miss_rate = 0.027, Pending_hits = 71, Reservation_fails = 0
L2_cache_bank[1]: Access = 23978, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 37718, Miss = 2328, Miss_rate = 0.062, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[3]: Access = 24386, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 37786, Miss = 2227, Miss_rate = 0.059, Pending_hits = 186, Reservation_fails = 0
L2_cache_bank[5]: Access = 24364, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 37848, Miss = 2111, Miss_rate = 0.056, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[7]: Access = 24084, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 37804, Miss = 2238, Miss_rate = 0.059, Pending_hits = 192, Reservation_fails = 0
L2_cache_bank[9]: Access = 24307, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 37309, Miss = 2364, Miss_rate = 0.063, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[11]: Access = 24257, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 37534, Miss = 2232, Miss_rate = 0.059, Pending_hits = 191, Reservation_fails = 0
L2_cache_bank[13]: Access = 24132, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 37553, Miss = 2204, Miss_rate = 0.059, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[15]: Access = 24111, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 19943, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 12856, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 20072, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 12869, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 20152, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 12751, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 20012, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 13195, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 20153, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 12894, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 20199, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 13056, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 20230, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 12804, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 19995, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 12959, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22407, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 13676, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22472, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 13863, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22927, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 13831, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22309, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 14111, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22888, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 13801, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22524, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 13764, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22721, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 13610, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22534, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 13628, Miss = 0, Miss_rate = 0.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1098845
L2_total_cache_misses = 18078
L2_total_cache_miss_rate = 0.0165
L2_total_cache_pending_hits = 1340
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 764024
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1260
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 10077
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 315403
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 335
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 3220
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 779807
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 319038
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.155
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=1098845
icnt_total_pkts_simt_to_mem=1098845
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1098845
Req_Network_cycles = 145201
Req_Network_injected_packets_per_cycle =       7.5678 
Req_Network_conflicts_per_cycle =      16.7765
Req_Network_conflicts_per_cycle_util =      23.7672
Req_Bank_Level_Parallism =      10.7212
Req_Network_in_buffer_full_per_cycle =       3.5942
Req_Network_in_buffer_avg_util =     138.3917
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.1577

Reply_Network_injected_packets_num = 1098845
Reply_Network_cycles = 145201
Reply_Network_injected_packets_per_cycle =        7.5678
Reply_Network_conflicts_per_cycle =        6.8153
Reply_Network_conflicts_per_cycle_util =       9.6413
Reply_Bank_Level_Parallism =      10.7058
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.9739
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.1892
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 8 sec (368 sec)
gpgpu_simulation_rate = 52076 (inst/sec)
gpgpu_simulation_rate = 394 (cycle/sec)
gpgpu_silicon_slowdown = 3045685x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 10 times
Processing time: 366307.562500 (ms)
Result stored in result.txt
GPGPU-Sim: *** exit detected ***
