{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 06 19:40:07 2018 " "Info: Processing started: Wed Jun 06 19:40:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off PegaLadrao -c PegaLadrao --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off PegaLadrao -c PegaLadrao --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "DEZ\[0\] " "Info: Detected ripple clock \"DEZ\[0\]\" as buffer" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 20 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "DEZ\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register ladrao\[17\] register LEDR\[10\]~reg0 82.25 MHz 12.158 ns Internal " "Info: Clock \"clk\" has Internal fmax of 82.25 MHz between source register \"ladrao\[17\]\" and destination register \"LEDR\[10\]~reg0\" (period= 12.158 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.078 ns + Longest register register " "Info: + Longest register to register delay is 2.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ladrao\[17\] 1 REG LCFF_X48_Y25_N21 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y25_N21; Fanout = 5; REG Node = 'ladrao\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ladrao[17] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.844 ns) + CELL(0.150 ns) 1.994 ns LEDR\[10\]~1 2 COMB LCCOMB_X43_Y6_N16 1 " "Info: 2: + IC(1.844 ns) + CELL(0.150 ns) = 1.994 ns; Loc. = LCCOMB_X43_Y6_N16; Fanout = 1; COMB Node = 'LEDR\[10\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.994 ns" { ladrao[17] LEDR[10]~1 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.078 ns LEDR\[10\]~reg0 3 REG LCFF_X43_Y6_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.078 ns; Loc. = LCFF_X43_Y6_N17; Fanout = 1; REG Node = 'LEDR\[10\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { LEDR[10]~1 LEDR[10]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 11.26 % ) " "Info: Total cell delay = 0.234 ns ( 11.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.844 ns ( 88.74 % ) " "Info: Total interconnect delay = 1.844 ns ( 88.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { ladrao[17] LEDR[10]~1 LEDR[10]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.078 ns" { ladrao[17] {} LEDR[10]~1 {} LEDR[10]~reg0 {} } { 0.000ns 1.844ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.787 ns - Smallest " "Info: - Smallest clock skew is -3.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.645 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 54 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 54; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.016 ns) + CELL(0.537 ns) 2.645 ns LEDR\[10\]~reg0 3 REG LCFF_X43_Y6_N17 1 " "Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X43_Y6_N17; Fanout = 1; REG Node = 'LEDR\[10\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { clk~clkctrl LEDR[10]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.32 % ) " "Info: Total cell delay = 1.516 ns ( 57.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.129 ns ( 42.68 % ) " "Info: Total interconnect delay = 1.129 ns ( 42.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { clk clk~clkctrl LEDR[10]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { clk {} clk~combout {} clk~clkctrl {} LEDR[10]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.432 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.432 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.787 ns) 3.044 ns DEZ\[0\] 2 REG LCFF_X24_Y23_N3 12 " "Info: 2: + IC(1.278 ns) + CELL(0.787 ns) = 3.044 ns; Loc. = LCFF_X24_Y23_N3; Fanout = 12; REG Node = 'DEZ\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.065 ns" { clk DEZ[0] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.000 ns) 4.886 ns DEZ\[0\]~clkctrl 3 COMB CLKCTRL_G0 15 " "Info: 3: + IC(1.842 ns) + CELL(0.000 ns) = 4.886 ns; Loc. = CLKCTRL_G0; Fanout = 15; COMB Node = 'DEZ\[0\]~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.842 ns" { DEZ[0] DEZ[0]~clkctrl } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 6.432 ns ladrao\[17\] 4 REG LCFF_X48_Y25_N21 5 " "Info: 4: + IC(1.009 ns) + CELL(0.537 ns) = 6.432 ns; Loc. = LCFF_X48_Y25_N21; Fanout = 5; REG Node = 'ladrao\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.546 ns" { DEZ[0]~clkctrl ladrao[17] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 107 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.303 ns ( 35.81 % ) " "Info: Total cell delay = 2.303 ns ( 35.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.129 ns ( 64.19 % ) " "Info: Total interconnect delay = 4.129 ns ( 64.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { clk DEZ[0] DEZ[0]~clkctrl ladrao[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { clk {} clk~combout {} DEZ[0] {} DEZ[0]~clkctrl {} ladrao[17] {} } { 0.000ns 0.000ns 1.278ns 1.842ns 1.009ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { clk clk~clkctrl LEDR[10]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { clk {} clk~combout {} clk~clkctrl {} LEDR[10]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { clk DEZ[0] DEZ[0]~clkctrl ladrao[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { clk {} clk~combout {} DEZ[0] {} DEZ[0]~clkctrl {} ladrao[17] {} } { 0.000ns 0.000ns 1.278ns 1.842ns 1.009ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 107 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 107 -1 0 } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.078 ns" { ladrao[17] LEDR[10]~1 LEDR[10]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.078 ns" { ladrao[17] {} LEDR[10]~1 {} LEDR[10]~reg0 {} } { 0.000ns 1.844ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { clk clk~clkctrl LEDR[10]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { clk {} clk~combout {} clk~clkctrl {} LEDR[10]~reg0 {} } { 0.000ns 0.000ns 0.113ns 1.016ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.432 ns" { clk DEZ[0] DEZ[0]~clkctrl ladrao[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.432 ns" { clk {} clk~combout {} DEZ[0] {} DEZ[0]~clkctrl {} ladrao[17] {} } { 0.000ns 0.000ns 1.278ns 1.842ns 1.009ns } { 0.000ns 0.979ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "LEDG\[0\]~reg0 SW\[14\] clk 6.669 ns register " "Info: tsu for register \"LEDG\[0\]~reg0\" (data pin = \"SW\[14\]\", clock pin = \"clk\") is 6.669 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.333 ns + Longest pin register " "Info: + Longest pin to register delay is 9.333 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns SW\[14\] 1 PIN PIN_U3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'SW\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[14] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.783 ns) + CELL(0.413 ns) 8.038 ns Equal5~9 2 COMB LCCOMB_X48_Y25_N16 1 " "Info: 2: + IC(6.783 ns) + CELL(0.413 ns) = 8.038 ns; Loc. = LCCOMB_X48_Y25_N16; Fanout = 1; COMB Node = 'Equal5~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.196 ns" { SW[14] Equal5~9 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.410 ns) 8.717 ns Equal5~10 3 COMB LCCOMB_X48_Y25_N14 1 " "Info: 3: + IC(0.269 ns) + CELL(0.410 ns) = 8.717 ns; Loc. = LCCOMB_X48_Y25_N14; Fanout = 1; COMB Node = 'Equal5~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { Equal5~9 Equal5~10 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.275 ns) 9.249 ns Equal5~11 4 COMB LCCOMB_X48_Y25_N18 1 " "Info: 4: + IC(0.257 ns) + CELL(0.275 ns) = 9.249 ns; Loc. = LCCOMB_X48_Y25_N18; Fanout = 1; COMB Node = 'Equal5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.532 ns" { Equal5~10 Equal5~11 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.333 ns LEDG\[0\]~reg0 5 REG LCFF_X48_Y25_N19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 9.333 ns; Loc. = LCFF_X48_Y25_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.024 ns ( 21.69 % ) " "Info: Total cell delay = 2.024 ns ( 21.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.309 ns ( 78.31 % ) " "Info: Total interconnect delay = 7.309 ns ( 78.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.333 ns" { SW[14] Equal5~9 Equal5~10 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.333 ns" { SW[14] {} SW[14]~combout {} Equal5~9 {} Equal5~10 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 6.783ns 0.269ns 0.257ns 0.000ns } { 0.000ns 0.842ns 0.413ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.628 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 54 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 54; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns LEDG\[0\]~reg0 3 REG LCFF_X48_Y25_N19 1 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X48_Y25_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.333 ns" { SW[14] Equal5~9 Equal5~10 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.333 ns" { SW[14] {} SW[14]~combout {} Equal5~9 {} Equal5~10 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 6.783ns 0.269ns 0.257ns 0.000ns } { 0.000ns 0.842ns 0.413ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segD1 DEZ\[0\] 11.698 ns register " "Info: tco from clock \"clk\" to destination pin \"segD1\" through register \"DEZ\[0\]\" is 11.698 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.794 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.794 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.278 ns) + CELL(0.537 ns) 2.794 ns DEZ\[0\] 2 REG LCFF_X24_Y23_N3 12 " "Info: 2: + IC(1.278 ns) + CELL(0.537 ns) = 2.794 ns; Loc. = LCFF_X24_Y23_N3; Fanout = 12; REG Node = 'DEZ\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.815 ns" { clk DEZ[0] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 54.26 % ) " "Info: Total cell delay = 1.516 ns ( 54.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.278 ns ( 45.74 % ) " "Info: Total interconnect delay = 1.278 ns ( 45.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk DEZ[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} DEZ[0] {} } { 0.000ns 0.000ns 1.278ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 20 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.654 ns + Longest register pin " "Info: + Longest register to pin delay is 8.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DEZ\[0\] 1 REG LCFF_X24_Y23_N3 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y23_N3; Fanout = 12; REG Node = 'DEZ\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DEZ[0] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.438 ns) 1.310 ns WideOr10~0 2 COMB LCCOMB_X25_Y24_N12 1 " "Info: 2: + IC(0.872 ns) + CELL(0.438 ns) = 1.310 ns; Loc. = LCCOMB_X25_Y24_N12; Fanout = 1; COMB Node = 'WideOr10~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { DEZ[0] WideOr10~0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 66 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.722 ns) + CELL(2.622 ns) 8.654 ns segD1 3 PIN PIN_Y22 0 " "Info: 3: + IC(4.722 ns) + CELL(2.622 ns) = 8.654 ns; Loc. = PIN_Y22; Fanout = 0; PIN Node = 'segD1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.344 ns" { WideOr10~0 segD1 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.060 ns ( 35.36 % ) " "Info: Total cell delay = 3.060 ns ( 35.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.594 ns ( 64.64 % ) " "Info: Total interconnect delay = 5.594 ns ( 64.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.654 ns" { DEZ[0] WideOr10~0 segD1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.654 ns" { DEZ[0] {} WideOr10~0 {} segD1 {} } { 0.000ns 0.872ns 4.722ns } { 0.000ns 0.438ns 2.622ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.794 ns" { clk DEZ[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.794 ns" { clk {} clk~combout {} DEZ[0] {} } { 0.000ns 0.000ns 1.278ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.654 ns" { DEZ[0] WideOr10~0 segD1 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.654 ns" { DEZ[0] {} WideOr10~0 {} segD1 {} } { 0.000ns 0.872ns 4.722ns } { 0.000ns 0.438ns 2.622ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "LEDG\[0\]~reg0 SW\[0\] clk -0.898 ns register " "Info: th for register \"LEDG\[0\]~reg0\" (data pin = \"SW\[0\]\", clock pin = \"clk\") is -0.898 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.628 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_D13 2 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns clk~clkctrl 2 COMB CLKCTRL_G11 54 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G11; Fanout = 54; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { clk clk~clkctrl } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 2.628 ns LEDG\[0\]~reg0 3 REG LCFF_X48_Y25_N19 1 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.628 ns; Loc. = LCFF_X48_Y25_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.69 % ) " "Info: Total cell delay = 1.516 ns ( 57.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.112 ns ( 42.31 % ) " "Info: Total interconnect delay = 1.112 ns ( 42.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.792 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.792 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 PIN PIN_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 1; PIN Node = 'SW\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.439 ns) + CELL(0.275 ns) 2.713 ns Equal5~0 2 COMB LCCOMB_X49_Y25_N28 1 " "Info: 2: + IC(1.439 ns) + CELL(0.275 ns) = 2.713 ns; Loc. = LCCOMB_X49_Y25_N28; Fanout = 1; COMB Node = 'Equal5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.714 ns" { SW[0] Equal5~0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.150 ns) 3.307 ns Equal5~4 3 COMB LCCOMB_X48_Y25_N30 1 " "Info: 3: + IC(0.444 ns) + CELL(0.150 ns) = 3.307 ns; Loc. = LCCOMB_X48_Y25_N30; Fanout = 1; COMB Node = 'Equal5~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.594 ns" { Equal5~0 Equal5~4 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 3.708 ns Equal5~11 4 COMB LCCOMB_X48_Y25_N18 1 " "Info: 4: + IC(0.251 ns) + CELL(0.150 ns) = 3.708 ns; Loc. = LCCOMB_X48_Y25_N18; Fanout = 1; COMB Node = 'Equal5~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { Equal5~4 Equal5~11 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 103 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.792 ns LEDG\[0\]~reg0 5 REG LCFF_X48_Y25_N19 1 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 3.792 ns; Loc. = LCFF_X48_Y25_N19; Fanout = 1; REG Node = 'LEDG\[0\]~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "PegaLadrao.v" "" { Text "C:/Users/aluno/Desktop/PegaLadrao/PegaLadrao.v" 100 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.658 ns ( 43.72 % ) " "Info: Total cell delay = 1.658 ns ( 43.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.134 ns ( 56.28 % ) " "Info: Total interconnect delay = 2.134 ns ( 56.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.792 ns" { SW[0] Equal5~0 Equal5~4 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.792 ns" { SW[0] {} SW[0]~combout {} Equal5~0 {} Equal5~4 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 1.439ns 0.444ns 0.251ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.628 ns" { clk clk~clkctrl LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.628 ns" { clk {} clk~combout {} clk~clkctrl {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 0.113ns 0.999ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.792 ns" { SW[0] Equal5~0 Equal5~4 Equal5~11 LEDG[0]~reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.792 ns" { SW[0] {} SW[0]~combout {} Equal5~0 {} Equal5~4 {} Equal5~11 {} LEDG[0]~reg0 {} } { 0.000ns 0.000ns 1.439ns 0.444ns 0.251ns 0.000ns } { 0.000ns 0.999ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 06 19:40:07 2018 " "Info: Processing ended: Wed Jun 06 19:40:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
