Test Level 0
============
Starting tests on alu
Failed test: op=alu_sub A=00000000000000000000000000000000 B=00000000000000000000000000000000, result R=00000000000000000000000000000000 Z=1 V=1, expected R=00000000000000000000000000000000 Z=1 V=0
Failed test: op=alu_sub A=00000000000000000000000000000000 B=00000000000000000000000000000001, result R=11111111111111111111111111111111 Z=0 V=1, expected R=11111111111111111111111111111111 Z=0 V=0
Failed test: op=alu_sub A=00000000000000000000000000000001 B=00000000000000000000000000000000, result R=00000000000000000000000000000001 Z=0 V=1, expected R=00000000000000000000000000000001 Z=0 V=0
Failed test: op=alu_sub A=00000000000000000000000000000001 B=00000000000000000000000000000001, result R=00000000000000000000000000000000 Z=1 V=1, expected R=00000000000000000000000000000000 Z=1 V=0
Failed test: op=alu_sub A=00000000000000000000000000000000 B=11111111111111111111111111111111, result R=00000000000000000000000000000001 Z=0 V=1, expected R=00000000000000000000000000000001 Z=0 V=0
Failed test: op=alu_sub A=11111111111111111111111111111111 B=00000000000000000000000000000000, result R=11111111111111111111111111111111 Z=0 V=1, expected R=11111111111111111111111111111111 Z=0 V=0
Failed test: op=alu_sub A=11111111111111111111111111111111 B=11111111111111111111111111111111, result R=00000000000000000000000000000000 Z=1 V=1, expected R=00000000000000000000000000000000 Z=1 V=0
Failed 7/62 tests.
# End time: 08:20:12 on May 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Finished tests on alu
Starting tests on jmpu
Failed 0/33 tests.
# End time: 08:20:15 on May 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Finished tests on jmpu
Starting tests on memu
Failed 0/63 tests.
# End time: 08:20:18 on May 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Finished tests on memu
Starting tests on regfile
Failed test: stall=0 rdaddr1=11100 rdaddr2=00000 wraddr=11100 wrdata=10001001101010111100110111101111 regwrite=1, result rddata1=UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU rddata2=00000000000000000000000000000000, expected rddata1=10001001101010111100110111101111 rddata2=00000000000000000000000000000000 (write values applied in cycle after read addresses)
Failed test: stall=0 rdaddr1=00000 rdaddr2=11101 wraddr=11101 wrdata=01110110010101000011001000010000 regwrite=1, result rddata1=00000000000000000000000000000000 rddata2=11111110110111001011101010011000, expected rddata1=00000000000000000000000000000000 rddata2=01110110010101000011001000010000 (write values applied in cycle after read addresses)
Failed 2/29 tests.
# End time: 08:20:21 on May 19,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
Finished tests on regfile
