{"Samiha Mourad": [0, ["An optimized ATPG", ["Samiha Mourad"], "https://doi.org/10.1145/800139.804559", 5, "dac", 1980]], "Isao Shirakawa": [0, ["A layout system for the random logic portion of MOS LSI", ["Isao Shirakawa", "Noboru Okuda", "Takashi Harada", "Sadahiro Tani", "Hiroshi Ozaki"], "https://doi.org/10.1145/800139.804517", 8, "dac", 1980]], "Charles W. Gwyn": [0, ["Design automation trends for VLSI in the 1980s (Position Statement)", ["Charles W. Gwyn"], "https://doi.org/10.1145/800139.804549", 0, "dac", 1980]], "Prabhakar Goel": [0, ["Test generation costs analysis and projections", ["Prabhakar Goel"], "https://doi.org/10.1145/800139.804515", 8, "dac", 1980]], "Shiu-Ping Chao": [0, ["A hierarchical approach for layout versus circuit consistency check", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804538", 0, "dac", 1980], ["A hierarchical approach for layout versus circuit consistency check", ["Shiu-Ping Chao", "Yen-Son Huang", "Lap Man Yam"], "https://doi.org/10.1145/800139.804539", 7, "dac", 1980]], "Michael J. Lorenzetti": [0, ["An implementation of a saturated zone multi-layer printed circuit board router", ["Michael J. Lorenzetti", "Robert J. Smith II"], "https://doi.org/10.1145/800139.804536", 8, "dac", 1980]], "Alfred E. Dunlop": [0, ["SLIM-the translation of symbolic layouts into mask data", ["Alfred E. Dunlop"], "https://doi.org/10.1145/800139.804592", 8, "dac", 1980]], "Hao N. Nham": [0, ["A multiple delay simulator for MOS LSI circuits", ["Hao N. Nham", "Ajoy K. Bose"], "https://doi.org/10.1145/800139.804594", 8, "dac", 1980]], "Edwin B. Hassler Jr.": [0, ["Chairman's introduction", ["Edwin B. Hassler Jr."], "https://doi.org/10.1145/800139.804504", 0, "dac", 1980]], "J. Duane Northcutt": [0, ["The design and implementation of fault insertion capabilities for ISPS", ["J. Duane Northcutt"], "https://doi.org/10.1145/800139.804529", 13, "dac", 1980]], "Paul Losleben": [0, ["The real world of design automation - part III or The user's viewpoint chairman's introduction (Panel Discussion)", ["Paul Losleben"], "https://doi.org/10.1145/800139.804576", 0, "dac", 1980]], "P. Carmody": [0, ["An Interactive Graphics System for custom design", ["P. Carmody", "A. M. Barone", "J. K. Morrell", "A. Weiner", "John L. Hennessy"], "https://doi.org/10.1145/800139.804566", 10, "dac", 1980]], "Jiri Soukup": [0, ["Cell map representation for hierarchical layout", ["Jiri Soukup", "J. Royle"], "https://doi.org/10.1145/800139.804591", 4, "dac", 1980]], "Charles M. Eastman": [0, ["System facilities for CAD databases", ["Charles M. Eastman"], "https://doi.org/10.1145/800139.804511", 7, "dac", 1980]], "L. C. Cote": [0, ["The interchange algorithms for circuit placement problems", ["L. C. Cote", "Arvind M. Patel"], "https://doi.org/10.1145/800139.804581", 7, "dac", 1980]], "Koji Sato": [0, ["A \"grid-free\" channel router", ["Koji Sato", "Hiroyoshi Shimoyama", "Takao Nagai", "Masaru Ozaki", "Toshihiko Yahara"], "https://doi.org/10.1145/800139.804508", 10, "dac", 1980]], "John Grason": [0, ["Digital test generation and design for testability", ["John Grason", "Andrew W. Nagle"], "https://doi.org/10.1145/800139.804527", 15, "dac", 1980]], "Arthur H. Altman": [0, ["The SLIDE simulator: A facility for the design and analysis of computer interconnections", ["Arthur H. Altman", "Alice C. Parker"], "https://doi.org/10.1145/800139.804524", 8, "dac", 1980]], "Frank D. Skinner": [0, ["Interactive wiring system", ["Frank D. Skinner"], "https://doi.org/10.1145/800139.804543", 13, "dac", 1980]], "George M. Koppelman": [0, ["Verifying deep logic hierarchies with ALEX", ["George M. Koppelman", "Klim Maling"], "https://doi.org/10.1145/800139.804546", 8, "dac", 1980]], "John B. Macdonald": [0, ["Technical documentation by \"MAGIC\" (Machine Aided Graphics for Illustration and Composition", ["John B. Macdonald", "Mary K. Podlecki", "Milt J. Pappas"], "https://doi.org/10.1145/800139.804567", 6, "dac", 1980]], "Antoni A. Szepieniec": [0, ["The genealogical approach to the layout problem", ["Antoni A. Szepieniec", "Ralph H. J. M. Otten"], "https://doi.org/10.1145/800139.804582", 8, "dac", 1980]], "David N. Deutsch": [0, ["An over-the-cell router", ["David N. Deutsch", "Paul Glick"], "https://doi.org/10.1145/800139.804509", 8, "dac", 1980]], "Vishwani D. Agrawal": [0, ["A mixed-mode simulator", ["Vishwani D. Agrawal", "Ajoy K. Bose", "Patrick Kozak", "Hao N. Nham", "Ernesto Pacas-Skewes"], "https://doi.org/10.1145/800139.804595", 8, "dac", 1980]], "Keiichi Sato": [0, ["A prestructuring model for system arrangement problems", ["Keiichi Sato", "Charles L. Owen"], "https://doi.org/10.1145/800139.804532", 11, "dac", 1980]], "D. E. Bering": [0, ["The electronics engineer's design station", ["D. E. Bering"], "https://doi.org/10.1145/800139.804565", 8, "dac", 1980]], "Sam Bala Daram": [0, ["Position statement - CAD for VLSI", ["Sam Bala Daram"], "https://doi.org/10.1145/800139.804598", 0, "dac", 1980]], "John M. Gould": [0, ["The standard transistor array (STAR): Part I A two-layer metal semicustom design system", ["John M. Gould", "Teddy M. Edge"], "https://doi.org/10.1145/800139.804519", 6, "dac", 1980]], "A. Richard Newton": [0, ["The VLSI design challenge of the 80's (Position Statement)", ["A. Richard Newton"], "https://doi.org/10.1145/800139.804552", 2, "dac", 1980]], "Robert Simpson Frew": [0, ["A survey of space allocation algorithms in use in architectural design in the past twenty years", ["Robert Simpson Frew"], "https://doi.org/10.1145/800139.804526", 10, "dac", 1980]], "Kenneth D. Yates": [0, ["Design process analysis: A measurement and analysis technique", ["Kenneth D. Yates"], "https://doi.org/10.1145/800139.804564", 2, "dac", 1980]], "James A. Wilmore": [0, ["A hierarchical bit-map format for the representation of IC mask data", ["James A. Wilmore"], "https://doi.org/10.1145/800139.804590", 5, "dac", 1980]], "Frank W. Bliss": [0, ["Selecting and successfully implementing a turnkey computer graphics system", ["Frank W. Bliss", "George M. Hyman"], "https://doi.org/10.1145/800139.804589", 6, "dac", 1980]], "Jin H. Kim": [0.10449553281068802, ["Issues in IC implementation of high level, abstract designs", ["Jin H. Kim", "Daniel P. Siewiorek"], "https://doi.org/10.1145/800139.804516", 7, "dac", 1980]], "Thomas M. McWilliams": [0, ["Verification of timing constraints on large digital systems", ["Thomas M. McWilliams"], "https://doi.org/10.1145/800139.804523", 9, "dac", 1980]], "Arvind M. Patel": [0, ["Computer-aided assignment of manufacturing tolerances", ["Arvind M. Patel"], "https://doi.org/10.1145/800139.804521", 5, "dac", 1980]], "Albert E. Casavant": [0, ["Automatic design with dependence graphs", ["Albert E. Casavant", "Daniel D. Gajski", "David J. Kuck"], "https://doi.org/10.1145/800139.804575", 10, "dac", 1980]], "John A. Darringer": [0, ["A new look at logic synthesis", ["John A. Darringer", "William H. Joyner Jr."], "https://doi.org/10.1145/800139.804583", 7, "dac", 1980]], "Valerie K. Smith": [0, ["Comet - a fast component placer", ["Valerie K. Smith", "Robert J. Smith II", "Phil A. Preston"], "https://doi.org/10.1145/800139.804571", 7, "dac", 1980]], "Frank R. Ramsay": [0, ["Automation of design for uncommitted logic array", ["Frank R. Ramsay"], "https://doi.org/10.1145/800139.804518", 8, "dac", 1980]], "Mark G. Karpovsky": [0, ["Detecting bridging and stuck-at faults at input and output pins of standard digital components", ["Mark G. Karpovsky", "Stephen Y. H. Su"], "https://doi.org/10.1145/800139.804574", 12, "dac", 1980]], "Felix P. Mallmann": [0, ["The management of engineering changes using the PRIMUS system", ["Felix P. Mallmann"], "https://doi.org/10.1145/800139.804555", 14, "dac", 1980]], "Carl R. McCaw": [0, ["Design automation and VLSI in the 80's (Panel Discussion)", ["Carl R. McCaw"], "https://doi.org/10.1145/800139.804547", 2, "dac", 1980]], "Thomas Sidle": [0, ["Weaknesses of commercial data base management systems in engineering applications", ["Thomas Sidle"], "https://doi.org/10.1145/800139.804512", 5, "dac", 1980]], "Wendell E. Cory": [0, ["Developments in verification of design correctness (A Tutorial)", ["Wendell E. Cory", "William M. van Cleemput"], "https://doi.org/10.1145/800139.804525", 9, "dac", 1980]], "J. Philip Singleton": [0, ["Practical automated design of LSI for large computers", ["J. Philip Singleton", "Nigel R. Crocker"], "https://doi.org/10.1145/800139.804585", 4, "dac", 1980]], "E. F. Chelotti": [0, ["Design automation at a large architect-engineer", ["E. F. Chelotti", "D. P. Bossie"], "https://doi.org/10.1145/800139.804510", 10, "dac", 1980]], "Manuel A. dAbreu": [0, ["An accurate functional level concurrent fault simulator", ["Manuel A. dAbreu", "Edward W. Thompson"], "https://doi.org/10.1145/800139.804530", 8, "dac", 1980]], "Ikuo Nishioka": [0, ["An automatic routing system for high density multilayer printed wiring boards", ["Ikuo Nishioka", "Takuji Kurimoto", "Hisao Nishida", "Seiji Yamamoto", "Toru Chiba", "Toshiaki Nagakawa", "Takatsugu Fujioka", "Masashi Uchino"], "https://doi.org/10.1145/800139.804580", 8, "dac", 1980]], "Lawrence M. Rosenberg": [0, ["The evolution of design automation to meet the challanges of VLSI", ["Lawrence M. Rosenberg"], "https://doi.org/10.1145/800139.804506", 9, "dac", 1980]], "A. E. Fitch": [0, ["Will your bridge stand the load? (Position Paper)", ["A. E. Fitch"], "https://doi.org/10.1145/800139.804578", 0, "dac", 1980]], "Frank Luebbert": [0, ["Gate assignment and pack placement: Two approaches compared", ["Frank Luebbert", "Mike Ulrey"], "https://doi.org/10.1145/800139.804572", 11, "dac", 1980]], "Ernst G. Ulrich": [0, ["High-speed concurrent fault simulation with vectors and scalars", ["Ernst G. Ulrich", "D. Lacy", "N. Phillips", "J. Tellier", "M. Kearney", "T. Elkind", "R. Beaven"], "https://doi.org/10.1145/800139.804558", 7, "dac", 1980], ["Table lookup techniques for fast and flexible digital logic simulation", ["Ernst G. Ulrich"], "https://doi.org/10.1145/800139.804586", 4, "dac", 1980]], "R. M. Jacobs": [0, ["Design automation and VLSI in the 80's (Position Statement)", ["R. M. Jacobs"], "https://doi.org/10.1145/800139.804550", 0, "dac", 1980]], "Sartaj Sahni": [0, ["The complexity of design automation problems", ["Sartaj Sahni", "Atul Bhatt"], "https://doi.org/10.1145/800139.804562", 10, "dac", 1980]], "R. A. Armstrong": [0, ["A CAD user's perspective what gets done right wrong and not at all (Position Paper)", ["R. A. Armstrong"], "https://doi.org/10.1145/800139.804577", 0, "dac", 1980]], "Wilm E. Donath": [0, ["Complexity theory and design automation", ["Wilm E. Donath"], "https://doi.org/10.1145/800139.804563", 8, "dac", 1980]], "Keith A. Duke": [0, ["Alex: A conversational, hierarchical logic design system", ["Keith A. Duke", "Klim Maling"], "https://doi.org/10.1145/800139.804545", 10, "dac", 1980]], "Jacob M. Miller": [0, ["Inter-active graphic methods for automating mechanical engineering design and analyses", ["Jacob M. Miller"], "https://doi.org/10.1145/800139.804520", 15, "dac", 1980]], "Glenn W. Cox": [0, ["The Standard Transistor Array (star) (Part II automatic cell placement techniques)", ["Glenn W. Cox", "B. D. Carroll"], "https://doi.org/10.1145/800139.804569", 7, "dac", 1980]], "Gregory L. Smith": [0, ["A tool to support design automation in batch manufacturing", ["Gregory L. Smith", "Sharon A. Stephens", "Leonard L. Tripp", "Wayne L. Warren"], "https://doi.org/10.1145/800139.804557", 7, "dac", 1980]], "Hiroshi Shiraishi": [0, ["Efficient placement and routing techniques for master slice LSI", ["Hiroshi Shiraishi", "Fumiyasu Hirose"], "https://doi.org/10.1145/800139.804570", 7, "dac", 1980]], "Jerrier A. Haddad": [0, ["Keynote speaker", ["Jerrier A. Haddad"], "https://doi.org/10.1145/800139.804505", 0, "dac", 1980]], "Miron Abramovici": [0, ["Fault diagnosis based on effect-cause analysis: An introduction", ["Miron Abramovici", "Melvin A. Breuer"], "https://doi.org/10.1145/800139.804514", 8, "dac", 1980]], "Benjamin Lee": [4.366597204352729e-05, ["Design tools for VLSI (Position Statement)", ["Benjamin Lee"], "https://doi.org/10.1145/800139.804551", 0, "dac", 1980]], "Fumiya Tada": [0, ["A fast maze router with iterative use of variable search space restriction", ["Fumiya Tada", "Kiyoshi Yoshimura", "Takashi Kagata", "Takeyoshi Shirakawa"], "https://doi.org/10.1145/800139.804535", 5, "dac", 1980]], "Gunter Biehl": [0, ["Optimization of the influence of problem modifications on given microprogrammed controllers", ["Gunter Biehl", "Werner Grass", "P. S. Hall"], "https://doi.org/10.1145/800139.804544", 9, "dac", 1980]], "V. Jayakumar": [0, ["A data structure for interactive placement of rectangular objects", ["V. Jayakumar"], "https://doi.org/10.1145/800139.804533", 6, "dac", 1980]], "Dan C. Nash": [0, ["Functional level simulation at Raytheon", ["Dan C. Nash", "Keith Russell", "Paul Silverman", "Mary Thiel"], "https://doi.org/10.1145/800139.804597", 8, "dac", 1980]], "Yacoub M. El-Ziq": [0, ["A new test pattern generation system", ["Yacoub M. El-Ziq"], "https://doi.org/10.1145/800139.804513", 7, "dac", 1980]], "Neil Weste": [0, ["An IC design station needs a high performance color graphic display", ["Neil Weste", "Bryan D. Ackland"], "https://doi.org/10.1145/800139.804541", 7, "dac", 1980]], "Edward J. McGrath": [0, ["Design integrity and immunity checking: A new look at layout verification and design rule checking", ["Edward J. McGrath", "Telle Whitney"], "https://doi.org/10.1145/800139.804537", 6, "dac", 1980]], "Ulrich Lauther": [0, ["A data structure for gridless routing", ["Ulrich Lauther"], "https://doi.org/10.1145/800139.804593", 7, "dac", 1980]], "Dave Clary": [0, ["SIDS (A Symbolic Interactive Design System)", ["Dave Clary", "Robert Kirk", "Steve Sapiro"], "https://doi.org/10.1145/800139.804542", 4, "dac", 1980]], "Lawrence H. Goldstein": [0, ["SCOAP: Sandia controllability/observability analysis program", ["Lawrence H. Goldstein", "Evelyn L. Thigpen"], "https://doi.org/10.1145/800139.804528", 7, "dac", 1980]], "Sany M. Leinwand": [0, ["Algebraic analysis of nondeterministic behavior", ["Sany M. Leinwand", "T. Lamdan"], "https://doi.org/10.1145/800139.804573", 11, "dac", 1980]], "D. J. Garvin": [0, ["Observations of a CAD user (Position Paper)", ["D. J. Garvin"], "https://doi.org/10.1145/800139.804579", 0, "dac", 1980]], "Paul R. Hanau": [0, ["A prototyping and simulation approach to interactive computer system design", ["Paul R. Hanau", "David R. Lenorovitz"], "https://doi.org/10.1145/800139.804588", 7, "dac", 1980]], "Tohru Sasaki": [0, ["MIXS: A mixed level simulator for large digital system logic verification", ["Tohru Sasaki", "Akihiko Yamada", "Shunichi Kato", "Terufumi Nakazawa", "Kyoji Tomita", "Nobuyoshi Nomizu"], "https://doi.org/10.1145/800139.804596", 8, "dac", 1980]], "Takashi Mitsuhashi": [0, ["An integrated mask artwork analysis system", ["Takashi Mitsuhashi", "Toshiaki Chiba", "Makoto Takashima", "Kenji Yoshida"], "https://doi.org/10.1145/800139.804540", 8, "dac", 1980]], "Jonathan Allen": [0, ["A contemporary perspective on design automation and VLSI in the 80's (Position Statement)", ["Jonathan Allen"], "https://doi.org/10.1145/800139.804548", 2, "dac", 1980]], "Edward W. Thompson": [0, ["The incorporation of functional level element routines into an existing digital simulation system", ["Edward W. Thompson", "Patrick G. Karger", "W. R. Read Jr.", "Don Ross", "John Smith", "Richard von Blucher"], "https://doi.org/10.1145/800139.804561", 8, "dac", 1980]], "Norbert Giambiasi": [0, ["Methods for generalized deductive fault simulation", ["Norbert Giambiasi", "A. Miara", "D. Muriach"], "https://doi.org/10.1145/800139.804560", 7, "dac", 1980]], "David W. Currier": [0, ["Automation of sheet metal design and manufacturing", ["David W. Currier"], "https://doi.org/10.1145/800139.804522", 5, "dac", 1980]], "Steve Sapiro": [0, ["Desisn automation and VLSI in the 80's (Position Statement)", ["Steve Sapiro"], "https://doi.org/10.1145/800139.804554", 2, "dac", 1980]], "Joe Dyer": [0, ["The use of graphics processors for circuit design simulation at GTE AE Labs", ["Joe Dyer", "Arijit Laha", "Ernest J. Moran", "William D. Smart"], "https://doi.org/10.1145/800139.804568", 5, "dac", 1980]], "H. D. Schnurmann": [0, ["An interactive test data system for LSI production testing", ["H. D. Schnurmann", "R. M. Peters"], "https://doi.org/10.1145/800139.804556", 5, "dac", 1980]], "B. T. David": [0, ["An integrated CAD system for architecture", ["B. T. David"], "https://doi.org/10.1145/800139.804531", 8, "dac", 1980]], "R. E. Powell": [0, ["Justification and financial analysis for CAD", ["R. E. Powell"], "https://doi.org/10.1145/800139.804587", 8, "dac", 1980]], "Sajjan G. Shiva": [0, ["Combinational logic synthesis from an HDL description", ["Sajjan G. Shiva"], "https://doi.org/10.1145/800139.804584", 6, "dac", 1980]], "Walter Heyns": [0, ["A line-expansion algorithm for the general routing problem with a guaranteed solution", ["Walter Heyns", "Willy Sansen", "Herman Beke"], "https://doi.org/10.1145/800139.804534", 7, "dac", 1980]], "Martin B. Roberts": [0, ["VLSI - a challenge for system designers (Position Statement)", ["Martin B. Roberts"], "https://doi.org/10.1145/800139.804553", 0, "dac", 1980]], "David W. Hightower": [0, ["A generalized channel router", ["David W. Hightower", "Robert L. Boyd"], "https://doi.org/10.1145/800139.804507", 10, "dac", 1980]]}