\hypertarget{struct_s_d_m_m_c___data_init_type_def}{}\section{S\+D\+M\+M\+C\+\_\+\+Data\+Init\+Type\+Def Struct Reference}
\label{struct_s_d_m_m_c___data_init_type_def}\index{SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}}


S\+D\+M\+MC Data Control structure.  




{\ttfamily \#include $<$stm32f7xx\+\_\+ll\+\_\+sdmmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def_a33e216962a7e7eb09d4bbccc3d570a80}{Data\+Time\+Out}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def_a99928f6dd559ef244c4b8642b4ab0fee}{Data\+Length}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def_a677d2c11f8e856c4a889f856d27ba50f}{Data\+Block\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def_a2063df8379a9d397d78178063bab6ec0}{Transfer\+Dir}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def_a8e8508ca753fbdf33e72f0c01b5d4136}{Transfer\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_d_m_m_c___data_init_type_def_a18c3531154bb359cacd475852da8cd12}{D\+P\+SM}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
S\+D\+M\+MC Data Control structure. 

\subsection{Member Data Documentation}
\mbox{\Hypertarget{struct_s_d_m_m_c___data_init_type_def_a677d2c11f8e856c4a889f856d27ba50f}\label{struct_s_d_m_m_c___data_init_type_def_a677d2c11f8e856c4a889f856d27ba50f}} 
\index{SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}!DataBlockSize@{DataBlockSize}}
\index{DataBlockSize@{DataBlockSize}!SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}}
\subsubsection{\texorpdfstring{DataBlockSize}{DataBlockSize}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Data\+Init\+Type\+Def\+::\+Data\+Block\+Size}

Specifies the data block size for block transfer. This parameter can be a value of \mbox{\hyperlink{group___s_d_m_m_c___l_l___data___block___size}{Data Block Size}} \mbox{\Hypertarget{struct_s_d_m_m_c___data_init_type_def_a99928f6dd559ef244c4b8642b4ab0fee}\label{struct_s_d_m_m_c___data_init_type_def_a99928f6dd559ef244c4b8642b4ab0fee}} 
\index{SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}!DataLength@{DataLength}}
\index{DataLength@{DataLength}!SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}}
\subsubsection{\texorpdfstring{DataLength}{DataLength}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Data\+Init\+Type\+Def\+::\+Data\+Length}

Specifies the number of data bytes to be transferred. \mbox{\Hypertarget{struct_s_d_m_m_c___data_init_type_def_a33e216962a7e7eb09d4bbccc3d570a80}\label{struct_s_d_m_m_c___data_init_type_def_a33e216962a7e7eb09d4bbccc3d570a80}} 
\index{SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}!DataTimeOut@{DataTimeOut}}
\index{DataTimeOut@{DataTimeOut}!SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}}
\subsubsection{\texorpdfstring{DataTimeOut}{DataTimeOut}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Data\+Init\+Type\+Def\+::\+Data\+Time\+Out}

Specifies the data timeout period in card bus clock periods. \mbox{\Hypertarget{struct_s_d_m_m_c___data_init_type_def_a18c3531154bb359cacd475852da8cd12}\label{struct_s_d_m_m_c___data_init_type_def_a18c3531154bb359cacd475852da8cd12}} 
\index{SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}!DPSM@{DPSM}}
\index{DPSM@{DPSM}!SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}}
\subsubsection{\texorpdfstring{DPSM}{DPSM}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Data\+Init\+Type\+Def\+::\+D\+P\+SM}

Specifies whether S\+D\+M\+MC Data path state machine (D\+P\+SM) is enabled or disabled. This parameter can be a value of \mbox{\hyperlink{group___s_d_m_m_c___l_l___d_p_s_m___state}{D\+P\+SM State}} \mbox{\Hypertarget{struct_s_d_m_m_c___data_init_type_def_a2063df8379a9d397d78178063bab6ec0}\label{struct_s_d_m_m_c___data_init_type_def_a2063df8379a9d397d78178063bab6ec0}} 
\index{SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}!TransferDir@{TransferDir}}
\index{TransferDir@{TransferDir}!SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}}
\subsubsection{\texorpdfstring{TransferDir}{TransferDir}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Data\+Init\+Type\+Def\+::\+Transfer\+Dir}

Specifies the data transfer direction, whether the transfer is a read or write. This parameter can be a value of \mbox{\hyperlink{group___s_d_m_m_c___l_l___transfer___direction}{Transfer Direction}} \mbox{\Hypertarget{struct_s_d_m_m_c___data_init_type_def_a8e8508ca753fbdf33e72f0c01b5d4136}\label{struct_s_d_m_m_c___data_init_type_def_a8e8508ca753fbdf33e72f0c01b5d4136}} 
\index{SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}!TransferMode@{TransferMode}}
\index{TransferMode@{TransferMode}!SDMMC\_DataInitTypeDef@{SDMMC\_DataInitTypeDef}}
\subsubsection{\texorpdfstring{TransferMode}{TransferMode}}
{\footnotesize\ttfamily uint32\+\_\+t S\+D\+M\+M\+C\+\_\+\+Data\+Init\+Type\+Def\+::\+Transfer\+Mode}

Specifies whether data transfer is in stream or block mode. This parameter can be a value of \mbox{\hyperlink{group___s_d_m_m_c___l_l___transfer___type}{Transfer Type}} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F7xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f7xx__ll__sdmmc_8h}{stm32f7xx\+\_\+ll\+\_\+sdmmc.\+h}}\end{DoxyCompactItemize}
