Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Jan 11 20:24:40 2023
| Host         : DESKTOP-4GQ0V91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Block_Design_wrapper_control_sets_placed.rpt
| Design       : Block_Design_wrapper
| Device       : xc7s50
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    90 |
|    Minimum number of control sets                        |    90 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   192 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    90 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     7 |
| >= 8 to < 10       |    23 |
| >= 10 to < 12      |     3 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    37 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             442 |          209 |
| No           | No                    | Yes                    |              29 |            6 |
| No           | Yes                   | No                     |             330 |          140 |
| Yes          | No                    | No                     |             392 |          165 |
| Yes          | No                    | Yes                    |              15 |            8 |
| Yes          | Yes                   | No                     |             792 |          322 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                          Clock Signal                                                          |                                                                                                  Enable Signal                                                                                                 |                                                                  Set/Reset Signal                                                                  | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_sign_reg_i_2_n_0                                |                                                                                                                                                                                                                |                                                                                                                                                    |                1 |              1 |         1.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.capture_1                 |                1 |              1 |         1.00 |
| ~Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      |                                                                                                                                                                                                                | Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                           |                1 |              1 |         1.00 |
|  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/start_single_step_reg_n_0                 |                1 |              1 |         1.00 |
|  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_cmd_i_reg_0    |                1 |              1 |         1.00 |
|  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_cmd_i_reg_n_0 |                1 |              1 |         1.00 |
|  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_reg_n_0 |                1 |              1 |         1.00 |
| ~Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                          | Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                               |                1 |              1 |         1.00 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      | Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                |                1 |              1 |         1.00 |
|  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/command_reg_clear                         |                1 |              2 |         2.00 |
|  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      |                                                                                                                                                                                                                |                                                                                                                                                    |                3 |              3 |         1.00 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                     | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       |                                                                                                                                                    |                1 |              4 |         4.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                     | Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                            |                1 |              4 |         4.00 |
| ~Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      |                                                                                                                                                                                                                | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      | Block_Design_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                          | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                       |                1 |              4 |         4.00 |
|  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En                                                                                        |                                                                                                                                                    |                2 |              4 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/wb_Halted                                                                                                                           | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                2 |              5 |         2.50 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              5 |         5.00 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                     |                                                                                                                                                    |                2 |              6 |         3.00 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                      |                                                                                                                                                    |                2 |              6 |         3.00 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                    |                                                                                                                                                    |                2 |              6 |         3.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/rst_clk_wiz_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                            | Block_Design_i/rst_clk_wiz_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                2 |              6 |         3.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                3 |              6 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                           |                2 |              6 |         3.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                           |                1 |              7 |         7.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                   | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                4 |              8 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                   | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                4 |              8 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                          |                                                                                                                                                    |                1 |              8 |         8.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                              | Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |              8 |         2.67 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                                          | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                2 |              8 |         4.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                |                                                                                                                                                    |                1 |              8 |         8.00 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                    |                7 |              8 |         1.14 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                                |                                                                                                                                                    |                2 |              8 |         4.00 |
|  Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      | Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                  |                                                                                                                                                    |                1 |              8 |         8.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                                         | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                5 |              8 |         1.60 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                                         | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                4 |              8 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                                         | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                6 |              8 |         1.33 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                                         | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                4 |              8 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                                         | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                4 |              8 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                                         | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                4 |              8 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                                         | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                4 |              8 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                                          | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                2 |              8 |         4.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                                         | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                4 |              8 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                                          | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                2 |              8 |         4.00 |
| ~Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG                                                                      | Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                                |                                                                                                                                                    |                2 |              8 |         4.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                                         | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                5 |              8 |         1.60 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                    | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                5 |              8 |         1.60 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                   | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |                5 |              8 |         1.60 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                          |                                                                                                                                                    |                3 |             10 |         3.33 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                            |                3 |             10 |         3.33 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                4 |             11 |         2.75 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                |                                                                                                                                                    |                6 |             15 |         2.50 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/OF_Valid_DFF/E[0]                                                                                                | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             16 |         2.29 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                         | Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                  |                6 |             19 |         3.17 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                7 |             20 |         2.86 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 |                                                                                                                                                                                                                | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                          |                3 |             23 |         7.67 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                       | Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |                5 |             28 |         5.60 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/start_reg                                                                                                                                | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |               17 |             29 |         1.71 |
|  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/add_div_normaliser/out_e_reg[7]_i_1__1_n_0_BUFG |                                                                                                                                                                                                                |                                                                                                                                                    |               19 |             30 |         1.58 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                     |               11 |             30 |         2.73 |
|  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/mul_normaliser/out_e_reg[7]_i_2__0_n_0_BUFG  |                                                                                                                                                                                                                |                                                                                                                                                    |               18 |             31 |         1.72 |
|  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/i_e__0_BUFG                                       |                                                                                                                                                                                                                |                                                                                                                                                    |               16 |             32 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/data_rd_reg[0]_i_1_n_0                                                                                | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               13 |             32 |         2.46 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                    |                8 |             32 |         4.00 |
| ~Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider/divider_a_in_reg[26]_BUFG                       |                                                                                                                                                                                                                |                                                                                                                                                    |               14 |             32 |         2.29 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/wb_dlmb_valid_read_data0                                                         |               19 |             32 |         1.68 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[1].Gen_Sel_DFF/if_fetch_in_progress_reg[0]                                                   | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |                9 |             32 |         3.56 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                    | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               12 |             32 |         2.67 |
|  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/add_div_normaliser/out_e_reg[7]_i_1_n_0_BUFG      |                                                                                                                                                                                                                |                                                                                                                                                    |               20 |             32 |         1.60 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                              | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |               19 |             32 |         1.68 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/E[0]                                                                                          | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               11 |             32 |         2.91 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/R                                                                       |               12 |             32 |         2.67 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/SR[0]                                                                   |               16 |             32 |         2.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_1                                                                                         |                                                                                                                                                    |               12 |             32 |         2.67 |
|  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder/o_exponent_BUFG                                   |                                                                                                                                                                                                                |                                                                                                                                                    |               21 |             33 |         1.57 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                               |                                                                                                                                                    |               15 |             33 |         2.20 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 | Block_Design_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                      |                                                                                                                                                    |               15 |             47 |         3.13 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/E[0]                                                                                                                          |                                                                                                                                                    |               16 |             47 |         2.94 |
|  Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/multiplier/i_e_reg[7]_i_2__1_n_0_BUFG                   |                                                                                                                                                                                                                |                                                                                                                                                    |               24 |             55 |         2.29 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/adder_a_in                                                                                                                               |                                                                                                                                                    |               29 |             64 |         2.21 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/divider_a_in                                                                                                                             |                                                                                                                                                    |               47 |             64 |         1.36 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Instruction_Prefetch_Mux[42].Instr_Mux_MUXF7/IReady_0                                                            |                                                                                                                                                    |               10 |             75 |         7.50 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                           | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               37 |             79 |         2.14 |
|  Block_Design_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0                                                                 |                                                                                                                                                                                                                |                                                                                                                                                    |               28 |             80 |         2.86 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/FPU_IP_Slave_0/inst/FPU_IP_Slave_v1_0_S00_AXI_inst/DUT/s00_axi_aresetn_0                                                            |               29 |             80 |         2.76 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/WB_GPR_Wr                                                                                                                           |                                                                                                                                                    |               16 |            128 |         8.00 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                |                                                                                                                                                    |               50 |            130 |         2.60 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        |                                                                                                                                                                                                                | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               68 |            150 |         2.21 |
|  Block_Design_i/clk_wiz_0/inst/clk_out1                                                                                        | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_0                                                                          | Block_Design_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                        |               77 |            218 |         2.83 |
+--------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


