
==============================================================================
XRT Build Version: 2.13.0 (Vitis)
       Build Date: 2022-04-06 10:15:09
          Hash ID: 6bc2a715b17eaa63a4059c9c268abf73662af4d2
==============================================================================
xclbin Information
------------------
   Generated by:           v++ (2022.1) on 2022-04-13-17:42:45
   Version:                2.13.0
   Kernels:                mm2s, s2mm
   Signature:              
   Content:                SW Emulation Binary
   UUID (xclbin):          2405ce11-5286-d6e0-799b-8543da6a6549
   Sections:               BITSTREAM, MEM_TOPOLOGY, IP_LAYOUT, CONNECTIVITY, 
                           BUILD_METADATA, EMBEDDED_METADATA, DEBUG_DATA, PDI, 
                           SYSTEM_METADATA, AIE_METADATA, EMULATION_DATA, 
                           GROUP_CONNECTIVITY, GROUP_TOPOLOGY
==============================================================================
Hardware Platform (Shell) Information
-------------------------------------
   Vendor:                 xilinx.com
   Board:                  xd
   Name:                   xilinx_vck190_base_202210_1
   Version:                202210.1
   Generated Version:      Vivado 2022.1 (SW Build: 3524922)
   Created:                Fri Apr 15 17:17:17 2022
   FPGA Device:            xcvc1902
   Board Vendor:           xilinx.com
   Board Name:             xilinx.com:vck190:3.0
   Board Part:             xilinx.com:vck190:part0:3.0
   Platform VBNV:          <not defined>
   Static UUID:            00000000-0000-0000-0000-000000000000
   Feature ROM TimeStamp:  0

Scalable Clocks
------
   No scalable clock data available.

System Clocks
------
   Name:           clk_wizard_0_clk_out1 
   Type:           FIXED 
   Default Freq:   104.166666 MHz

   Name:           clk_wizard_0_clk_out2 
   Type:           FIXED 
   Default Freq:   156.25 MHz

   Name:           clk_wizard_0_clk_out3 
   Type:           FIXED 
   Default Freq:   312.5 MHz

   Name:           clk_wizard_0_clk_out4 
   Type:           FIXED 
   Default Freq:   78.125 MHz

   Name:           clk_wizard_0_clk_out5 
   Type:           FIXED 
   Default Freq:   208.333333 MHz

   Name:           clk_wizard_0_clk_out6 
   Type:           FIXED 
   Default Freq:   416.666666 MHz

   Name:           clk_wizard_0_clk_out7 
   Type:           FIXED 
   Default Freq:   625 MHz

Memory Configuration
--------------------
   Name:         DDR
   Index:        0
   Type:         MEM_DDR4
   Base Address: 0x0
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         LPDDR
   Index:        1
   Type:         MEM_DDR4
   Base Address: 0x1
   Address Size: 0x100000000000
   Bank Used:    Yes

   Name:         Hecb4be88
   Index:        2
   Type:         MEM_STREAMING
   Base Address: 0x14
   Address Size: 0x0
   Bank Used:    Yes

   Name:         Hecb4be88
   Index:        3
   Type:         MEM_STREAMING
   Base Address: 0x10032
   Address Size: 0x4000000
   Bank Used:    Yes
==============================================================================
Kernel: mm2s

Definition
----------
   Signature: mm2s (void* mem, stream<qdma_axis<32, 0, 0, 0>, 0>& s, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S
   Mode:          write_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        mm2s
   Base Address: 0x0

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR (MEM_DDR4)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            Hecb4be88 (MEM_STREAMING)

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
Kernel: s2mm

Definition
----------
   Signature: s2mm (void* mem, stream<qdma_axis<32, 0, 0, 0>, 0>& s, unsigned int size)

Ports
-----
   Port:          M_AXI_GMEM
   Mode:          master
   Range (bytes): 0xFFFFFFFF
   Data Width:    32 bits
   Port Type:     addressable

   Port:          S
   Mode:          read_only
   Range (bytes): 
   Data Width:    32 bits
   Port Type:     stream

   Port:          S_AXI_CONTROL
   Mode:          slave
   Range (bytes): 0x24
   Data Width:    32 bits
   Port Type:     addressable

--------------------------
Instance:        s2mm
   Base Address: 0x10000

   Argument:          mem
   Register Offset:   0x10
   Port:              M_AXI_GMEM
   Memory:            DDR (MEM_DDR4)

   Argument:          s
   Register Offset:   0x0
   Port:              S
   Memory:            Hecb4be88 (MEM_STREAMING)

   Argument:          size
   Register Offset:   0x1C
   Port:              S_AXI_CONTROL
   Memory:            <not applicable>
==============================================================================
Generated By
------------
   Command:       v++
   Version:       2022.1 - 2022-04-13-17:42:45 (SW BUILD: 3524075)
   Command Line:  v++ --config system.cfg --connectivity.nk mm2s:1:mm2s --connectivity.nk s2mm:1:s2mm --connectivity.sc mm2s.s:ai_engine_0.DataIn1 --connectivity.sc ai_engine_0.DataOut1:s2mm.s --debug --input_files s2mm.xo --input_files mm2s.xo --input_files libadf.a --link --optimize 0 --output tutorial.xsa --platform /proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm --report_level 0 --save-temps --target sw_emu 
   Options:       --config system.cfg
                  --connectivity.nk mm2s:1:mm2s
                  --connectivity.nk s2mm:1:s2mm
                  --connectivity.sc mm2s.s:ai_engine_0.DataIn1
                  --connectivity.sc ai_engine_0.DataOut1:s2mm.s
                  --debug
                  --input_files s2mm.xo
                  --input_files mm2s.xo
                  --input_files libadf.a
                  --link
                  --optimize 0
                  --output tutorial.xsa
                  --platform /proj/xbuilds/SWIP/2022.1_0420_0327/installs/lin64/Vitis/2022.1/base_platforms/xilinx_vck190_base_202210_1/xilinx_vck190_base_202210_1.xpfm
                  --report_level 0
                  --save-temps
                  --target sw_emu 
==============================================================================
User Added Key Value Pairs
--------------------------
   <empty>
==============================================================================
