{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 10:31:28 2017 " "Info: Processing started: Sat Sep 16 10:31:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MarioSound -c MarioSound " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MarioSound -c MarioSound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_divider1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider1-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider1-Clk_Divider_architecture" {  } { { "Clk_Divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/Clk_Divider1.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider1 " "Info: Found entity 1: Clk_Divider1" {  } { { "Clk_Divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/Clk_Divider1.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "themesoundtable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file themesoundtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ThemeSoundTable-arch " "Info: Found design unit 1: ThemeSoundTable-arch" {  } { { "ThemeSoundTable.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/ThemeSoundTable.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ThemeSoundTable " "Info: Found entity 1: ThemeSoundTable" {  } { { "ThemeSoundTable.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/ThemeSoundTable.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpsoundtable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jumpsoundtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 JumpSoundTable-arch " "Info: Found design unit 1: JumpSoundTable-arch" {  } { { "JumpSoundTable.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/JumpSoundTable.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 JumpSoundTable " "Info: Found entity 1: JumpSoundTable" {  } { { "JumpSoundTable.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/JumpSoundTable.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_case.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file mux_case.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_CASE-arch_mux_CASE " "Info: Found design unit 1: mux_CASE-arch_mux_CASE" {  } { { "mux_CASE.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/mux_CASE.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_CASE " "Info: Found entity 1: mux_CASE" {  } { { "mux_CASE.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/mux_CASE.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombsoundtable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bombsoundtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BombSoundTable-arch " "Info: Found design unit 1: BombSoundTable-arch" {  } { { "BombSoundTable.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/BombSoundTable.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BombSoundTable " "Info: Found entity 1: BombSoundTable" {  } { { "BombSoundTable.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/BombSoundTable.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "goldsoundtable.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file goldsoundtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 goldSoundTable-arch " "Info: Found design unit 1: goldSoundTable-arch" {  } { { "goldSoundTable.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/goldSoundTable.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 goldSoundTable " "Info: Found entity 1: goldSoundTable" {  } { { "goldSoundTable.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/goldSoundTable.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tctoob.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file tctoob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TCtoOB-arch_TCtoOB " "Info: Found design unit 1: TCtoOB-arch_TCtoOB" {  } { { "TCtoOB.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/TCtoOB.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 TCtoOB " "Info: Found entity 1: TCtoOB" {  } { { "TCtoOB.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/TCtoOB.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider2-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider2-Clk_Divider_architecture" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/Clk_Divider.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider2 " "Info: Found entity 1: Clk_Divider2" {  } { { "Clk_Divider.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/Clk_Divider.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Info: Found design unit 1: dpram-SYN" {  } { { "DPRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/DPRAM.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Info: Found entity 1: DPRAM" {  } { { "DPRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/DPRAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_core.edf 4 4 " "Info: Found 4 design units, including 4 entities, in source file mss_core.edf" { { "Info" "ISGN_ENTITY_NAME" "1 modgen_counter_8_0 " "Info: Found entity 1: modgen_counter_8_0" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 67 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 MSS_Core " "Info: Found entity 2: MSS_Core" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2222 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 P_DAC_Interface " "Info: Found entity 3: P_DAC_Interface" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 288 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 S_DAC_Interface " "Info: Found entity 4: S_DAC_Interface" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 923 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_dr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mss_dr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSS_dr " "Info: Found entity 1: MSS_dr" {  } { { "MSS_dr.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_dr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mss_xtrct.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mss_xtrct.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSS_XTRCT " "Info: Found entity 1: MSS_XTRCT" {  } { { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4096.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file counter_4096.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_4096-SYN " "Info: Found design unit 1: counter_4096-SYN" {  } { { "counter_4096.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/counter_4096.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter_4096 " "Info: Found entity 1: counter_4096" {  } { { "counter_4096.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/counter_4096.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mariosound.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file mariosound.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MarioSound " "Info: Found entity 1: MarioSound" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "themeram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file themeram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 themeram-SYN " "Info: Found design unit 1: themeram-SYN" {  } { { "themeRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/themeRAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 themeRAM " "Info: Found entity 1: themeRAM" {  } { { "themeRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/themeRAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bombram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bombram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bombram-SYN " "Info: Found design unit 1: bombram-SYN" {  } { { "bombRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/bombRAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bombRAM " "Info: Found entity 1: bombRAM" {  } { { "bombRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/bombRAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "goldram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file goldram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 goldram-SYN " "Info: Found design unit 1: goldram-SYN" {  } { { "goldRam.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/goldRam.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 goldRam " "Info: Found entity 1: goldRam" {  } { { "goldRam.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/goldRam.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jumpram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file jumpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jumpram-SYN " "Info: Found design unit 1: jumpram-SYN" {  } { { "jumpRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/jumpRAM.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jumpRAM " "Info: Found entity 1: jumpRAM" {  } { { "jumpRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/jumpRAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "MarioSound " "Info: Elaborating entity \"MarioSound\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS_XTRCT MSS_XTRCT:inst " "Info: Elaborating entity \"MSS_XTRCT\" for hierarchy \"MSS_XTRCT:inst\"" {  } { { "MarioSound.bdf" "inst" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS_Core MSS_XTRCT:inst\|MSS_Core:inst " "Info: Elaborating entity \"MSS_Core\" for hierarchy \"MSS_XTRCT:inst\|MSS_Core:inst\"" {  } { { "MSS_XTRCT.bdf" "inst" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_8_0 MSS_XTRCT:inst\|MSS_Core:inst\|modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER " "Info: Elaborating entity \"modgen_counter_8_0\" for hierarchy \"MSS_XTRCT:inst\|MSS_Core:inst\|modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER\"" {  } { { "MSS_Core.edf" "U1_modgen_counter_PDAC_COUNTER" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2270 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_DAC_Interface MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3 " "Info: Elaborating entity \"P_DAC_Interface\" for hierarchy \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\"" {  } { { "MSS_Core.edf" "U3" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2268 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\"" {  } { { "MSS_Core.edf" "U1_altsyncram_component" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 314 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component " "Info: Elaborated megafunction instantiation \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\"" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 314 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component " "Info: Instantiated megafunction \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PDAC_conv_table.hex " "Info: Parameter \"init_file\" = \"PDAC_conv_table.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 314 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gp81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gp81 " "Info: Found entity 1: altsyncram_gp81" {  } { { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_gp81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gp81 MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated " "Info: Elaborating entity \"altsyncram_gp81\" for hierarchy \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_DAC_Interface MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4 " "Info: Elaborating entity \"S_DAC_Interface\" for hierarchy \"MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\"" {  } { { "MSS_Core.edf" "U4" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2269 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\"" {  } { { "MSS_Core.edf" "U2_altsyncram_component" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 948 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component " "Info: Elaborated megafunction instantiation \"MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\"" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 948 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component " "Info: Instantiated megafunction \"MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SDAC_conv_table.hex " "Info: Parameter \"init_file\" = \"SDAC_conv_table.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 948 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jp81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jp81 " "Info: Found entity 1: altsyncram_jp81" {  } { { "db/altsyncram_jp81.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_jp81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jp81 MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\|altsyncram_jp81:auto_generated " "Info: Elaborating entity \"altsyncram_jp81\" for hierarchy \"MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\|altsyncram_jp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TCtoOB TCtoOB:inst4 " "Info: Elaborating entity \"TCtoOB\" for hierarchy \"TCtoOB:inst4\"" {  } { { "MarioSound.bdf" "inst4" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 536 920 1056 632 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_CASE mux_CASE:inst7 " "Info: Elaborating entity \"mux_CASE\" for hierarchy \"mux_CASE:inst7\"" {  } { { "MarioSound.bdf" "inst7" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 896 976 1120 1024 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bombRAM bombRAM:inst3 " "Info: Elaborating entity \"bombRAM\" for hierarchy \"bombRAM:inst3\"" {  } { { "MarioSound.bdf" "inst3" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 856 696 912 992 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bombRAM:inst3\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"bombRAM:inst3\|altsyncram:altsyncram_component\"" {  } { { "bombRAM.vhd" "altsyncram_component" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/bombRAM.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "bombRAM:inst3\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"bombRAM:inst3\|altsyncram:altsyncram_component\"" {  } { { "bombRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/bombRAM.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bombRAM:inst3\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"bombRAM:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file bombSoundRAM.mif " "Info: Parameter \"init_file\" = \"bombSoundRAM.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "bombRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/bombRAM.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3uc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_3uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3uc1 " "Info: Found entity 1: altsyncram_3uc1" {  } { { "db/altsyncram_3uc1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_3uc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3uc1 bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated " "Info: Elaborating entity \"altsyncram_3uc1\" for hierarchy \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_4096 counter_4096:inst6 " "Info: Elaborating entity \"counter_4096\" for hierarchy \"counter_4096:inst6\"" {  } { { "MarioSound.bdf" "inst6" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 536 536 680 632 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter_4096:inst6\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"counter_4096:inst6\|lpm_counter:lpm_counter_component\"" {  } { { "counter_4096.vhd" "lpm_counter_component" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/counter_4096.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "counter_4096:inst6\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"counter_4096:inst6\|lpm_counter:lpm_counter_component\"" {  } { { "counter_4096.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/counter_4096.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter_4096:inst6\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"counter_4096:inst6\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Info: Parameter \"lpm_width\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "counter_4096.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/counter_4096.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cdj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_cdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cdj " "Info: Found entity 1: cntr_cdj" {  } { { "db/cntr_cdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_cdj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cdj counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated " "Info: Elaborating entity \"cntr_cdj\" for hierarchy \"counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider1 Clk_Divider1:inst2 " "Info: Elaborating entity \"Clk_Divider1\" for hierarchy \"Clk_Divider1:inst2\"" {  } { { "MarioSound.bdf" "inst2" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 544 152 280 640 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "goldRam goldRam:inst8 " "Info: Elaborating entity \"goldRam\" for hierarchy \"goldRam:inst8\"" {  } { { "MarioSound.bdf" "inst8" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 1000 696 912 1136 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram goldRam:inst8\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"goldRam:inst8\|altsyncram:altsyncram_component\"" {  } { { "goldRam.vhd" "altsyncram_component" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/goldRam.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "goldRam:inst8\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"goldRam:inst8\|altsyncram:altsyncram_component\"" {  } { { "goldRam.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/goldRam.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "goldRam:inst8\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"goldRam:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file goldSoundRAM.mif " "Info: Parameter \"init_file\" = \"goldSoundRAM.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "goldRam.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/goldRam.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9uc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_9uc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9uc1 " "Info: Found entity 1: altsyncram_9uc1" {  } { { "db/altsyncram_9uc1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_9uc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9uc1 goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated " "Info: Elaborating entity \"altsyncram_9uc1\" for hierarchy \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jumpRAM jumpRAM:inst10 " "Info: Elaborating entity \"jumpRAM\" for hierarchy \"jumpRAM:inst10\"" {  } { { "MarioSound.bdf" "inst10" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 1152 696 912 1288 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram jumpRAM:inst10\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"jumpRAM:inst10\|altsyncram:altsyncram_component\"" {  } { { "jumpRAM.vhd" "altsyncram_component" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/jumpRAM.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "jumpRAM:inst10\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"jumpRAM:inst10\|altsyncram:altsyncram_component\"" {  } { { "jumpRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/jumpRAM.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "jumpRAM:inst10\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"jumpRAM:inst10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file jumpSound.mif " "Info: Parameter \"init_file\" = \"jumpSound.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Info: Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Info: Parameter \"widthad_a\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "jumpRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/jumpRAM.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vkc1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_vkc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vkc1 " "Info: Found entity 1: altsyncram_vkc1" {  } { { "db/altsyncram_vkc1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_vkc1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vkc1 jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated " "Info: Elaborating entity \"altsyncram_vkc1\" for hierarchy \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "themeRAM themeRAM:inst11 " "Info: Elaborating entity \"themeRAM\" for hierarchy \"themeRAM:inst11\"" {  } { { "MarioSound.bdf" "inst11" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 1368 752 968 1504 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram themeRAM:inst11\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"themeRAM:inst11\|altsyncram:altsyncram_component\"" {  } { { "themeRAM.vhd" "altsyncram_component" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/themeRAM.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "themeRAM:inst11\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"themeRAM:inst11\|altsyncram:altsyncram_component\"" {  } { { "themeRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/themeRAM.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "themeRAM:inst11\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"themeRAM:inst11\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file theme.mif " "Info: Parameter \"init_file\" = \"theme.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Info: Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Info: Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Info: Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Info: Parameter \"widthad_a\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "themeRAM.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/themeRAM.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78c1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_78c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78c1 " "Info: Found entity 1: altsyncram_78c1" {  } { { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 31 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78c1 themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated " "Info: Elaborating entity \"altsyncram_78c1\" for hierarchy \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_9oa.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_9oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_9oa " "Info: Found entity 1: decode_9oa" {  } { { "db/decode_9oa.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/decode_9oa.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|decode_9oa:decode3 " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|decode_9oa:decode3\"" {  } { { "db/altsyncram_78c1.tdf" "decode3" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 42 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_9oa themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|decode_9oa:deep_decode " "Info: Elaborating entity \"decode_9oa\" for hierarchy \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|decode_9oa:deep_decode\"" {  } { { "db/altsyncram_78c1.tdf" "deep_decode" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 43 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_pib.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_pib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_pib " "Info: Found entity 1: mux_pib" {  } { { "db/mux_pib.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/mux_pib.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_pib themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2 " "Info: Elaborating entity \"mux_pib\" for hierarchy \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\"" {  } { { "db/altsyncram_78c1.tdf" "mux2" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 44 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter32768.vhd 2 1 " "Warning: Using design file lpm_counter32768.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter32768-SYN " "Info: Found design unit 1: lpm_counter32768-SYN" {  } { { "lpm_counter32768.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/lpm_counter32768.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter32768 " "Info: Found entity 1: lpm_counter32768" {  } { { "lpm_counter32768.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/lpm_counter32768.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter32768 lpm_counter32768:inst9 " "Info: Elaborating entity \"lpm_counter32768\" for hierarchy \"lpm_counter32768:inst9\"" {  } { { "MarioSound.bdf" "inst9" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 1344 288 432 1440 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter32768:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter32768:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter32768.vhd" "lpm_counter_component" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/lpm_counter32768.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter32768:inst9\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"lpm_counter32768:inst9\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter32768.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/lpm_counter32768.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter32768:inst9\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"lpm_counter32768:inst9\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 15 " "Info: Parameter \"lpm_width\" = \"15\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter32768.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/lpm_counter32768.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fdj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_fdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fdj " "Info: Found entity 1: cntr_fdj" {  } { { "db/cntr_fdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_fdj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fdj lpm_counter32768:inst9\|lpm_counter:lpm_counter_component\|cntr_fdj:auto_generated " "Info: Elaborating entity \"cntr_fdj\" for hierarchy \"lpm_counter32768:inst9\|lpm_counter:lpm_counter_component\|cntr_fdj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO_HDR" "" "Info: WYSIWYG I/O primitives converted to equivalent logic" { { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|ADC_PART_EXT_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|ADC_PART_EXT_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2926 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|INT_EXT_ENABLES_FOR_UNITS_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|INT_EXT_ENABLES_FOR_UNITS_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2838 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|CLK_IN_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|CLK_IN_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2870 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|DACs_POWERDOWNn_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|DACs_POWERDOWNn_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2846 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDACs_PART_EXT_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDACs_PART_EXT_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2530 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|VOLTAGE_TRANSLATORS_ENAn_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|VOLTAGE_TRANSLATORS_ENAn_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2275 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|BIT_INPUT_MUX_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|BIT_INPUT_MUX_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2886 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDACs_PART_EXT_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDACs_PART_EXT_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2346 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|RESETn_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|RESETn_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2522 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|ADC_POWERDOWNn_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|ADC_POWERDOWNn_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2910 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_RESET_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_RESET_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2692 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2764 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_RESET_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_RESET_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2546 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2618 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDACs_NORMAL_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDACs_NORMAL_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2538 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_7_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_7_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2700 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_7_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_7_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2554 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDACs_SCAN_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDACs_SCAN_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2338 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_0_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_0_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2756 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_1_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_1_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2748 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_2_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_2_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2740 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_3_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_3_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2732 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_4_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_4_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2724 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_5_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_5_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2716 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_6_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_A_DATA_USER_ibuf_6_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2708 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_0_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_0_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2610 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_1_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_1_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2602 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_2_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_2_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2594 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_3_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_3_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2586 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_4_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_4_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2578 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_5_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_5_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2570 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_6_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|PDAC_B_DATA_USER_ibuf_6_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2562 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDACs_NORMAL_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDACs_NORMAL_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2354 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_7_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_7_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2450 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_RESET_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_RESET_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2442 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2514 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_7_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_7_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2370 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_RESET_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_RESET_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2362 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_ENABLE_USER_ibuf " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_ENABLE_USER_ibuf\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2434 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_6_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_6_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2458 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_6_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_6_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2378 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_0_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_0_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2506 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_0_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_0_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2426 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_1_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_1_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2498 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_1_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_1_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2418 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_2_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_2_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2490 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_2_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_2_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2410 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_3_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_3_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2482 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_3_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_3_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2402 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_4_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_4_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2474 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_4_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_4_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2394 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_5_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_0_DATA_USER_ibuf_5_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2466 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1} { "Info" "ISCL_SCL_WYSIWYG_UNMAPPED_IO" "MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_5_ " "Info: WYSIWYG I/O primitive \"MSS_XTRCT:inst\|MSS_Core:inst\|SDAC_1_DATA_USER_ibuf_5_\" converted to equivalent logic" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 2386 16 0 } } { "MSS_XTRCT.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "WYSIWYG I/O primitive \"%1!s!\" converted to equivalent logic" 0 0 "" 0 -1}  } {  } 0 0 "WYSIWYG I/O primitives converted to equivalent logic" 0 0 "" 0 -1}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Critical Warning: Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clk_Divider1:inst2\|clk_div_param\[12\] High " "Critical Warning (18010): Register Clk_Divider1:inst2\|clk_div_param\[12\] will power up to High" {  } { { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clk_Divider1:inst2\|clk_div_param\[11\] High " "Critical Warning (18010): Register Clk_Divider1:inst2\|clk_div_param\[11\] will power up to High" {  } { { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clk_Divider1:inst2\|clk_div_param\[6\] High " "Critical Warning (18010): Register Clk_Divider1:inst2\|clk_div_param\[6\] will power up to High" {  } { { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clk_Divider1:inst2\|clk_div_param\[5\] High " "Critical Warning (18010): Register Clk_Divider1:inst2\|clk_div_param\[5\] will power up to High" {  } { { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clk_Divider1:inst2\|clk_div_param\[3\] High " "Critical Warning (18010): Register Clk_Divider1:inst2\|clk_div_param\[3\] will power up to High" {  } { { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "Clk_Divider1:inst2\|clk_div_param\[1\] High " "Critical Warning (18010): Register Clk_Divider1:inst2\|clk_div_param\[1\] will power up to High" {  } { { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "" 0 -1}  } {  } 1 0 "Ignored Power-Up Level option on the following registers" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 10 " "Info: 10 registers lost all their fanouts during netlist optimizations. The first 10 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_0_ " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_0_\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_1_ " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_1_\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_2_ " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_2_\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_3_ " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_3_\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_4_ " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_4_\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_5_ " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_5_\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_6_ " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|ADC_DATA_USER_dup0_6_\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|U2_RECREATED_ENABLE_TP " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|U2_RECREATED_ENABLE_TP\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|U2_U1_next_state_0_ " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|U2_U1_next_state_0_\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "MSS_XTRCT:inst\|MSS_Core:inst\|U2_U1_next_state_1_ " "Info: Register \"MSS_XTRCT:inst\|MSS_Core:inst\|U2_U1_next_state_1_\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Info: Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst\|MSS_Core:inst\|CHOOSEN_SDACs_PART_ENABLE " "Info (17048): Logic cell \"MSS_XTRCT:inst\|MSS_Core:inst\|CHOOSEN_SDACs_PART_ENABLE\"" {  } { { "MSS_Core.edf" "ix19261z52923" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 3099 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_sig_6n2ss1_7_ " "Info (17048): Logic cell \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_sig_6n2ss1_7_\"" {  } { { "MSS_Core.edf" "ix27592z52923" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 393 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|nx7507z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|nx7507z1\"" {  } { { "MSS_Core.edf" "ix7507z52923" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 387 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_B_sig_6n4ss1_7_ " "Info (17048): Logic cell \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_B_sig_6n4ss1_7_\"" {  } { { "MSS_Core.edf" "ix16259z52923" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 390 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|nx35834z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|nx35834z1\"" {  } { { "MSS_Core.edf" "ix35834z52923" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 384 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|nx52182z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|nx52182z1\"" {  } { { "MSS_Core.edf" "ix52182z52923" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 1135 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst\|MSS_Core:inst\|CHOOSEN_PDACs_PART_ENABLE " "Info (17048): Logic cell \"MSS_XTRCT:inst\|MSS_Core:inst\|CHOOSEN_PDACs_PART_ENABLE\"" {  } { { "MSS_Core.edf" "ix19260z52923" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 3102 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|nx56931z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|nx56931z1\"" {  } { { "MSS_Core.edf" "ix56931z52924" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 1195 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ISCL_SCL_CELL_NAME" "MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|nx65350z1 " "Info (17048): Logic cell \"MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|nx65350z1\"" {  } { { "MSS_Core.edf" "ix65350z52924" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 1183 16 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Found the following redundant logic cells in design" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Warning: Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA_CHIP\[7\] " "Warning (15610): No output dependent on input pin \"ADC_DATA_CHIP\[7\]\"" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 264 -80 128 280 "ADC_DATA_CHIP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA_CHIP\[6\] " "Warning (15610): No output dependent on input pin \"ADC_DATA_CHIP\[6\]\"" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 264 -80 128 280 "ADC_DATA_CHIP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA_CHIP\[5\] " "Warning (15610): No output dependent on input pin \"ADC_DATA_CHIP\[5\]\"" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 264 -80 128 280 "ADC_DATA_CHIP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA_CHIP\[4\] " "Warning (15610): No output dependent on input pin \"ADC_DATA_CHIP\[4\]\"" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 264 -80 128 280 "ADC_DATA_CHIP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA_CHIP\[3\] " "Warning (15610): No output dependent on input pin \"ADC_DATA_CHIP\[3\]\"" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 264 -80 128 280 "ADC_DATA_CHIP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA_CHIP\[2\] " "Warning (15610): No output dependent on input pin \"ADC_DATA_CHIP\[2\]\"" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 264 -80 128 280 "ADC_DATA_CHIP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA_CHIP\[1\] " "Warning (15610): No output dependent on input pin \"ADC_DATA_CHIP\[1\]\"" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 264 -80 128 280 "ADC_DATA_CHIP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DATA_CHIP\[0\] " "Warning (15610): No output dependent on input pin \"ADC_DATA_CHIP\[0\]\"" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 264 -80 128 280 "ADC_DATA_CHIP\[7..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "443 " "Info: Implemented 443 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Info: Implemented 14 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Info: Implemented 25 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "292 " "Info: Implemented 292 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Info: Implemented 112 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 10:31:31 2017 " "Info: Processing ended: Sat Sep 16 10:31:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 10:31:32 2017 " "Info: Processing started: Sat Sep 16 10:31:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "MarioSound EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"MarioSound\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a8 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a16 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a16\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a0 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a24 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a24\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a0 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a0 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a48 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a48\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a40 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a40\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a32 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a32\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a56 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a56\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a0 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a1 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a9 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a17 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a17\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a1 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a25 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a25\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a1 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a49 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a49\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a41 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a41\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a33 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a33\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a57 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a57\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a1 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a10 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a2 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a26 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a26\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a2 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a2 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a50 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a50\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a42 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a42\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a34 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a34\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a58 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a58\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a2 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a3 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a11 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a19 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a19\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a3 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a27 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a27\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a3 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a51 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a51\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a43 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a43\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a35 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a35\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a59 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a59\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a3 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a12 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a20 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a20\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a4 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a28 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a28\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a4 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a4 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a52 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a52\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a44 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a44\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a36 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a36\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a60 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a60\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a4 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a5 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a13 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a21 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a21\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a5 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a29 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a29\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a5 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a53 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a53\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a45 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a45\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a37 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a37\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a61 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a61\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a5 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a14 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a14\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a22 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a22\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a6 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a30 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a30\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a6 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a6 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a54 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a54\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a46 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a46\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a38 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a38\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a62 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a62\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a6 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a7 " "Info: Atom \"goldRam:inst8\|altsyncram:altsyncram_component\|altsyncram_9uc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a15 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a15\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a23 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a23\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a7 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a31 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a31\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a7 " "Info: Atom \"bombRAM:inst3\|altsyncram:altsyncram_component\|altsyncram_3uc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a55 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a55\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a47 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a47\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a39 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a39\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a63 " "Info: Atom \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a63\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a7 " "Info: Atom \"jumpRAM:inst10\|altsyncram:altsyncram_component\|altsyncram_vkc1:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 0 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "" 0 -1}  } {  } 0 0 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/" 0 { } { { 0 { 0 ""} 0 2583 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/" 0 { } { { 0 { 0 ""} 0 2584 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/" 0 { } { { 0 { 0 ""} 0 2585 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_IN (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK_IN (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLK_IN } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/" 0 { } { { 0 { 0 ""} 0 825 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "5.494 ns memory memory " "Info: Estimated most critical path is memory to memory delay of 5.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 1 MEM M4K_X52_Y28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 405 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.891 ns) + CELL(0.419 ns) 2.398 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~8 2 COMB LAB_X24_Y19 1 " "Info: 2: + IC(1.891 ns) + CELL(0.419 ns) = 2.398 ns; Loc. = LAB_X24_Y19; Fanout = 1; COMB Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.310 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.271 ns) 2.959 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~9 3 COMB LAB_X24_Y19 1 " "Info: 3: + IC(0.290 ns) + CELL(0.271 ns) = 2.959 ns; Loc. = LAB_X24_Y19; Fanout = 1; COMB Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.561 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 3.524 ns mux_CASE:inst7\|Mux5~1 4 COMB LAB_X24_Y19 1 " "Info: 4: + IC(0.127 ns) + CELL(0.438 ns) = 3.524 ns; Loc. = LAB_X24_Y19; Fanout = 1; COMB Node = 'mux_CASE:inst7\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 } "NODE_NAME" } } { "mux_CASE.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/mux_CASE.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.438 ns) 4.550 ns mux_CASE:inst7\|Mux5~2 5 COMB LAB_X28_Y19 16 " "Info: 5: + IC(0.588 ns) + CELL(0.438 ns) = 4.550 ns; Loc. = LAB_X28_Y19; Fanout = 16; COMB Node = 'mux_CASE:inst7\|Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.026 ns" { mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 } "NODE_NAME" } } { "mux_CASE.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/mux_CASE.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.802 ns) + CELL(0.142 ns) 5.494 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a7~porta_address_reg2 6 MEM M4K_X26_Y19 1 " "Info: 6: + IC(0.802 ns) + CELL(0.142 ns) = 5.494 ns; Loc. = M4K_X26_Y19; Fanout = 1; MEM Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a7~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_gp81.tdf" 182 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 32.69 % ) " "Info: Total cell delay = 1.796 ns ( 32.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.698 ns ( 67.31 % ) " "Info: Total interconnect delay = 3.698 ns ( 67.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.494 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a7~porta_address_reg2 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X22_Y12 X32_Y23 " "Info: Peak interconnect usage is 6% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Warning: Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK_ADC_CHIP 0 " "Info: Pin \"CLK_ADC_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACs_POWERDOWNn_CHIP 0 " "Info: Pin \"DACs_POWERDOWNn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK_PDACs_CHIP 0 " "Info: Pin \"CLK_PDACs_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VOLTAGE_TRANSLATORS_ENAn_CHIP 0 " "Info: Pin \"VOLTAGE_TRANSLATORS_ENAn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BIT_INPUT_MUX_CARD 0 " "Info: Pin \"BIT_INPUT_MUX_CARD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SDATA_CHIP 0 " "Info: Pin \"SDACs_SDATA_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SCLK_CHIP 0 " "Info: Pin \"SDACs_SCLK_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SLATCH_CHIP 0 " "Info: Pin \"SDACs_SLATCH_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_POWERDOWNn_CHIP 0 " "Info: Pin \"ADC_POWERDOWNn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[7\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[6\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[5\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[4\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[3\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[2\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[1\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[0\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[7\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[6\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[5\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[4\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[3\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[2\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[1\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[0\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.fit.smsg " "Info: Generated suppressed messages file C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "304 " "Info: Peak virtual memory: 304 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 10:31:36 2017 " "Info: Processing ended: Sat Sep 16 10:31:36 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 10:31:37 2017 " "Info: Processing started: Sat Sep 16 10:31:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 10:31:38 2017 " "Info: Processing ended: Sat Sep 16 10:31:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 16 10:31:39 2017 " "Info: Processing started: Sat Sep 16 10:31:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MarioSound -c MarioSound --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_IN " "Info: Assuming node \"CLK_IN\" is an undefined clock" {  } { { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_IN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_IN memory themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 memory MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2 183.62 MHz 5.446 ns Internal " "Info: Clock \"CLK_IN\" has Internal fmax of 183.62 MHz between source memory \"themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18\" and destination memory \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2\" (period= 5.446 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.272 ns + Longest memory memory " "Info: + Longest memory to memory delay is 5.272 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 1 MEM M4K_X52_Y28 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 405 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.081 ns) + CELL(0.150 ns) 2.319 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~8 2 COMB LCCOMB_X24_Y19_N8 1 " "Info: 2: + IC(2.081 ns) + CELL(0.150 ns) = 2.319 ns; Loc. = LCCOMB_X24_Y19_N8; Fanout = 1; COMB Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.231 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 2.842 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~9 3 COMB LCCOMB_X24_Y19_N26 1 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 2.842 ns; Loc. = LCCOMB_X24_Y19_N26; Fanout = 1; COMB Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|mux_pib:mux2\|_~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.420 ns) 3.511 ns mux_CASE:inst7\|Mux5~1 4 COMB LCCOMB_X24_Y19_N10 1 " "Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 3.511 ns; Loc. = LCCOMB_X24_Y19_N10; Fanout = 1; COMB Node = 'mux_CASE:inst7\|Mux5~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 } "NODE_NAME" } } { "mux_CASE.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/mux_CASE.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.150 ns) 4.356 ns mux_CASE:inst7\|Mux5~2 5 COMB LCCOMB_X28_Y19_N22 1 " "Info: 5: + IC(0.695 ns) + CELL(0.150 ns) = 4.356 ns; Loc. = LCCOMB_X28_Y19_N22; Fanout = 1; COMB Node = 'mux_CASE:inst7\|Mux5~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.845 ns" { mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 } "NODE_NAME" } } { "mux_CASE.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/mux_CASE.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.774 ns) + CELL(0.142 ns) 5.272 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2 6 MEM M4K_X26_Y19 16 " "Info: 6: + IC(0.774 ns) + CELL(0.142 ns) = 5.272 ns; Loc. = M4K_X26_Y19; Fanout = 16; MEM Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_gp81.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.225 ns ( 23.24 % ) " "Info: Total cell delay = 1.225 ns ( 23.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.047 ns ( 76.76 % ) " "Info: Total interconnect delay = 4.047 ns ( 76.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.272 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 {} mux_CASE:inst7|Mux5~1 {} mux_CASE:inst7|Mux5~2 {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 2.081ns 0.248ns 0.249ns 0.695ns 0.774ns } { 0.088ns 0.150ns 0.275ns 0.420ns 0.150ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.070 ns - Smallest " "Info: - Smallest clock skew is 0.070 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.753 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK_IN\" to destination memory is 2.753 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.975 ns) + CELL(0.661 ns) 2.753 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2 3 MEM M4K_X26_Y19 16 " "Info: 3: + IC(0.975 ns) + CELL(0.661 ns) = 2.753 ns; Loc. = M4K_X26_Y19; Fanout = 16; MEM Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_gp81.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.30 % ) " "Info: Total cell delay = 1.660 ns ( 60.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.093 ns ( 39.70 % ) " "Info: Total interconnect delay = 1.093 ns ( 39.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.683 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_IN\" to source memory is 2.683 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.635 ns) 2.683 ns themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18 3 MEM M4K_X52_Y28 1 " "Info: 3: + IC(0.931 ns) + CELL(0.635 ns) = 2.683 ns; Loc. = M4K_X52_Y28; Fanout = 1; MEM Node = 'themeRAM:inst11\|altsyncram:altsyncram_component\|altsyncram_78c1:auto_generated\|ram_block1a18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.566 ns" { CLK_IN~clkctrl themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 405 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.634 ns ( 60.90 % ) " "Info: Total cell delay = 1.634 ns ( 60.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 39.10 % ) " "Info: Total interconnect delay = 1.049 ns ( 39.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLK_IN CLK_IN~clkctrl themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} } { 0.000ns 0.000ns 0.118ns 0.931ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLK_IN CLK_IN~clkctrl themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} } { 0.000ns 0.000ns 0.118ns 0.931ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_78c1.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_78c1.tdf" 405 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_gp81.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/altsyncram_gp81.tdf" 35 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.272 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 mux_CASE:inst7|Mux5~1 mux_CASE:inst7|Mux5~2 MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.272 ns" { themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~8 {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|mux_pib:mux2|_~9 {} mux_CASE:inst7|Mux5~1 {} mux_CASE:inst7|Mux5~2 {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 2.081ns 0.248ns 0.249ns 0.695ns 0.774ns } { 0.088ns 0.150ns 0.275ns 0.420ns 0.150ns 0.142ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.753 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.753 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|altsyncram:U1_altsyncram_component|altsyncram_gp81:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 0.118ns 0.975ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.683 ns" { CLK_IN CLK_IN~clkctrl themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.683 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} themeRAM:inst11|altsyncram:altsyncram_component|altsyncram_78c1:auto_generated|ram_block1a18 {} } { 0.000ns 0.000ns 0.118ns 0.931ns } { 0.000ns 0.999ns 0.000ns 0.635ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Clk_Divider1:inst2\|clk_out_sig RESETn CLK_IN 5.261 ns register " "Info: tsu for register \"Clk_Divider1:inst2\|clk_out_sig\" (data pin = \"RESETn\", clock pin = \"CLK_IN\") is 5.261 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.982 ns + Longest pin register " "Info: + Longest pin to register delay is 7.982 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns RESETn 1 PIN PIN_G26 140 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 140; PIN Node = 'RESETn'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETn } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 208 72 240 224 "RESETn" "" } { 584 21 152 596 "RESETn" "" } { 1448 208 272 1464 "RESETn" "" } { 736 560 616 752 "RESETn" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.460 ns) + CELL(0.660 ns) 7.982 ns Clk_Divider1:inst2\|clk_out_sig 2 REG LCFF_X24_Y22_N17 2 " "Info: 2: + IC(6.460 ns) + CELL(0.660 ns) = 7.982 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 2; REG Node = 'Clk_Divider1:inst2\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.120 ns" { RESETn Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 19.07 % ) " "Info: Total cell delay = 1.522 ns ( 19.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.460 ns ( 80.93 % ) " "Info: Total interconnect delay = 6.460 ns ( 80.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.982 ns" { RESETn Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.982 ns" { RESETn {} RESETn~combout {} Clk_Divider1:inst2|clk_out_sig {} } { 0.000ns 0.000ns 6.460ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.685 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_IN\" to destination register is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.031 ns) + CELL(0.537 ns) 2.685 ns Clk_Divider1:inst2\|clk_out_sig 3 REG LCFF_X24_Y22_N17 2 " "Info: 3: + IC(1.031 ns) + CELL(0.537 ns) = 2.685 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 2; REG Node = 'Clk_Divider1:inst2\|clk_out_sig'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { CLK_IN~clkctrl Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "clk_divider1.vhd" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/clk_divider1.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.21 % ) " "Info: Total cell delay = 1.536 ns ( 57.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.149 ns ( 42.79 % ) " "Info: Total interconnect delay = 1.149 ns ( 42.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider1:inst2|clk_out_sig {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.982 ns" { RESETn Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.982 ns" { RESETn {} RESETn~combout {} Clk_Divider1:inst2|clk_out_sig {} } { 0.000ns 0.000ns 6.460ns } { 0.000ns 0.862ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { CLK_IN CLK_IN~clkctrl Clk_Divider1:inst2|clk_out_sig } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} Clk_Divider1:inst2|clk_out_sig {} } { 0.000ns 0.000ns 0.118ns 1.031ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_IN PDAC_A_DATA_CHIP\[1\] MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_ 6.619 ns register " "Info: tco from clock \"CLK_IN\" to destination pin \"PDAC_A_DATA_CHIP\[1\]\" through register \"MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_\" is 6.619 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN source 2.689 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to source register is 2.689 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.537 ns) 2.689 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_ 3 REG LCFF_X61_Y19_N11 1 " "Info: 3: + IC(1.035 ns) + CELL(0.537 ns) = 2.689 ns; Loc. = LCFF_X61_Y19_N11; Fanout = 1; REG Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ } "NODE_NAME" } } { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 547 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.12 % ) " "Info: Total cell delay = 1.536 ns ( 57.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 42.88 % ) " "Info: Total interconnect delay = 1.153 ns ( 42.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 547 11 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.680 ns + Longest register pin " "Info: + Longest register to pin delay is 3.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_ 1 REG LCFF_X61_Y19_N11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X61_Y19_N11; Fanout = 1; REG Node = 'MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|DATA_TO_PDAC_A_1_'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ } "NODE_NAME" } } { "MSS_Core.edf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MSS_Core.edf" 547 11 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(2.652 ns) 3.680 ns PDAC_A_DATA_CHIP\[1\] 2 PIN PIN_K26 0 " "Info: 2: + IC(1.028 ns) + CELL(2.652 ns) = 3.680 ns; Loc. = PIN_K26; Fanout = 0; PIN Node = 'PDAC_A_DATA_CHIP\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ PDAC_A_DATA_CHIP[1] } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 256 720 951 272 "PDAC_A_DATA_CHIP\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 72.07 % ) " "Info: Total cell delay = 2.652 ns ( 72.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.028 ns ( 27.93 % ) " "Info: Total interconnect delay = 1.028 ns ( 27.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ PDAC_A_DATA_CHIP[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ {} PDAC_A_DATA_CHIP[1] {} } { 0.000ns 1.028ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.689 ns" { CLK_IN CLK_IN~clkctrl MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.689 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ {} } { 0.000ns 0.000ns 0.118ns 1.035ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ PDAC_A_DATA_CHIP[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.680 ns" { MSS_XTRCT:inst|MSS_Core:inst|P_DAC_Interface:U3|DATA_TO_PDAC_A_1_ {} PDAC_A_DATA_CHIP[1] {} } { 0.000ns 1.028ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\] SinEnable CLK_IN -0.463 ns register " "Info: th for register \"counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\]\" (data pin = \"SinEnable\", clock pin = \"CLK_IN\") is -0.463 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_IN destination 2.698 ns + Longest register " "Info: + Longest clock path from clock \"CLK_IN\" to destination register is 2.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_IN 1 CLK PIN_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 1; CLK Node = 'CLK_IN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_IN } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_IN~clkctrl 2 COMB CLKCTRL_G2 1522 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1522; COMB Node = 'CLK_IN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_IN CLK_IN~clkctrl } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 192 72 240 208 "CLK_IN" "" } { 496 488 504 568 "CLK_IN" "" } { 560 64 128 576 "CLK_IN" "" } { 1248 528 696 1264 "CLK_IN" "" } { 1096 528 696 1112 "CLK_IN" "" } { 952 528 696 968 "CLK_IN" "" } { 1464 608 752 1480 "CLK_IN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.698 ns counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\] 3 REG LCFF_X31_Y19_N9 26 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.698 ns; Loc. = LCFF_X31_Y19_N9; Fanout = 26; REG Node = 'counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { CLK_IN~clkctrl counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_cdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_cdj.tdf" 102 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 56.93 % ) " "Info: Total cell delay = 1.536 ns ( 56.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.162 ns ( 43.07 % ) " "Info: Total interconnect delay = 1.162 ns ( 43.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLK_IN CLK_IN~clkctrl counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_cdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_cdj.tdf" 102 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.427 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.427 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SinEnable 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'SinEnable'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SinEnable } "NODE_NAME" } } { "MarioSound.bdf" "" { Schematic "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/MarioSound.bdf" { { 704 160 328 720 "SinEnable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.392 ns) + CELL(0.150 ns) 2.541 ns counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|counter_reg_bit1a\[11\]~0 2 COMB LCCOMB_X31_Y19_N0 12 " "Info: 2: + IC(1.392 ns) + CELL(0.150 ns) = 2.541 ns; Loc. = LCCOMB_X31_Y19_N0; Fanout = 12; COMB Node = 'counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|counter_reg_bit1a\[11\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.542 ns" { SinEnable counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 } "NODE_NAME" } } { "db/cntr_cdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_cdj.tdf" 97 19 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.660 ns) 3.427 ns counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\] 3 REG LCFF_X31_Y19_N9 26 " "Info: 3: + IC(0.226 ns) + CELL(0.660 ns) = 3.427 ns; Loc. = LCFF_X31_Y19_N9; Fanout = 26; REG Node = 'counter_4096:inst6\|lpm_counter:lpm_counter_component\|cntr_cdj:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.886 ns" { counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_cdj.tdf" "" { Text "C:/Users/spa3/Documents/GitHub/lab1h_project/Siftah_try/MarioSound/db/cntr_cdj.tdf" 102 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.809 ns ( 52.79 % ) " "Info: Total cell delay = 1.809 ns ( 52.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.618 ns ( 47.21 % ) " "Info: Total interconnect delay = 1.618 ns ( 47.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { SinEnable counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { SinEnable {} SinEnable~combout {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.392ns 0.226ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.698 ns" { CLK_IN CLK_IN~clkctrl counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.698 ns" { CLK_IN {} CLK_IN~combout {} CLK_IN~clkctrl {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.118ns 1.044ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.427 ns" { SinEnable counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.427 ns" { SinEnable {} SinEnable~combout {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|counter_reg_bit1a[11]~0 {} counter_4096:inst6|lpm_counter:lpm_counter_component|cntr_cdj:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 1.392ns 0.226ns } { 0.000ns 0.999ns 0.150ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 16 10:31:40 2017 " "Info: Processing ended: Sat Sep 16 10:31:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 19 s " "Info: Quartus II Full Compilation was successful. 0 errors, 19 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
