--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml TYPE_LEARNER_SCH.twx TYPE_LEARNER_SCH.ncd -o
TYPE_LEARNER_SCH.twr TYPE_LEARNER_SCH.pcf -ucf GenIO.ucf

Design file:              TYPE_LEARNER_SCH.ncd
Physical constraint file: TYPE_LEARNER_SCH.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2916 paths analyzed, 541 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.774ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/cntY_8 (SLICE_X65Y88.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntY_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.774ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_10 to XLXI_2/I_ModeCtrl/cntY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y68.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<10>
                                                       XLXI_2/I_ModeCtrl/cntX_10
    SLICE_X52Y68.G1      net (fanout=4)        0.639   XLXI_2/I_ModeCtrl/cntX<10>
    SLICE_X52Y68.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y68.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y68.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X51Y68.G2      net (fanout=2)        0.461   XLXI_2/I_ModeCtrl/N5
    SLICE_X51Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X58Y88.F1      net (fanout=19)       3.204   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X58Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X65Y88.SR      net (fanout=8)        1.965   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X65Y88.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/cntY<8>
                                                       XLXI_2/I_ModeCtrl/cntY_8
    -------------------------------------------------  ---------------------------
    Total                                     10.774ns (4.482ns logic, 6.292ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntY_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.753ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_9 to XLXI_2/I_ModeCtrl/cntY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y67.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<8>
                                                       XLXI_2/I_ModeCtrl/cntX_9
    SLICE_X52Y68.G2      net (fanout=8)        0.622   XLXI_2/I_ModeCtrl/cntX<9>
    SLICE_X52Y68.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y68.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y68.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X51Y68.G2      net (fanout=2)        0.461   XLXI_2/I_ModeCtrl/N5
    SLICE_X51Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X58Y88.F1      net (fanout=19)       3.204   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X58Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X65Y88.SR      net (fanout=8)        1.965   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X65Y88.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/cntY<8>
                                                       XLXI_2/I_ModeCtrl/cntY_8
    -------------------------------------------------  ---------------------------
    Total                                     10.753ns (4.478ns logic, 6.275ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntY_8 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.595ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/cntY_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X52Y68.G3      net (fanout=9)        0.464   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X52Y68.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y68.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y68.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X51Y68.G2      net (fanout=2)        0.461   XLXI_2/I_ModeCtrl/N5
    SLICE_X51Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X58Y88.F1      net (fanout=19)       3.204   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X58Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X65Y88.SR      net (fanout=8)        1.965   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X65Y88.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/cntY<8>
                                                       XLXI_2/I_ModeCtrl/cntY_8
    -------------------------------------------------  ---------------------------
    Total                                     10.595ns (4.478ns logic, 6.117ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/cntY_9 (SLICE_X65Y88.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.226ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntY_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.774ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_10 to XLXI_2/I_ModeCtrl/cntY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y68.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<10>
                                                       XLXI_2/I_ModeCtrl/cntX_10
    SLICE_X52Y68.G1      net (fanout=4)        0.639   XLXI_2/I_ModeCtrl/cntX<10>
    SLICE_X52Y68.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y68.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y68.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X51Y68.G2      net (fanout=2)        0.461   XLXI_2/I_ModeCtrl/N5
    SLICE_X51Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X58Y88.F1      net (fanout=19)       3.204   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X58Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X65Y88.SR      net (fanout=8)        1.965   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X65Y88.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/cntY<8>
                                                       XLXI_2/I_ModeCtrl/cntY_9
    -------------------------------------------------  ---------------------------
    Total                                     10.774ns (4.482ns logic, 6.292ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.247ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntY_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.753ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_9 to XLXI_2/I_ModeCtrl/cntY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y67.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<8>
                                                       XLXI_2/I_ModeCtrl/cntX_9
    SLICE_X52Y68.G2      net (fanout=8)        0.622   XLXI_2/I_ModeCtrl/cntX<9>
    SLICE_X52Y68.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y68.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y68.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X51Y68.G2      net (fanout=2)        0.461   XLXI_2/I_ModeCtrl/N5
    SLICE_X51Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X58Y88.F1      net (fanout=19)       3.204   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X58Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X65Y88.SR      net (fanout=8)        1.965   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X65Y88.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/cntY<8>
                                                       XLXI_2/I_ModeCtrl/cntY_9
    -------------------------------------------------  ---------------------------
    Total                                     10.753ns (4.478ns logic, 6.275ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.405ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntY_9 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.595ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/cntY_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X52Y68.G3      net (fanout=9)        0.464   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X52Y68.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y68.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y68.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X51Y68.G2      net (fanout=2)        0.461   XLXI_2/I_ModeCtrl/N5
    SLICE_X51Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X58Y88.F1      net (fanout=19)       3.204   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X58Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X65Y88.SR      net (fanout=8)        1.965   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X65Y88.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/cntY<8>
                                                       XLXI_2/I_ModeCtrl/cntY_9
    -------------------------------------------------  ---------------------------
    Total                                     10.595ns (4.478ns logic, 6.117ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/I_ModeCtrl/cntY_4 (SLICE_X65Y86.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     9.744ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_10 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.256ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_10 to XLXI_2/I_ModeCtrl/cntY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y68.XQ      Tcko                  0.591   XLXI_2/I_ModeCtrl/cntX<10>
                                                       XLXI_2/I_ModeCtrl/cntX_10
    SLICE_X52Y68.G1      net (fanout=4)        0.639   XLXI_2/I_ModeCtrl/cntX<10>
    SLICE_X52Y68.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y68.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y68.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X51Y68.G2      net (fanout=2)        0.461   XLXI_2/I_ModeCtrl/N5
    SLICE_X51Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X58Y88.F1      net (fanout=19)       3.204   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X58Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X65Y86.SR      net (fanout=8)        1.447   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X65Y86.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/cntY<4>
                                                       XLXI_2/I_ModeCtrl/cntY_4
    -------------------------------------------------  ---------------------------
    Total                                     10.256ns (4.482ns logic, 5.774ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.765ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_9 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.235ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_9 to XLXI_2/I_ModeCtrl/cntY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y67.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<8>
                                                       XLXI_2/I_ModeCtrl/cntX_9
    SLICE_X52Y68.G2      net (fanout=8)        0.622   XLXI_2/I_ModeCtrl/cntX<9>
    SLICE_X52Y68.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y68.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y68.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X51Y68.G2      net (fanout=2)        0.461   XLXI_2/I_ModeCtrl/N5
    SLICE_X51Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X58Y88.F1      net (fanout=19)       3.204   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X58Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X65Y86.SR      net (fanout=8)        1.447   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X65Y86.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/cntY<4>
                                                       XLXI_2/I_ModeCtrl/cntY_4
    -------------------------------------------------  ---------------------------
    Total                                     10.235ns (4.478ns logic, 5.757ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     9.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_2/I_ModeCtrl/cntX_7 (FF)
  Destination:          XLXI_2/I_ModeCtrl/cntY_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.077ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 0.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_2/I_ModeCtrl/cntX_7 to XLXI_2/I_ModeCtrl/cntY_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y66.YQ      Tcko                  0.587   XLXI_2/I_ModeCtrl/cntX<6>
                                                       XLXI_2/I_ModeCtrl/cntX_7
    SLICE_X52Y68.G3      net (fanout=9)        0.464   XLXI_2/I_ModeCtrl/cntX<7>
    SLICE_X52Y68.Y       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0
    SLICE_X52Y68.F4      net (fanout=1)        0.023   XLXI_2/I_ModeCtrl/VSync_cmp_eq00001_SW0/O
    SLICE_X52Y68.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/N5
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00001
    SLICE_X51Y68.G2      net (fanout=2)        0.461   XLXI_2/I_ModeCtrl/N5
    SLICE_X51Y68.Y       Tilo                  0.704   XLXI_2/I_ModeCtrl/iLineNo_not0001
                                                       XLXI_2/I_ModeCtrl/VSync_cmp_eq00002
    SLICE_X58Y88.F1      net (fanout=19)       3.204   XLXI_2/I_ModeCtrl/VSync_cmp_eq0000
    SLICE_X58Y88.X       Tilo                  0.759   XLXI_2/I_ModeCtrl/VActive
                                                       XLXI_2/I_ModeCtrl/iLineNo_and00001
    SLICE_X65Y86.SR      net (fanout=8)        1.447   XLXI_2/I_ModeCtrl/iLineNo_and0000
    SLICE_X65Y86.CLK     Tsrck                 0.910   XLXI_2/I_ModeCtrl/cntY<4>
                                                       XLXI_2/I_ModeCtrl/cntY_4
    -------------------------------------------------  ---------------------------
    Total                                     10.077ns (4.478ns logic, 5.599ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_115/XLXI_150/Mshreg_O/SRL16E (SLICE_X54Y71.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.973ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/I_ModeCtrl/cntX_3 (FF)
  Destination:          XLXI_2/XLXI_115/XLXI_150/Mshreg_O/SRL16E (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.000ns (Levels of Logic = 1)
  Clock Path Skew:      0.027ns (0.088 - 0.061)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/I_ModeCtrl/cntX_3 to XLXI_2/XLXI_115/XLXI_150/Mshreg_O/SRL16E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y64.YQ      Tcko                  0.470   XLXI_2/I_ModeCtrl/cntX<2>
                                                       XLXI_2/I_ModeCtrl/cntX_3
    SLICE_X54Y71.BY      net (fanout=8)        0.657   XLXI_2/I_ModeCtrl/cntX<3>
    SLICE_X54Y71.CLK     Tdh         (-Th)     0.127   XLXI_2/XLXI_115/XLXI_150/O
                                                       XLXI_2/XLXI_115/XLXI_150/Mshreg_O/SRL16E
    -------------------------------------------------  ---------------------------
    Total                                      1.000ns (0.343ns logic, 0.657ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/shift_register_data_1 (SLICE_X67Y32.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.987ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_8/shift_register_data_2 (FF)
  Destination:          XLXI_8/shift_register_data_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.989ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.004 - 0.002)
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_8/shift_register_data_2 to XLXI_8/shift_register_data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y31.YQ      Tcko                  0.470   XLXI_8/shift_register_data<3>
                                                       XLXI_8/shift_register_data_2
    SLICE_X67Y32.BX      net (fanout=17)       0.426   XLXI_8/shift_register_data<2>
    SLICE_X67Y32.CLK     Tckdi       (-Th)    -0.093   XLXI_8/shift_register_data<1>
                                                       XLXI_8/shift_register_data_1
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.563ns logic, 0.426ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_2/XLXI_115/XLXI_147/O (SLICE_X50Y64.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_2/XLXI_115/XLXI_147/Q (FF)
  Destination:          XLXI_2/XLXI_115/XLXI_147/O (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_50MHz_BUFGP rising at 20.000ns
  Destination Clock:    Clk_50MHz_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_2/XLXI_115/XLXI_147/Q to XLXI_2/XLXI_115/XLXI_147/O
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y65.YQ      Tcko                  0.470   XLXI_2/XLXI_115/XLXI_147/Q
                                                       XLXI_2/XLXI_115/XLXI_147/Q
    SLICE_X50Y64.BY      net (fanout=1)        0.379   XLXI_2/XLXI_115/XLXI_147/Q
    SLICE_X50Y64.CLK     Tckdi       (-Th)    -0.152   XLXI_2/XLXI_115/XLXI_147/O
                                                       XLXI_2/XLXI_115/XLXI_147/O
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.622ns logic, 0.379ns route)
                                                       (62.1% logic, 37.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "Clk_50MHz_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 1.588ns (Tbpwl)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 1.588ns (Tbpwh)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------
Slack: 16.824ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.176ns (314.861MHz) (Tbp)
  Physical resource: XLXI_2/XLXI_3/CLKA
  Logical resource: XLXI_2/XLXI_3.A/CLKA
  Location pin: RAMB16_X1Y7.CLKA
  Clock network: Clk_50MHz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock Clk_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
Clk_50MHz      |   10.774|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2916 paths, 0 nets, and 1327 connections

Design statistics:
   Minimum period:  10.774ns{1}   (Maximum frequency:  92.816MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed May 16 16:12:18 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 126 MB



