 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10000
        -max_paths 1000
Design : mem_wb
Version: D-2010.03-SP5
Date   : Wed Mar 16 23:18:25 2016
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U287/ZN (AOI22_X1)                       0.09       0.48 r
  U286/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U285/ZN (AOI22_X1)                       0.09       0.48 r
  U284/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U283/ZN (AOI22_X1)                       0.09       0.48 r
  U282/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U281/ZN (AOI22_X1)                       0.09       0.48 r
  U280/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U279/ZN (AOI22_X1)                       0.09       0.48 r
  U278/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U277/ZN (AOI22_X1)                       0.09       0.48 r
  U276/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U275/ZN (AOI22_X1)                       0.09       0.48 r
  U274/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U273/ZN (AOI22_X1)                       0.09       0.48 r
  U272/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U271/ZN (AOI22_X1)                       0.09       0.48 r
  U270/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U269/ZN (AOI22_X1)                       0.09       0.48 r
  U268/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U293/ZN (INV_X4)                         0.04       0.39 f
  U267/ZN (AOI22_X1)                       0.09       0.48 r
  U266/ZN (INV_X1)                         0.03       0.51 f
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U287/ZN (AOI22_X1)                       0.09       0.48 r
  U286/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U285/ZN (AOI22_X1)                       0.09       0.48 r
  U284/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U283/ZN (AOI22_X1)                       0.09       0.48 r
  U282/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U281/ZN (AOI22_X1)                       0.09       0.48 r
  U280/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U279/ZN (AOI22_X1)                       0.09       0.48 r
  U278/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U277/ZN (AOI22_X1)                       0.09       0.48 r
  U276/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U275/ZN (AOI22_X1)                       0.09       0.48 r
  U274/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U273/ZN (AOI22_X1)                       0.09       0.48 r
  U272/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U271/ZN (AOI22_X1)                       0.09       0.48 r
  U270/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U269/ZN (AOI22_X1)                       0.09       0.48 r
  U268/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U293/ZN (INV_X4)                         0.04       0.38 f
  U267/ZN (AOI22_X1)                       0.09       0.48 r
  U266/ZN (INV_X1)                         0.03       0.50 f
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.50 f
  data arrival time                                   0.50

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.50
  -----------------------------------------------------------
  slack (MET)                                         0.45


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U215/ZN (NOR2_X1)                        0.06       0.31 f
  U214/ZN (AOI221_X1)                      0.12       0.43 r
  U213/ZN (INV_X1)                         0.03       0.46 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U215/ZN (NOR2_X1)                        0.06       0.31 f
  U170/ZN (AOI221_X1)                      0.12       0.43 r
  U169/ZN (INV_X1)                         0.03       0.46 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U215/ZN (NOR2_X1)                        0.06       0.31 f
  U162/ZN (AOI221_X1)                      0.12       0.43 r
  U161/ZN (INV_X1)                         0.03       0.46 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.47


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U215/ZN (NOR2_X1)                        0.06       0.31 f
  U214/ZN (AOI221_X1)                      0.12       0.43 r
  U213/ZN (INV_X1)                         0.03       0.45 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U215/ZN (NOR2_X1)                        0.06       0.31 f
  U170/ZN (AOI221_X1)                      0.12       0.43 r
  U169/ZN (INV_X1)                         0.03       0.45 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U215/ZN (NOR2_X1)                        0.06       0.31 f
  U162/ZN (AOI221_X1)                      0.12       0.43 r
  U161/ZN (INV_X1)                         0.03       0.45 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U287/ZN (AOI22_X1)                       0.04       0.44 f
  U286/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U285/ZN (AOI22_X1)                       0.04       0.44 f
  U284/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U283/ZN (AOI22_X1)                       0.04       0.44 f
  U282/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U281/ZN (AOI22_X1)                       0.04       0.44 f
  U280/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U279/ZN (AOI22_X1)                       0.04       0.44 f
  U278/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U277/ZN (AOI22_X1)                       0.04       0.44 f
  U276/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U275/ZN (AOI22_X1)                       0.04       0.44 f
  U274/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U273/ZN (AOI22_X1)                       0.04       0.44 f
  U272/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U271/ZN (AOI22_X1)                       0.04       0.44 f
  U270/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U269/ZN (AOI22_X1)                       0.04       0.44 f
  U268/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U267/ZN (AOI22_X1)                       0.04       0.44 f
  U266/ZN (INV_X1)                         0.04       0.48 r
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.48 r
  data arrival time                                   0.48

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.48
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U287/ZN (AOI22_X1)                       0.04       0.44 f
  U286/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U285/ZN (AOI22_X1)                       0.04       0.44 f
  U284/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U283/ZN (AOI22_X1)                       0.04       0.44 f
  U282/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U281/ZN (AOI22_X1)                       0.04       0.44 f
  U280/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U279/ZN (AOI22_X1)                       0.04       0.44 f
  U278/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U277/ZN (AOI22_X1)                       0.04       0.44 f
  U276/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U275/ZN (AOI22_X1)                       0.04       0.44 f
  U274/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U273/ZN (AOI22_X1)                       0.04       0.44 f
  U272/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U271/ZN (AOI22_X1)                       0.04       0.44 f
  U270/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U269/ZN (AOI22_X1)                       0.04       0.44 f
  U268/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U293/ZN (INV_X4)                         0.05       0.40 r
  U267/ZN (AOI22_X1)                       0.04       0.44 f
  U266/ZN (INV_X1)                         0.04       0.47 r
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.48


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U126/ZN (AOI22_X1)                       0.05       0.43 f
  U125/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U88/ZN (AOI22_X1)                        0.05       0.43 f
  U87/ZN (INV_X1)                          0.04       0.47 r
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U128/ZN (AOI22_X1)                       0.05       0.43 f
  U127/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U124/ZN (AOI22_X1)                       0.05       0.43 f
  U123/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U122/ZN (AOI22_X1)                       0.05       0.43 f
  U121/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U120/ZN (AOI22_X1)                       0.05       0.43 f
  U119/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U118/ZN (AOI22_X1)                       0.05       0.43 f
  U117/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U116/ZN (AOI22_X1)                       0.05       0.43 f
  U115/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U114/ZN (AOI22_X1)                       0.05       0.43 f
  U113/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U112/ZN (AOI22_X1)                       0.05       0.43 f
  U111/ZN (INV_X1)                         0.04       0.47 r
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U84/ZN (AOI22_X1)                        0.05       0.43 f
  U83/ZN (INV_X1)                          0.04       0.47 r
  memRd_q_reg/D (DFF_X1)                   0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U80/ZN (AOI22_X1)                        0.05       0.43 f
  U79/ZN (INV_X1)                          0.04       0.47 r
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U76/ZN (AOI22_X1)                        0.05       0.43 f
  U75/ZN (INV_X1)                          0.04       0.47 r
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U74/ZN (AOI22_X1)                        0.05       0.43 f
  U73/ZN (INV_X1)                          0.04       0.47 r
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U70/ZN (AOI22_X1)                        0.05       0.43 f
  U69/ZN (INV_X1)                          0.04       0.47 r
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.47 r
  data arrival time                                   0.47

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.47
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U132/ZN (AOI22_X1)                       0.05       0.43 f
  U131/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U130/ZN (AOI22_X1)                       0.05       0.43 f
  U129/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U126/ZN (AOI22_X1)                       0.05       0.42 f
  U125/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U88/ZN (AOI22_X1)                        0.05       0.42 f
  U87/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U128/ZN (AOI22_X1)                       0.05       0.42 f
  U127/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U124/ZN (AOI22_X1)                       0.05       0.42 f
  U123/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U122/ZN (AOI22_X1)                       0.05       0.42 f
  U121/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U120/ZN (AOI22_X1)                       0.05       0.42 f
  U119/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U118/ZN (AOI22_X1)                       0.05       0.42 f
  U117/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U116/ZN (AOI22_X1)                       0.05       0.42 f
  U115/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U114/ZN (AOI22_X1)                       0.05       0.42 f
  U113/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U112/ZN (AOI22_X1)                       0.05       0.42 f
  U111/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U84/ZN (AOI22_X1)                        0.05       0.42 f
  U83/ZN (INV_X1)                          0.04       0.46 r
  memRd_q_reg/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U80/ZN (AOI22_X1)                        0.05       0.42 f
  U79/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U76/ZN (AOI22_X1)                        0.05       0.42 f
  U75/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U74/ZN (AOI22_X1)                        0.05       0.42 f
  U73/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U70/ZN (AOI22_X1)                        0.05       0.42 f
  U69/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U132/ZN (AOI22_X1)                       0.08       0.44 r
  U131/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U130/ZN (AOI22_X1)                       0.08       0.44 r
  U129/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U243/ZN (AOI22_X1)                       0.08       0.44 r
  U242/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U237/ZN (AOI22_X1)                       0.08       0.44 r
  U236/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U235/ZN (AOI22_X1)                       0.08       0.44 r
  U234/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U233/ZN (AOI22_X1)                       0.08       0.44 r
  U232/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U231/ZN (AOI22_X1)                       0.08       0.44 r
  U230/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U229/ZN (AOI22_X1)                       0.08       0.44 r
  U228/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U227/ZN (AOI22_X1)                       0.08       0.44 r
  U226/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U225/ZN (AOI22_X1)                       0.08       0.44 r
  U224/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U249/ZN (AOI22_X1)                       0.08       0.44 r
  U248/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U247/ZN (AOI22_X1)                       0.08       0.44 r
  U246/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U245/ZN (AOI22_X1)                       0.08       0.44 r
  U244/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U241/ZN (AOI22_X1)                       0.08       0.44 r
  U240/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U239/ZN (AOI22_X1)                       0.08       0.44 r
  U238/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U223/ZN (AOI22_X1)                       0.08       0.44 r
  U222/ZN (INV_X1)                         0.03       0.46 f
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U221/ZN (AOI22_X1)                       0.08       0.44 r
  U220/ZN (INV_X1)                         0.03       0.46 f
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U219/ZN (AOI22_X1)                       0.08       0.44 r
  U218/ZN (INV_X1)                         0.03       0.46 f
  fp_q_reg/D (DFF_X1)                      0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U148/ZN (AOI22_X1)                       0.08       0.44 r
  U147/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U146/ZN (AOI22_X1)                       0.08       0.44 r
  U145/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U144/ZN (AOI22_X1)                       0.08       0.44 r
  U143/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U142/ZN (AOI22_X1)                       0.08       0.44 r
  U141/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U140/ZN (AOI22_X1)                       0.08       0.44 r
  U139/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U138/ZN (AOI22_X1)                       0.08       0.44 r
  U137/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U136/ZN (AOI22_X1)                       0.08       0.44 r
  U135/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U134/ZN (AOI22_X1)                       0.08       0.44 r
  U133/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.36 f
  U150/ZN (AOI22_X1)                       0.08       0.44 r
  U149/ZN (INV_X1)                         0.03       0.46 f
  link_q_reg/D (DFF_X1)                    0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U126/ZN (AOI22_X1)                       0.04       0.42 f
  U125/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U104/ZN (AOI22_X1)                       0.04       0.42 f
  U103/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U98/ZN (AOI22_X1)                        0.04       0.42 f
  U97/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U96/ZN (AOI22_X1)                        0.04       0.42 f
  U95/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U94/ZN (AOI22_X1)                        0.04       0.42 f
  U93/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U92/ZN (AOI22_X1)                        0.04       0.42 f
  U91/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U90/ZN (AOI22_X1)                        0.04       0.42 f
  U89/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U88/ZN (AOI22_X1)                        0.04       0.42 f
  U87/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U86/ZN (AOI22_X1)                        0.04       0.42 f
  U85/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U128/ZN (AOI22_X1)                       0.04       0.42 f
  U127/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U124/ZN (AOI22_X1)                       0.04       0.42 f
  U123/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U122/ZN (AOI22_X1)                       0.04       0.42 f
  U121/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U120/ZN (AOI22_X1)                       0.04       0.42 f
  U119/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U118/ZN (AOI22_X1)                       0.04       0.42 f
  U117/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U116/ZN (AOI22_X1)                       0.04       0.42 f
  U115/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U114/ZN (AOI22_X1)                       0.04       0.42 f
  U113/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U112/ZN (AOI22_X1)                       0.04       0.42 f
  U111/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U110/ZN (AOI22_X1)                       0.04       0.42 f
  U109/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U108/ZN (AOI22_X1)                       0.04       0.42 f
  U107/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U106/ZN (AOI22_X1)                       0.04       0.42 f
  U105/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U102/ZN (AOI22_X1)                       0.04       0.42 f
  U101/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U100/ZN (AOI22_X1)                       0.04       0.42 f
  U99/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U84/ZN (AOI22_X1)                        0.04       0.42 f
  U83/ZN (INV_X1)                          0.04       0.46 r
  memRd_q_reg/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U82/ZN (AOI22_X1)                        0.04       0.42 f
  U81/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U80/ZN (AOI22_X1)                        0.04       0.42 f
  U79/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U78/ZN (AOI22_X1)                        0.04       0.42 f
  U77/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U76/ZN (AOI22_X1)                        0.04       0.42 f
  U75/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U20/ZN (AOI22_X1)                        0.04       0.42 f
  U19/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U16/ZN (AOI22_X1)                        0.04       0.42 f
  U15/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U12/ZN (AOI22_X1)                        0.04       0.42 f
  U11/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U8/ZN (AOI22_X1)                         0.04       0.42 f
  U7/ZN (INV_X1)                           0.04       0.46 r
  regDst_q_reg/D (DFF_X1)                  0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U104/ZN (AOI22_X1)                       0.05       0.42 f
  U103/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U98/ZN (AOI22_X1)                        0.05       0.42 f
  U97/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U96/ZN (AOI22_X1)                        0.05       0.42 f
  U95/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U94/ZN (AOI22_X1)                        0.05       0.42 f
  U93/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U92/ZN (AOI22_X1)                        0.05       0.42 f
  U91/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U90/ZN (AOI22_X1)                        0.05       0.42 f
  U89/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U86/ZN (AOI22_X1)                        0.05       0.42 f
  U85/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U110/ZN (AOI22_X1)                       0.05       0.42 f
  U109/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U108/ZN (AOI22_X1)                       0.05       0.42 f
  U107/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U106/ZN (AOI22_X1)                       0.05       0.42 f
  U105/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U102/ZN (AOI22_X1)                       0.05       0.42 f
  U101/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U100/ZN (AOI22_X1)                       0.05       0.42 f
  U99/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U82/ZN (AOI22_X1)                        0.05       0.42 f
  U81/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U78/ZN (AOI22_X1)                        0.05       0.42 f
  U77/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U132/ZN (AOI22_X1)                       0.05       0.42 f
  U131/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U303/ZN (INV_X4)                         0.07       0.38 r
  U130/ZN (AOI22_X1)                       0.05       0.42 f
  U129/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.49


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U72/ZN (AOI22_X1)                        0.05       0.42 f
  U71/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.38 r
  U68/ZN (AOI22_X1)                        0.05       0.42 f
  U67/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U243/ZN (AOI22_X1)                       0.05       0.42 f
  U242/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U237/ZN (AOI22_X1)                       0.05       0.42 f
  U236/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U235/ZN (AOI22_X1)                       0.05       0.42 f
  U234/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U233/ZN (AOI22_X1)                       0.05       0.42 f
  U232/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U231/ZN (AOI22_X1)                       0.05       0.42 f
  U230/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U229/ZN (AOI22_X1)                       0.05       0.42 f
  U228/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U227/ZN (AOI22_X1)                       0.05       0.42 f
  U226/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U225/ZN (AOI22_X1)                       0.05       0.42 f
  U224/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U249/ZN (AOI22_X1)                       0.05       0.42 f
  U248/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U247/ZN (AOI22_X1)                       0.05       0.42 f
  U246/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U245/ZN (AOI22_X1)                       0.05       0.42 f
  U244/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U241/ZN (AOI22_X1)                       0.05       0.42 f
  U240/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U239/ZN (AOI22_X1)                       0.05       0.42 f
  U238/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U223/ZN (AOI22_X1)                       0.05       0.42 f
  U222/ZN (INV_X1)                         0.04       0.46 r
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U221/ZN (AOI22_X1)                       0.05       0.42 f
  U220/ZN (INV_X1)                         0.04       0.46 r
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U219/ZN (AOI22_X1)                       0.05       0.42 f
  U218/ZN (INV_X1)                         0.04       0.46 r
  fp_q_reg/D (DFF_X1)                      0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U148/ZN (AOI22_X1)                       0.05       0.42 f
  U147/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U146/ZN (AOI22_X1)                       0.05       0.42 f
  U145/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U144/ZN (AOI22_X1)                       0.05       0.42 f
  U143/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U142/ZN (AOI22_X1)                       0.05       0.42 f
  U141/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U140/ZN (AOI22_X1)                       0.05       0.42 f
  U139/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U138/ZN (AOI22_X1)                       0.05       0.42 f
  U137/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.38 r
  U136/ZN (AOI22_X1)                       0.05       0.42 f
  U135/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U134/ZN (AOI22_X1)                       0.05       0.42 f
  U133/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U265/ZN (AOI22_X1)                       0.05       0.42 f
  U264/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U263/ZN (AOI22_X1)                       0.05       0.42 f
  U262/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U261/ZN (AOI22_X1)                       0.05       0.42 f
  U260/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U259/ZN (AOI22_X1)                       0.05       0.42 f
  U258/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U257/ZN (AOI22_X1)                       0.05       0.42 f
  U256/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U255/ZN (AOI22_X1)                       0.05       0.42 f
  U254/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U253/ZN (AOI22_X1)                       0.05       0.42 f
  U252/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.38 r
  U251/ZN (AOI22_X1)                       0.05       0.42 f
  U250/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U132/ZN (AOI22_X1)                       0.08       0.43 r
  U131/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U130/ZN (AOI22_X1)                       0.08       0.43 r
  U129/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U243/ZN (AOI22_X1)                       0.08       0.43 r
  U242/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U237/ZN (AOI22_X1)                       0.08       0.43 r
  U236/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U235/ZN (AOI22_X1)                       0.08       0.43 r
  U234/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U233/ZN (AOI22_X1)                       0.08       0.43 r
  U232/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U231/ZN (AOI22_X1)                       0.08       0.43 r
  U230/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U229/ZN (AOI22_X1)                       0.08       0.43 r
  U228/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U227/ZN (AOI22_X1)                       0.08       0.43 r
  U226/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U225/ZN (AOI22_X1)                       0.08       0.43 r
  U224/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U249/ZN (AOI22_X1)                       0.08       0.43 r
  U248/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U247/ZN (AOI22_X1)                       0.08       0.43 r
  U246/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U245/ZN (AOI22_X1)                       0.08       0.43 r
  U244/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U241/ZN (AOI22_X1)                       0.08       0.43 r
  U240/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U239/ZN (AOI22_X1)                       0.08       0.43 r
  U238/ZN (INV_X1)                         0.03       0.46 f
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U223/ZN (AOI22_X1)                       0.08       0.43 r
  U222/ZN (INV_X1)                         0.03       0.46 f
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U221/ZN (AOI22_X1)                       0.08       0.43 r
  U220/ZN (INV_X1)                         0.03       0.46 f
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U219/ZN (AOI22_X1)                       0.08       0.43 r
  U218/ZN (INV_X1)                         0.03       0.46 f
  fp_q_reg/D (DFF_X1)                      0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U148/ZN (AOI22_X1)                       0.08       0.43 r
  U147/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U146/ZN (AOI22_X1)                       0.08       0.43 r
  U145/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U144/ZN (AOI22_X1)                       0.08       0.43 r
  U143/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U142/ZN (AOI22_X1)                       0.08       0.43 r
  U141/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U140/ZN (AOI22_X1)                       0.08       0.43 r
  U139/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U138/ZN (AOI22_X1)                       0.08       0.43 r
  U137/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U136/ZN (AOI22_X1)                       0.08       0.43 r
  U135/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U134/ZN (AOI22_X1)                       0.08       0.43 r
  U133/ZN (INV_X1)                         0.03       0.46 f
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U295/ZN (INV_X4)                         0.06       0.35 f
  U150/ZN (AOI22_X1)                       0.08       0.43 r
  U149/ZN (INV_X1)                         0.03       0.46 f
  link_q_reg/D (DFF_X1)                    0.00       0.46 f
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U104/ZN (AOI22_X1)                       0.05       0.42 f
  U103/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U98/ZN (AOI22_X1)                        0.05       0.42 f
  U97/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U96/ZN (AOI22_X1)                        0.05       0.42 f
  U95/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U94/ZN (AOI22_X1)                        0.05       0.42 f
  U93/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U92/ZN (AOI22_X1)                        0.05       0.42 f
  U91/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U90/ZN (AOI22_X1)                        0.05       0.42 f
  U89/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U86/ZN (AOI22_X1)                        0.05       0.42 f
  U85/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U110/ZN (AOI22_X1)                       0.05       0.42 f
  U109/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U108/ZN (AOI22_X1)                       0.05       0.42 f
  U107/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U106/ZN (AOI22_X1)                       0.05       0.42 f
  U105/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U102/ZN (AOI22_X1)                       0.05       0.42 f
  U101/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U100/ZN (AOI22_X1)                       0.05       0.42 f
  U99/ZN (INV_X1)                          0.04       0.46 r
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U82/ZN (AOI22_X1)                        0.05       0.42 f
  U81/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U78/ZN (AOI22_X1)                        0.05       0.42 f
  U77/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U74/ZN (AOI22_X1)                        0.04       0.42 f
  U73/ZN (INV_X1)                          0.04       0.46 r
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U72/ZN (AOI22_X1)                        0.04       0.42 f
  U71/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U50/ZN (AOI22_X1)                        0.04       0.42 f
  U49/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U28/ZN (AOI22_X1)                        0.04       0.42 f
  U27/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U22/ZN (AOI22_X1)                        0.04       0.42 f
  U21/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U18/ZN (AOI22_X1)                        0.04       0.42 f
  U17/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U14/ZN (AOI22_X1)                        0.04       0.42 f
  U13/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U10/ZN (AOI22_X1)                        0.04       0.42 f
  U9/ZN (INV_X1)                           0.04       0.46 r
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U70/ZN (AOI22_X1)                        0.04       0.42 f
  U69/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U68/ZN (AOI22_X1)                        0.04       0.42 f
  U67/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U66/ZN (AOI22_X1)                        0.04       0.42 f
  U65/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U64/ZN (AOI22_X1)                        0.04       0.42 f
  U63/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U62/ZN (AOI22_X1)                        0.04       0.42 f
  U61/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U60/ZN (AOI22_X1)                        0.04       0.42 f
  U59/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U58/ZN (AOI22_X1)                        0.04       0.42 f
  U57/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U56/ZN (AOI22_X1)                        0.04       0.42 f
  U55/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U54/ZN (AOI22_X1)                        0.04       0.42 f
  U53/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U52/ZN (AOI22_X1)                        0.04       0.42 f
  U51/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U48/ZN (AOI22_X1)                        0.04       0.42 f
  U47/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U46/ZN (AOI22_X1)                        0.04       0.42 f
  U45/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U44/ZN (AOI22_X1)                        0.04       0.42 f
  U43/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U42/ZN (AOI22_X1)                        0.04       0.42 f
  U41/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U40/ZN (AOI22_X1)                        0.04       0.42 f
  U39/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U38/ZN (AOI22_X1)                        0.04       0.42 f
  U37/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U36/ZN (AOI22_X1)                        0.04       0.42 f
  U35/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U34/ZN (AOI22_X1)                        0.04       0.42 f
  U33/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U32/ZN (AOI22_X1)                        0.04       0.42 f
  U31/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U30/ZN (AOI22_X1)                        0.04       0.42 f
  U29/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U26/ZN (AOI22_X1)                        0.04       0.42 f
  U25/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U311/ZN (INV_X4)                         0.12       0.38 r
  U24/ZN (AOI22_X1)                        0.04       0.42 f
  U23/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U72/ZN (AOI22_X1)                        0.05       0.42 f
  U71/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U302/ZN (INV_X4)                         0.02       0.31 f
  U304/ZN (INV_X4)                         0.06       0.37 r
  U68/ZN (AOI22_X1)                        0.05       0.42 f
  U67/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U20/ZN (AOI22_X1)                        0.04       0.42 f
  U19/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U16/ZN (AOI22_X1)                        0.04       0.42 f
  U15/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U12/ZN (AOI22_X1)                        0.04       0.42 f
  U11/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U8/ZN (AOI22_X1)                         0.04       0.42 f
  U7/ZN (INV_X1)                           0.04       0.46 r
  regDst_q_reg/D (DFF_X1)                  0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U243/ZN (AOI22_X1)                       0.05       0.42 f
  U242/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U237/ZN (AOI22_X1)                       0.05       0.42 f
  U236/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U235/ZN (AOI22_X1)                       0.05       0.42 f
  U234/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U233/ZN (AOI22_X1)                       0.05       0.42 f
  U232/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U231/ZN (AOI22_X1)                       0.05       0.42 f
  U230/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U229/ZN (AOI22_X1)                       0.05       0.42 f
  U228/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U227/ZN (AOI22_X1)                       0.05       0.42 f
  U226/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U225/ZN (AOI22_X1)                       0.05       0.42 f
  U224/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U249/ZN (AOI22_X1)                       0.05       0.42 f
  U248/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U247/ZN (AOI22_X1)                       0.05       0.42 f
  U246/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U245/ZN (AOI22_X1)                       0.05       0.42 f
  U244/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U241/ZN (AOI22_X1)                       0.05       0.42 f
  U240/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U239/ZN (AOI22_X1)                       0.05       0.42 f
  U238/ZN (INV_X1)                         0.04       0.46 r
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U223/ZN (AOI22_X1)                       0.05       0.42 f
  U222/ZN (INV_X1)                         0.04       0.46 r
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U221/ZN (AOI22_X1)                       0.05       0.42 f
  U220/ZN (INV_X1)                         0.04       0.46 r
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U219/ZN (AOI22_X1)                       0.05       0.42 f
  U218/ZN (INV_X1)                         0.04       0.46 r
  fp_q_reg/D (DFF_X1)                      0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U148/ZN (AOI22_X1)                       0.05       0.42 f
  U147/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U146/ZN (AOI22_X1)                       0.05       0.42 f
  U145/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U144/ZN (AOI22_X1)                       0.05       0.42 f
  U143/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U142/ZN (AOI22_X1)                       0.05       0.42 f
  U141/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U140/ZN (AOI22_X1)                       0.05       0.42 f
  U139/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U138/ZN (AOI22_X1)                       0.05       0.42 f
  U137/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U298/ZN (INV_X4)                         0.06       0.37 r
  U136/ZN (AOI22_X1)                       0.05       0.42 f
  U135/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U134/ZN (AOI22_X1)                       0.05       0.42 f
  U133/ZN (INV_X1)                         0.04       0.46 r
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U50/ZN (AOI22_X1)                        0.04       0.42 f
  U49/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U28/ZN (AOI22_X1)                        0.04       0.42 f
  U27/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U22/ZN (AOI22_X1)                        0.04       0.42 f
  U21/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U18/ZN (AOI22_X1)                        0.04       0.42 f
  U17/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U14/ZN (AOI22_X1)                        0.04       0.42 f
  U13/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U10/ZN (AOI22_X1)                        0.04       0.42 f
  U9/ZN (INV_X1)                           0.04       0.46 r
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U66/ZN (AOI22_X1)                        0.04       0.42 f
  U65/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U64/ZN (AOI22_X1)                        0.04       0.42 f
  U63/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U62/ZN (AOI22_X1)                        0.04       0.42 f
  U61/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U60/ZN (AOI22_X1)                        0.04       0.42 f
  U59/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U58/ZN (AOI22_X1)                        0.04       0.42 f
  U57/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U56/ZN (AOI22_X1)                        0.04       0.42 f
  U55/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U54/ZN (AOI22_X1)                        0.04       0.42 f
  U53/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U52/ZN (AOI22_X1)                        0.04       0.42 f
  U51/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U48/ZN (AOI22_X1)                        0.04       0.42 f
  U47/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U46/ZN (AOI22_X1)                        0.04       0.42 f
  U45/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U44/ZN (AOI22_X1)                        0.04       0.42 f
  U43/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U42/ZN (AOI22_X1)                        0.04       0.42 f
  U41/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U40/ZN (AOI22_X1)                        0.04       0.42 f
  U39/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U38/ZN (AOI22_X1)                        0.04       0.42 f
  U37/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U36/ZN (AOI22_X1)                        0.04       0.42 f
  U35/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U34/ZN (AOI22_X1)                        0.04       0.42 f
  U33/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U32/ZN (AOI22_X1)                        0.04       0.42 f
  U31/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U30/ZN (AOI22_X1)                        0.04       0.42 f
  U29/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U26/ZN (AOI22_X1)                        0.04       0.42 f
  U25/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U24/ZN (AOI22_X1)                        0.04       0.42 f
  U23/ZN (INV_X1)                          0.04       0.46 r
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.46 r
  data arrival time                                   0.46

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.46
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U126/ZN (AOI22_X1)                       0.04       0.42 f
  U125/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U104/ZN (AOI22_X1)                       0.04       0.42 f
  U103/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U98/ZN (AOI22_X1)                        0.04       0.42 f
  U97/ZN (INV_X1)                          0.04       0.45 r
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U96/ZN (AOI22_X1)                        0.04       0.42 f
  U95/ZN (INV_X1)                          0.04       0.45 r
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U94/ZN (AOI22_X1)                        0.04       0.42 f
  U93/ZN (INV_X1)                          0.04       0.45 r
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U92/ZN (AOI22_X1)                        0.04       0.42 f
  U91/ZN (INV_X1)                          0.04       0.45 r
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U90/ZN (AOI22_X1)                        0.04       0.42 f
  U89/ZN (INV_X1)                          0.04       0.45 r
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U88/ZN (AOI22_X1)                        0.04       0.42 f
  U87/ZN (INV_X1)                          0.04       0.45 r
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U86/ZN (AOI22_X1)                        0.04       0.42 f
  U85/ZN (INV_X1)                          0.04       0.45 r
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U128/ZN (AOI22_X1)                       0.04       0.42 f
  U127/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U124/ZN (AOI22_X1)                       0.04       0.42 f
  U123/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U122/ZN (AOI22_X1)                       0.04       0.42 f
  U121/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U120/ZN (AOI22_X1)                       0.04       0.42 f
  U119/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U118/ZN (AOI22_X1)                       0.04       0.42 f
  U117/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U116/ZN (AOI22_X1)                       0.04       0.42 f
  U115/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U114/ZN (AOI22_X1)                       0.04       0.42 f
  U113/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U112/ZN (AOI22_X1)                       0.04       0.42 f
  U111/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U110/ZN (AOI22_X1)                       0.04       0.42 f
  U109/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U108/ZN (AOI22_X1)                       0.04       0.42 f
  U107/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U106/ZN (AOI22_X1)                       0.04       0.42 f
  U105/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U102/ZN (AOI22_X1)                       0.04       0.42 f
  U101/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U100/ZN (AOI22_X1)                       0.04       0.42 f
  U99/ZN (INV_X1)                          0.04       0.45 r
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U84/ZN (AOI22_X1)                        0.04       0.42 f
  U83/ZN (INV_X1)                          0.04       0.45 r
  memRd_q_reg/D (DFF_X1)                   0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U82/ZN (AOI22_X1)                        0.04       0.42 f
  U81/ZN (INV_X1)                          0.04       0.45 r
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U80/ZN (AOI22_X1)                        0.04       0.42 f
  U79/ZN (INV_X1)                          0.04       0.45 r
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U78/ZN (AOI22_X1)                        0.04       0.42 f
  U77/ZN (INV_X1)                          0.04       0.45 r
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U76/ZN (AOI22_X1)                        0.04       0.42 f
  U75/ZN (INV_X1)                          0.04       0.45 r
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U20/ZN (AOI22_X1)                        0.04       0.42 f
  U19/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U16/ZN (AOI22_X1)                        0.04       0.42 f
  U15/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U12/ZN (AOI22_X1)                        0.04       0.42 f
  U11/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U310/ZN (INV_X4)                         0.12       0.38 r
  U8/ZN (AOI22_X1)                         0.04       0.42 f
  U7/ZN (INV_X1)                           0.04       0.45 r
  regDst_q_reg/D (DFF_X1)                  0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U265/ZN (AOI22_X1)                       0.05       0.42 f
  U264/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U263/ZN (AOI22_X1)                       0.05       0.42 f
  U262/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U261/ZN (AOI22_X1)                       0.05       0.42 f
  U260/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U259/ZN (AOI22_X1)                       0.05       0.42 f
  U258/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U257/ZN (AOI22_X1)                       0.05       0.42 f
  U256/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U255/ZN (AOI22_X1)                       0.05       0.42 f
  U254/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U253/ZN (AOI22_X1)                       0.05       0.42 f
  U252/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U296/ZN (INV_X4)                         0.02       0.31 f
  U297/ZN (INV_X4)                         0.06       0.37 r
  U251/ZN (AOI22_X1)                       0.05       0.42 f
  U250/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U126/ZN (AOI22_X1)                       0.08       0.43 r
  U125/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U104/ZN (AOI22_X1)                       0.08       0.43 r
  U103/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U98/ZN (AOI22_X1)                        0.08       0.43 r
  U97/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U96/ZN (AOI22_X1)                        0.08       0.43 r
  U95/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U94/ZN (AOI22_X1)                        0.08       0.43 r
  U93/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U92/ZN (AOI22_X1)                        0.08       0.43 r
  U91/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U90/ZN (AOI22_X1)                        0.08       0.43 r
  U89/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U88/ZN (AOI22_X1)                        0.08       0.43 r
  U87/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U86/ZN (AOI22_X1)                        0.08       0.43 r
  U85/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U128/ZN (AOI22_X1)                       0.08       0.43 r
  U127/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U124/ZN (AOI22_X1)                       0.08       0.43 r
  U123/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U122/ZN (AOI22_X1)                       0.08       0.43 r
  U121/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U120/ZN (AOI22_X1)                       0.08       0.43 r
  U119/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U118/ZN (AOI22_X1)                       0.08       0.43 r
  U117/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U116/ZN (AOI22_X1)                       0.08       0.43 r
  U115/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U114/ZN (AOI22_X1)                       0.08       0.43 r
  U113/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U112/ZN (AOI22_X1)                       0.08       0.43 r
  U111/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U110/ZN (AOI22_X1)                       0.08       0.43 r
  U109/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U108/ZN (AOI22_X1)                       0.08       0.43 r
  U107/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U106/ZN (AOI22_X1)                       0.08       0.43 r
  U105/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U102/ZN (AOI22_X1)                       0.08       0.43 r
  U101/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U100/ZN (AOI22_X1)                       0.08       0.43 r
  U99/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U84/ZN (AOI22_X1)                        0.08       0.43 r
  U83/ZN (INV_X1)                          0.03       0.45 f
  memRd_q_reg/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U82/ZN (AOI22_X1)                        0.08       0.43 r
  U81/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U80/ZN (AOI22_X1)                        0.08       0.43 r
  U79/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U78/ZN (AOI22_X1)                        0.08       0.43 r
  U77/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U76/ZN (AOI22_X1)                        0.08       0.43 r
  U75/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U20/ZN (AOI22_X1)                        0.08       0.43 r
  U19/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U16/ZN (AOI22_X1)                        0.08       0.43 r
  U15/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U12/ZN (AOI22_X1)                        0.08       0.43 r
  U11/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.35 f
  U8/ZN (AOI22_X1)                         0.08       0.43 r
  U7/ZN (INV_X1)                           0.03       0.45 f
  regDst_q_reg/D (DFF_X1)                  0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U243/ZN (AOI22_X1)                       0.04       0.41 f
  U242/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U237/ZN (AOI22_X1)                       0.04       0.41 f
  U236/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U235/ZN (AOI22_X1)                       0.04       0.41 f
  U234/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U233/ZN (AOI22_X1)                       0.04       0.41 f
  U232/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U231/ZN (AOI22_X1)                       0.04       0.41 f
  U230/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U229/ZN (AOI22_X1)                       0.04       0.41 f
  U228/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U227/ZN (AOI22_X1)                       0.04       0.41 f
  U226/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U225/ZN (AOI22_X1)                       0.04       0.41 f
  U224/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U249/ZN (AOI22_X1)                       0.04       0.41 f
  U248/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U247/ZN (AOI22_X1)                       0.04       0.41 f
  U246/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U245/ZN (AOI22_X1)                       0.04       0.41 f
  U244/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U241/ZN (AOI22_X1)                       0.04       0.41 f
  U240/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U239/ZN (AOI22_X1)                       0.04       0.41 f
  U238/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U223/ZN (AOI22_X1)                       0.04       0.41 f
  U222/ZN (INV_X1)                         0.04       0.45 r
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U221/ZN (AOI22_X1)                       0.04       0.41 f
  U220/ZN (INV_X1)                         0.04       0.45 r
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U219/ZN (AOI22_X1)                       0.04       0.41 f
  U218/ZN (INV_X1)                         0.04       0.45 r
  fp_q_reg/D (DFF_X1)                      0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U150/ZN (AOI22_X1)                       0.04       0.41 f
  U149/ZN (INV_X1)                         0.04       0.45 r
  link_q_reg/D (DFF_X1)                    0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U148/ZN (AOI22_X1)                       0.04       0.41 f
  U147/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U146/ZN (AOI22_X1)                       0.04       0.41 f
  U145/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U144/ZN (AOI22_X1)                       0.04       0.41 f
  U143/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U142/ZN (AOI22_X1)                       0.04       0.41 f
  U141/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U140/ZN (AOI22_X1)                       0.04       0.41 f
  U139/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U138/ZN (AOI22_X1)                       0.04       0.41 f
  U137/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U136/ZN (AOI22_X1)                       0.04       0.41 f
  U135/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U134/ZN (AOI22_X1)                       0.04       0.41 f
  U133/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U132/ZN (AOI22_X1)                       0.04       0.41 f
  U131/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U295/ZN (INV_X4)                         0.11       0.38 r
  U130/ZN (AOI22_X1)                       0.04       0.41 f
  U129/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U20/ZN (AOI22_X1)                        0.04       0.41 f
  U19/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U16/ZN (AOI22_X1)                        0.04       0.41 f
  U15/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U12/ZN (AOI22_X1)                        0.04       0.41 f
  U11/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U8/ZN (AOI22_X1)                         0.04       0.41 f
  U7/ZN (INV_X1)                           0.04       0.45 r
  regDst_q_reg/D (DFF_X1)                  0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U50/ZN (AOI22_X1)                        0.04       0.41 f
  U49/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U28/ZN (AOI22_X1)                        0.04       0.41 f
  U27/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U22/ZN (AOI22_X1)                        0.04       0.41 f
  U21/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U18/ZN (AOI22_X1)                        0.04       0.41 f
  U17/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U14/ZN (AOI22_X1)                        0.04       0.41 f
  U13/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U10/ZN (AOI22_X1)                        0.04       0.41 f
  U9/ZN (INV_X1)                           0.04       0.45 r
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U66/ZN (AOI22_X1)                        0.04       0.41 f
  U65/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U64/ZN (AOI22_X1)                        0.04       0.41 f
  U63/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U62/ZN (AOI22_X1)                        0.04       0.41 f
  U61/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U60/ZN (AOI22_X1)                        0.04       0.41 f
  U59/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U58/ZN (AOI22_X1)                        0.04       0.41 f
  U57/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U56/ZN (AOI22_X1)                        0.04       0.41 f
  U55/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U54/ZN (AOI22_X1)                        0.04       0.41 f
  U53/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U52/ZN (AOI22_X1)                        0.04       0.41 f
  U51/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U48/ZN (AOI22_X1)                        0.04       0.41 f
  U47/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U306/ZN (INV_X4)                         0.06       0.37 r
  U46/ZN (AOI22_X1)                        0.04       0.41 f
  U45/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U44/ZN (AOI22_X1)                        0.04       0.41 f
  U43/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U42/ZN (AOI22_X1)                        0.04       0.41 f
  U41/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U40/ZN (AOI22_X1)                        0.04       0.41 f
  U39/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U38/ZN (AOI22_X1)                        0.04       0.41 f
  U37/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U36/ZN (AOI22_X1)                        0.04       0.41 f
  U35/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U34/ZN (AOI22_X1)                        0.04       0.41 f
  U33/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U32/ZN (AOI22_X1)                        0.04       0.41 f
  U31/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U30/ZN (AOI22_X1)                        0.04       0.41 f
  U29/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U26/ZN (AOI22_X1)                        0.04       0.41 f
  U25/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U305/ZN (INV_X4)                         0.02       0.31 f
  U307/ZN (INV_X4)                         0.06       0.37 r
  U24/ZN (AOI22_X1)                        0.04       0.41 f
  U23/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U74/ZN (AOI22_X1)                        0.08       0.43 r
  U73/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U72/ZN (AOI22_X1)                        0.08       0.43 r
  U71/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U50/ZN (AOI22_X1)                        0.08       0.43 r
  U49/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U28/ZN (AOI22_X1)                        0.08       0.43 r
  U27/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U22/ZN (AOI22_X1)                        0.08       0.43 r
  U21/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U18/ZN (AOI22_X1)                        0.08       0.43 r
  U17/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U14/ZN (AOI22_X1)                        0.08       0.43 r
  U13/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U10/ZN (AOI22_X1)                        0.08       0.43 r
  U9/ZN (INV_X1)                           0.03       0.45 f
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U70/ZN (AOI22_X1)                        0.08       0.43 r
  U69/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U68/ZN (AOI22_X1)                        0.08       0.43 r
  U67/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U66/ZN (AOI22_X1)                        0.08       0.43 r
  U65/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U64/ZN (AOI22_X1)                        0.08       0.43 r
  U63/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U62/ZN (AOI22_X1)                        0.08       0.43 r
  U61/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U60/ZN (AOI22_X1)                        0.08       0.43 r
  U59/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U58/ZN (AOI22_X1)                        0.08       0.43 r
  U57/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U56/ZN (AOI22_X1)                        0.08       0.43 r
  U55/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U54/ZN (AOI22_X1)                        0.08       0.43 r
  U53/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U52/ZN (AOI22_X1)                        0.08       0.43 r
  U51/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U48/ZN (AOI22_X1)                        0.08       0.43 r
  U47/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U46/ZN (AOI22_X1)                        0.08       0.43 r
  U45/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U44/ZN (AOI22_X1)                        0.08       0.43 r
  U43/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U42/ZN (AOI22_X1)                        0.08       0.43 r
  U41/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U40/ZN (AOI22_X1)                        0.08       0.43 r
  U39/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U38/ZN (AOI22_X1)                        0.08       0.43 r
  U37/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U36/ZN (AOI22_X1)                        0.08       0.43 r
  U35/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U34/ZN (AOI22_X1)                        0.08       0.43 r
  U33/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U32/ZN (AOI22_X1)                        0.08       0.43 r
  U31/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U30/ZN (AOI22_X1)                        0.08       0.43 r
  U29/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U26/ZN (AOI22_X1)                        0.08       0.43 r
  U25/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.35 f
  U24/ZN (AOI22_X1)                        0.08       0.43 r
  U23/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.50


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U126/ZN (AOI22_X1)                       0.08       0.42 r
  U125/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U104/ZN (AOI22_X1)                       0.08       0.42 r
  U103/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U98/ZN (AOI22_X1)                        0.08       0.42 r
  U97/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U96/ZN (AOI22_X1)                        0.08       0.42 r
  U95/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U94/ZN (AOI22_X1)                        0.08       0.42 r
  U93/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U92/ZN (AOI22_X1)                        0.08       0.42 r
  U91/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U90/ZN (AOI22_X1)                        0.08       0.42 r
  U89/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U88/ZN (AOI22_X1)                        0.08       0.42 r
  U87/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U86/ZN (AOI22_X1)                        0.08       0.42 r
  U85/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U128/ZN (AOI22_X1)                       0.08       0.42 r
  U127/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U124/ZN (AOI22_X1)                       0.08       0.42 r
  U123/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U122/ZN (AOI22_X1)                       0.08       0.42 r
  U121/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U120/ZN (AOI22_X1)                       0.08       0.42 r
  U119/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U118/ZN (AOI22_X1)                       0.08       0.42 r
  U117/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U116/ZN (AOI22_X1)                       0.08       0.42 r
  U115/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U114/ZN (AOI22_X1)                       0.08       0.42 r
  U113/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U112/ZN (AOI22_X1)                       0.08       0.42 r
  U111/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U110/ZN (AOI22_X1)                       0.08       0.42 r
  U109/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U108/ZN (AOI22_X1)                       0.08       0.42 r
  U107/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U106/ZN (AOI22_X1)                       0.08       0.42 r
  U105/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U102/ZN (AOI22_X1)                       0.08       0.42 r
  U101/ZN (INV_X1)                         0.03       0.45 f
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U100/ZN (AOI22_X1)                       0.08       0.42 r
  U99/ZN (INV_X1)                          0.03       0.45 f
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U84/ZN (AOI22_X1)                        0.08       0.42 r
  U83/ZN (INV_X1)                          0.03       0.45 f
  memRd_q_reg/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U82/ZN (AOI22_X1)                        0.08       0.42 r
  U81/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U80/ZN (AOI22_X1)                        0.08       0.42 r
  U79/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U78/ZN (AOI22_X1)                        0.08       0.42 r
  U77/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U76/ZN (AOI22_X1)                        0.08       0.42 r
  U75/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U20/ZN (AOI22_X1)                        0.08       0.42 r
  U19/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U16/ZN (AOI22_X1)                        0.08       0.42 r
  U15/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U12/ZN (AOI22_X1)                        0.08       0.42 r
  U11/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U310/ZN (INV_X4)                         0.07       0.34 f
  U8/ZN (AOI22_X1)                         0.08       0.42 r
  U7/ZN (INV_X1)                           0.03       0.45 f
  regDst_q_reg/D (DFF_X1)                  0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U74/ZN (AOI22_X1)                        0.04       0.41 f
  U73/ZN (INV_X1)                          0.04       0.45 r
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U72/ZN (AOI22_X1)                        0.04       0.41 f
  U71/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U50/ZN (AOI22_X1)                        0.04       0.41 f
  U49/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U28/ZN (AOI22_X1)                        0.04       0.41 f
  U27/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U22/ZN (AOI22_X1)                        0.04       0.41 f
  U21/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U18/ZN (AOI22_X1)                        0.04       0.41 f
  U17/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U14/ZN (AOI22_X1)                        0.04       0.41 f
  U13/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U10/ZN (AOI22_X1)                        0.04       0.41 f
  U9/ZN (INV_X1)                           0.04       0.45 r
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U70/ZN (AOI22_X1)                        0.04       0.41 f
  U69/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U68/ZN (AOI22_X1)                        0.04       0.41 f
  U67/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U66/ZN (AOI22_X1)                        0.04       0.41 f
  U65/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U64/ZN (AOI22_X1)                        0.04       0.41 f
  U63/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U62/ZN (AOI22_X1)                        0.04       0.41 f
  U61/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U60/ZN (AOI22_X1)                        0.04       0.41 f
  U59/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U58/ZN (AOI22_X1)                        0.04       0.41 f
  U57/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U56/ZN (AOI22_X1)                        0.04       0.41 f
  U55/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U54/ZN (AOI22_X1)                        0.04       0.41 f
  U53/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U52/ZN (AOI22_X1)                        0.04       0.41 f
  U51/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U48/ZN (AOI22_X1)                        0.04       0.41 f
  U47/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U46/ZN (AOI22_X1)                        0.04       0.41 f
  U45/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U44/ZN (AOI22_X1)                        0.04       0.41 f
  U43/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U42/ZN (AOI22_X1)                        0.04       0.41 f
  U41/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U40/ZN (AOI22_X1)                        0.04       0.41 f
  U39/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U38/ZN (AOI22_X1)                        0.04       0.41 f
  U37/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U36/ZN (AOI22_X1)                        0.04       0.41 f
  U35/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U34/ZN (AOI22_X1)                        0.04       0.41 f
  U33/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U32/ZN (AOI22_X1)                        0.04       0.41 f
  U31/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U30/ZN (AOI22_X1)                        0.04       0.41 f
  U29/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U26/ZN (AOI22_X1)                        0.04       0.41 f
  U25/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U311/ZN (INV_X4)                         0.12       0.37 r
  U24/ZN (AOI22_X1)                        0.04       0.41 f
  U23/ZN (INV_X1)                          0.04       0.45 r
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U74/ZN (AOI22_X1)                        0.08       0.42 r
  U73/ZN (INV_X1)                          0.03       0.45 f
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U72/ZN (AOI22_X1)                        0.08       0.42 r
  U71/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U50/ZN (AOI22_X1)                        0.08       0.42 r
  U49/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U28/ZN (AOI22_X1)                        0.08       0.42 r
  U27/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U22/ZN (AOI22_X1)                        0.08       0.42 r
  U21/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U18/ZN (AOI22_X1)                        0.08       0.42 r
  U17/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U14/ZN (AOI22_X1)                        0.08       0.42 r
  U13/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U10/ZN (AOI22_X1)                        0.08       0.42 r
  U9/ZN (INV_X1)                           0.03       0.45 f
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U70/ZN (AOI22_X1)                        0.08       0.42 r
  U69/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U68/ZN (AOI22_X1)                        0.08       0.42 r
  U67/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U66/ZN (AOI22_X1)                        0.08       0.42 r
  U65/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U64/ZN (AOI22_X1)                        0.08       0.42 r
  U63/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U62/ZN (AOI22_X1)                        0.08       0.42 r
  U61/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U60/ZN (AOI22_X1)                        0.08       0.42 r
  U59/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U58/ZN (AOI22_X1)                        0.08       0.42 r
  U57/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U56/ZN (AOI22_X1)                        0.08       0.42 r
  U55/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U54/ZN (AOI22_X1)                        0.08       0.42 r
  U53/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U52/ZN (AOI22_X1)                        0.08       0.42 r
  U51/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U48/ZN (AOI22_X1)                        0.08       0.42 r
  U47/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U46/ZN (AOI22_X1)                        0.08       0.42 r
  U45/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U44/ZN (AOI22_X1)                        0.08       0.42 r
  U43/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U42/ZN (AOI22_X1)                        0.08       0.42 r
  U41/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U40/ZN (AOI22_X1)                        0.08       0.42 r
  U39/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U38/ZN (AOI22_X1)                        0.08       0.42 r
  U37/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U36/ZN (AOI22_X1)                        0.08       0.42 r
  U35/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U34/ZN (AOI22_X1)                        0.08       0.42 r
  U33/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U32/ZN (AOI22_X1)                        0.08       0.42 r
  U31/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U30/ZN (AOI22_X1)                        0.08       0.42 r
  U29/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U26/ZN (AOI22_X1)                        0.08       0.42 r
  U25/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U311/ZN (INV_X4)                         0.06       0.34 f
  U24/ZN (AOI22_X1)                        0.08       0.42 r
  U23/ZN (INV_X1)                          0.03       0.45 f
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.45 f
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U243/ZN (AOI22_X1)                       0.04       0.41 f
  U242/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U237/ZN (AOI22_X1)                       0.04       0.41 f
  U236/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U235/ZN (AOI22_X1)                       0.04       0.41 f
  U234/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U233/ZN (AOI22_X1)                       0.04       0.41 f
  U232/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U231/ZN (AOI22_X1)                       0.04       0.41 f
  U230/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U229/ZN (AOI22_X1)                       0.04       0.41 f
  U228/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U227/ZN (AOI22_X1)                       0.04       0.41 f
  U226/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U225/ZN (AOI22_X1)                       0.04       0.41 f
  U224/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U249/ZN (AOI22_X1)                       0.04       0.41 f
  U248/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U247/ZN (AOI22_X1)                       0.04       0.41 f
  U246/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U245/ZN (AOI22_X1)                       0.04       0.41 f
  U244/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U241/ZN (AOI22_X1)                       0.04       0.41 f
  U240/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U239/ZN (AOI22_X1)                       0.04       0.41 f
  U238/ZN (INV_X1)                         0.04       0.45 r
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U223/ZN (AOI22_X1)                       0.04       0.41 f
  U222/ZN (INV_X1)                         0.04       0.45 r
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U221/ZN (AOI22_X1)                       0.04       0.41 f
  U220/ZN (INV_X1)                         0.04       0.45 r
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U219/ZN (AOI22_X1)                       0.04       0.41 f
  U218/ZN (INV_X1)                         0.04       0.45 r
  fp_q_reg/D (DFF_X1)                      0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U150/ZN (AOI22_X1)                       0.04       0.41 f
  U149/ZN (INV_X1)                         0.04       0.45 r
  link_q_reg/D (DFF_X1)                    0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U148/ZN (AOI22_X1)                       0.04       0.41 f
  U147/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U146/ZN (AOI22_X1)                       0.04       0.41 f
  U145/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U144/ZN (AOI22_X1)                       0.04       0.41 f
  U143/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U142/ZN (AOI22_X1)                       0.04       0.41 f
  U141/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U140/ZN (AOI22_X1)                       0.04       0.41 f
  U139/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U138/ZN (AOI22_X1)                       0.04       0.41 f
  U137/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U136/ZN (AOI22_X1)                       0.04       0.41 f
  U135/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U134/ZN (AOI22_X1)                       0.04       0.41 f
  U133/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U132/ZN (AOI22_X1)                       0.04       0.41 f
  U131/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U295/ZN (INV_X4)                         0.11       0.37 r
  U130/ZN (AOI22_X1)                       0.04       0.41 f
  U129/ZN (INV_X1)                         0.04       0.45 r
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.45 r
  data arrival time                                   0.45

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.45
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U126/ZN (AOI22_X1)                       0.09       0.42 r
  U125/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U88/ZN (AOI22_X1)                        0.09       0.42 r
  U87/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U128/ZN (AOI22_X1)                       0.09       0.42 r
  U127/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U124/ZN (AOI22_X1)                       0.09       0.42 r
  U123/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U122/ZN (AOI22_X1)                       0.09       0.42 r
  U121/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U120/ZN (AOI22_X1)                       0.09       0.42 r
  U119/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U118/ZN (AOI22_X1)                       0.09       0.42 r
  U117/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U116/ZN (AOI22_X1)                       0.09       0.42 r
  U115/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U114/ZN (AOI22_X1)                       0.09       0.42 r
  U113/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U112/ZN (AOI22_X1)                       0.09       0.42 r
  U111/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U84/ZN (AOI22_X1)                        0.09       0.42 r
  U83/ZN (INV_X1)                          0.03       0.44 f
  memRd_q_reg/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U80/ZN (AOI22_X1)                        0.09       0.42 r
  U79/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U76/ZN (AOI22_X1)                        0.09       0.42 r
  U75/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U74/ZN (AOI22_X1)                        0.09       0.42 r
  U73/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U70/ZN (AOI22_X1)                        0.09       0.42 r
  U69/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U132/ZN (AOI22_X1)                       0.09       0.42 r
  U131/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U303/ZN (INV_X4)                         0.04       0.33 f
  U130/ZN (AOI22_X1)                       0.09       0.42 r
  U129/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U287/ZN (AOI22_X1)                       0.07       0.42 r
  U286/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U285/ZN (AOI22_X1)                       0.07       0.42 r
  U284/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U283/ZN (AOI22_X1)                       0.07       0.42 r
  U282/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U281/ZN (AOI22_X1)                       0.07       0.42 r
  U280/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U279/ZN (AOI22_X1)                       0.07       0.42 r
  U278/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U277/ZN (AOI22_X1)                       0.07       0.42 r
  U276/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U275/ZN (AOI22_X1)                       0.07       0.42 r
  U274/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U273/ZN (AOI22_X1)                       0.07       0.42 r
  U272/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U271/ZN (AOI22_X1)                       0.07       0.42 r
  U270/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U269/ZN (AOI22_X1)                       0.07       0.42 r
  U268/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U267/ZN (AOI22_X1)                       0.07       0.42 r
  U266/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U265/ZN (AOI22_X1)                       0.07       0.42 r
  U264/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U263/ZN (AOI22_X1)                       0.07       0.42 r
  U262/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U261/ZN (AOI22_X1)                       0.07       0.42 r
  U260/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U259/ZN (AOI22_X1)                       0.07       0.42 r
  U258/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U257/ZN (AOI22_X1)                       0.07       0.42 r
  U256/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U255/ZN (AOI22_X1)                       0.07       0.42 r
  U254/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U253/ZN (AOI22_X1)                       0.07       0.42 r
  U252/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.35 f
  U251/ZN (AOI22_X1)                       0.07       0.42 r
  U250/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U104/ZN (AOI22_X1)                       0.09       0.42 r
  U103/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U98/ZN (AOI22_X1)                        0.09       0.42 r
  U97/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U96/ZN (AOI22_X1)                        0.09       0.42 r
  U95/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U94/ZN (AOI22_X1)                        0.09       0.42 r
  U93/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U92/ZN (AOI22_X1)                        0.09       0.42 r
  U91/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U90/ZN (AOI22_X1)                        0.09       0.42 r
  U89/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U86/ZN (AOI22_X1)                        0.09       0.42 r
  U85/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U110/ZN (AOI22_X1)                       0.09       0.42 r
  U109/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U108/ZN (AOI22_X1)                       0.09       0.42 r
  U107/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U106/ZN (AOI22_X1)                       0.09       0.42 r
  U105/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U102/ZN (AOI22_X1)                       0.09       0.42 r
  U101/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U100/ZN (AOI22_X1)                       0.09       0.42 r
  U99/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U82/ZN (AOI22_X1)                        0.09       0.42 r
  U81/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U78/ZN (AOI22_X1)                        0.09       0.42 r
  U77/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U72/ZN (AOI22_X1)                        0.09       0.42 r
  U71/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U302/ZN (INV_X4)                         0.02       0.29 r
  U304/ZN (INV_X4)                         0.04       0.33 f
  U68/ZN (AOI22_X1)                        0.09       0.42 r
  U67/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U265/ZN (AOI22_X1)                       0.09       0.42 r
  U264/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U243/ZN (AOI22_X1)                       0.09       0.42 r
  U242/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U237/ZN (AOI22_X1)                       0.09       0.42 r
  U236/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U235/ZN (AOI22_X1)                       0.09       0.42 r
  U234/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U233/ZN (AOI22_X1)                       0.09       0.42 r
  U232/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U231/ZN (AOI22_X1)                       0.09       0.42 r
  U230/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U229/ZN (AOI22_X1)                       0.09       0.42 r
  U228/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U227/ZN (AOI22_X1)                       0.09       0.42 r
  U226/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U225/ZN (AOI22_X1)                       0.09       0.42 r
  U224/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U263/ZN (AOI22_X1)                       0.09       0.42 r
  U262/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U261/ZN (AOI22_X1)                       0.09       0.42 r
  U260/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U259/ZN (AOI22_X1)                       0.09       0.42 r
  U258/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U257/ZN (AOI22_X1)                       0.09       0.42 r
  U256/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U255/ZN (AOI22_X1)                       0.09       0.42 r
  U254/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U253/ZN (AOI22_X1)                       0.09       0.42 r
  U252/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U251/ZN (AOI22_X1)                       0.09       0.42 r
  U250/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U249/ZN (AOI22_X1)                       0.09       0.42 r
  U248/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U247/ZN (AOI22_X1)                       0.09       0.42 r
  U246/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U245/ZN (AOI22_X1)                       0.09       0.42 r
  U244/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U241/ZN (AOI22_X1)                       0.09       0.42 r
  U240/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U239/ZN (AOI22_X1)                       0.09       0.42 r
  U238/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U223/ZN (AOI22_X1)                       0.09       0.42 r
  U222/ZN (INV_X1)                         0.03       0.44 f
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U221/ZN (AOI22_X1)                       0.09       0.42 r
  U220/ZN (INV_X1)                         0.03       0.44 f
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U219/ZN (AOI22_X1)                       0.09       0.42 r
  U218/ZN (INV_X1)                         0.03       0.44 f
  fp_q_reg/D (DFF_X1)                      0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U148/ZN (AOI22_X1)                       0.09       0.42 r
  U147/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U146/ZN (AOI22_X1)                       0.09       0.42 r
  U145/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U144/ZN (AOI22_X1)                       0.09       0.42 r
  U143/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U142/ZN (AOI22_X1)                       0.09       0.42 r
  U141/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U140/ZN (AOI22_X1)                       0.09       0.42 r
  U139/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U138/ZN (AOI22_X1)                       0.09       0.42 r
  U137/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U298/ZN (INV_X4)                         0.04       0.33 f
  U136/ZN (AOI22_X1)                       0.09       0.42 r
  U135/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U296/ZN (INV_X4)                         0.02       0.29 r
  U297/ZN (INV_X4)                         0.04       0.33 f
  U134/ZN (AOI22_X1)                       0.09       0.42 r
  U133/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.51


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U287/ZN (AOI22_X1)                       0.07       0.41 r
  U286/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U285/ZN (AOI22_X1)                       0.07       0.41 r
  U284/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U283/ZN (AOI22_X1)                       0.07       0.41 r
  U282/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U281/ZN (AOI22_X1)                       0.07       0.41 r
  U280/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U279/ZN (AOI22_X1)                       0.07       0.41 r
  U278/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U277/ZN (AOI22_X1)                       0.07       0.41 r
  U276/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U275/ZN (AOI22_X1)                       0.07       0.41 r
  U274/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U273/ZN (AOI22_X1)                       0.07       0.41 r
  U272/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U271/ZN (AOI22_X1)                       0.07       0.41 r
  U270/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U269/ZN (AOI22_X1)                       0.07       0.41 r
  U268/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U267/ZN (AOI22_X1)                       0.07       0.41 r
  U266/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U265/ZN (AOI22_X1)                       0.07       0.41 r
  U264/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U263/ZN (AOI22_X1)                       0.07       0.41 r
  U262/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U261/ZN (AOI22_X1)                       0.07       0.41 r
  U260/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U259/ZN (AOI22_X1)                       0.07       0.41 r
  U258/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U257/ZN (AOI22_X1)                       0.07       0.41 r
  U256/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U255/ZN (AOI22_X1)                       0.07       0.41 r
  U254/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U253/ZN (AOI22_X1)                       0.07       0.41 r
  U252/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U300/ZN (INV_X4)                         0.04       0.29 r
  U294/ZN (INV_X4)                         0.05       0.34 f
  U251/ZN (AOI22_X1)                       0.07       0.41 r
  U250/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U20/ZN (AOI22_X1)                        0.09       0.41 r
  U19/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U16/ZN (AOI22_X1)                        0.09       0.41 r
  U15/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U12/ZN (AOI22_X1)                        0.09       0.41 r
  U11/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U8/ZN (AOI22_X1)                         0.09       0.41 r
  U7/ZN (INV_X1)                           0.03       0.44 f
  regDst_q_reg/D (DFF_X1)                  0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U50/ZN (AOI22_X1)                        0.09       0.41 r
  U49/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U28/ZN (AOI22_X1)                        0.09       0.41 r
  U27/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U22/ZN (AOI22_X1)                        0.09       0.41 r
  U21/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U18/ZN (AOI22_X1)                        0.09       0.41 r
  U17/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U14/ZN (AOI22_X1)                        0.09       0.41 r
  U13/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U10/ZN (AOI22_X1)                        0.09       0.41 r
  U9/ZN (INV_X1)                           0.03       0.44 f
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U66/ZN (AOI22_X1)                        0.09       0.41 r
  U65/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U64/ZN (AOI22_X1)                        0.09       0.41 r
  U63/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U62/ZN (AOI22_X1)                        0.09       0.41 r
  U61/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U60/ZN (AOI22_X1)                        0.09       0.41 r
  U59/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U58/ZN (AOI22_X1)                        0.09       0.41 r
  U57/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U56/ZN (AOI22_X1)                        0.09       0.41 r
  U55/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U54/ZN (AOI22_X1)                        0.09       0.41 r
  U53/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U52/ZN (AOI22_X1)                        0.09       0.41 r
  U51/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U48/ZN (AOI22_X1)                        0.09       0.41 r
  U47/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U46/ZN (AOI22_X1)                        0.09       0.41 r
  U45/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U44/ZN (AOI22_X1)                        0.09       0.41 r
  U43/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U42/ZN (AOI22_X1)                        0.09       0.41 r
  U41/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U40/ZN (AOI22_X1)                        0.09       0.41 r
  U39/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U38/ZN (AOI22_X1)                        0.09       0.41 r
  U37/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U36/ZN (AOI22_X1)                        0.09       0.41 r
  U35/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U34/ZN (AOI22_X1)                        0.09       0.41 r
  U33/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U32/ZN (AOI22_X1)                        0.09       0.41 r
  U31/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U30/ZN (AOI22_X1)                        0.09       0.41 r
  U29/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U26/ZN (AOI22_X1)                        0.09       0.41 r
  U25/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U305/ZN (INV_X4)                         0.02       0.29 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U24/ZN (AOI22_X1)                        0.09       0.41 r
  U23/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U126/ZN (AOI22_X1)                       0.09       0.41 r
  U125/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U88/ZN (AOI22_X1)                        0.09       0.41 r
  U87/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U128/ZN (AOI22_X1)                       0.09       0.41 r
  U127/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U124/ZN (AOI22_X1)                       0.09       0.41 r
  U123/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U122/ZN (AOI22_X1)                       0.09       0.41 r
  U121/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U120/ZN (AOI22_X1)                       0.09       0.41 r
  U119/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U118/ZN (AOI22_X1)                       0.09       0.41 r
  U117/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U116/ZN (AOI22_X1)                       0.09       0.41 r
  U115/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U114/ZN (AOI22_X1)                       0.09       0.41 r
  U113/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U112/ZN (AOI22_X1)                       0.09       0.41 r
  U111/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U84/ZN (AOI22_X1)                        0.09       0.41 r
  U83/ZN (INV_X1)                          0.03       0.44 f
  memRd_q_reg/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U80/ZN (AOI22_X1)                        0.09       0.41 r
  U79/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U76/ZN (AOI22_X1)                        0.09       0.41 r
  U75/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U74/ZN (AOI22_X1)                        0.09       0.41 r
  U73/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U70/ZN (AOI22_X1)                        0.09       0.41 r
  U69/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U132/ZN (AOI22_X1)                       0.09       0.41 r
  U131/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U303/ZN (INV_X4)                         0.04       0.32 f
  U130/ZN (AOI22_X1)                       0.09       0.41 r
  U129/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U104/ZN (AOI22_X1)                       0.09       0.41 r
  U103/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U98/ZN (AOI22_X1)                        0.09       0.41 r
  U97/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U96/ZN (AOI22_X1)                        0.09       0.41 r
  U95/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U94/ZN (AOI22_X1)                        0.09       0.41 r
  U93/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U92/ZN (AOI22_X1)                        0.09       0.41 r
  U91/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U90/ZN (AOI22_X1)                        0.09       0.41 r
  U89/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U86/ZN (AOI22_X1)                        0.09       0.41 r
  U85/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U110/ZN (AOI22_X1)                       0.09       0.41 r
  U109/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U108/ZN (AOI22_X1)                       0.09       0.41 r
  U107/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U106/ZN (AOI22_X1)                       0.09       0.41 r
  U105/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U102/ZN (AOI22_X1)                       0.09       0.41 r
  U101/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U100/ZN (AOI22_X1)                       0.09       0.41 r
  U99/ZN (INV_X1)                          0.03       0.44 f
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U82/ZN (AOI22_X1)                        0.09       0.41 r
  U81/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U78/ZN (AOI22_X1)                        0.09       0.41 r
  U77/ZN (INV_X1)                          0.03       0.44 f
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U72/ZN (AOI22_X1)                        0.09       0.41 r
  U71/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U302/ZN (INV_X4)                         0.02       0.28 r
  U304/ZN (INV_X4)                         0.04       0.32 f
  U68/ZN (AOI22_X1)                        0.09       0.41 r
  U67/ZN (INV_X1)                          0.03       0.44 f
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U265/ZN (AOI22_X1)                       0.09       0.41 r
  U264/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U243/ZN (AOI22_X1)                       0.09       0.41 r
  U242/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U237/ZN (AOI22_X1)                       0.09       0.41 r
  U236/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U235/ZN (AOI22_X1)                       0.09       0.41 r
  U234/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U233/ZN (AOI22_X1)                       0.09       0.41 r
  U232/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U231/ZN (AOI22_X1)                       0.09       0.41 r
  U230/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U229/ZN (AOI22_X1)                       0.09       0.41 r
  U228/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U227/ZN (AOI22_X1)                       0.09       0.41 r
  U226/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U225/ZN (AOI22_X1)                       0.09       0.41 r
  U224/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U263/ZN (AOI22_X1)                       0.09       0.41 r
  U262/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U261/ZN (AOI22_X1)                       0.09       0.41 r
  U260/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U259/ZN (AOI22_X1)                       0.09       0.41 r
  U258/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U257/ZN (AOI22_X1)                       0.09       0.41 r
  U256/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U255/ZN (AOI22_X1)                       0.09       0.41 r
  U254/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U253/ZN (AOI22_X1)                       0.09       0.41 r
  U252/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U251/ZN (AOI22_X1)                       0.09       0.41 r
  U250/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U249/ZN (AOI22_X1)                       0.09       0.41 r
  U248/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U247/ZN (AOI22_X1)                       0.09       0.41 r
  U246/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U245/ZN (AOI22_X1)                       0.09       0.41 r
  U244/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U241/ZN (AOI22_X1)                       0.09       0.41 r
  U240/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U239/ZN (AOI22_X1)                       0.09       0.41 r
  U238/ZN (INV_X1)                         0.03       0.44 f
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U223/ZN (AOI22_X1)                       0.09       0.41 r
  U222/ZN (INV_X1)                         0.03       0.44 f
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U221/ZN (AOI22_X1)                       0.09       0.41 r
  U220/ZN (INV_X1)                         0.03       0.44 f
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U219/ZN (AOI22_X1)                       0.09       0.41 r
  U218/ZN (INV_X1)                         0.03       0.44 f
  fp_q_reg/D (DFF_X1)                      0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U148/ZN (AOI22_X1)                       0.09       0.41 r
  U147/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U146/ZN (AOI22_X1)                       0.09       0.41 r
  U145/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U144/ZN (AOI22_X1)                       0.09       0.41 r
  U143/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U142/ZN (AOI22_X1)                       0.09       0.41 r
  U141/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U140/ZN (AOI22_X1)                       0.09       0.41 r
  U139/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U138/ZN (AOI22_X1)                       0.09       0.41 r
  U137/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U298/ZN (INV_X4)                         0.04       0.32 f
  U136/ZN (AOI22_X1)                       0.09       0.41 r
  U135/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U296/ZN (INV_X4)                         0.02       0.28 r
  U297/ZN (INV_X4)                         0.04       0.32 f
  U134/ZN (AOI22_X1)                       0.09       0.41 r
  U133/ZN (INV_X1)                         0.03       0.44 f
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.44 f
  data arrival time                                   0.44

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.44
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U20/ZN (AOI22_X1)                        0.09       0.41 r
  U19/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U16/ZN (AOI22_X1)                        0.09       0.41 r
  U15/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U12/ZN (AOI22_X1)                        0.09       0.41 r
  U11/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U8/ZN (AOI22_X1)                         0.09       0.41 r
  U7/ZN (INV_X1)                           0.03       0.43 f
  regDst_q_reg/D (DFF_X1)                  0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U50/ZN (AOI22_X1)                        0.09       0.41 r
  U49/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U28/ZN (AOI22_X1)                        0.09       0.41 r
  U27/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U22/ZN (AOI22_X1)                        0.09       0.41 r
  U21/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U18/ZN (AOI22_X1)                        0.09       0.41 r
  U17/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U14/ZN (AOI22_X1)                        0.09       0.41 r
  U13/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U10/ZN (AOI22_X1)                        0.09       0.41 r
  U9/ZN (INV_X1)                           0.03       0.43 f
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U66/ZN (AOI22_X1)                        0.09       0.41 r
  U65/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U64/ZN (AOI22_X1)                        0.09       0.41 r
  U63/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U62/ZN (AOI22_X1)                        0.09       0.41 r
  U61/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U60/ZN (AOI22_X1)                        0.09       0.41 r
  U59/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U58/ZN (AOI22_X1)                        0.09       0.41 r
  U57/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U56/ZN (AOI22_X1)                        0.09       0.41 r
  U55/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U54/ZN (AOI22_X1)                        0.09       0.41 r
  U53/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U52/ZN (AOI22_X1)                        0.09       0.41 r
  U51/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U48/ZN (AOI22_X1)                        0.09       0.41 r
  U47/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U306/ZN (INV_X4)                         0.03       0.32 f
  U46/ZN (AOI22_X1)                        0.09       0.41 r
  U45/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U44/ZN (AOI22_X1)                        0.09       0.41 r
  U43/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U42/ZN (AOI22_X1)                        0.09       0.41 r
  U41/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U40/ZN (AOI22_X1)                        0.09       0.41 r
  U39/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U38/ZN (AOI22_X1)                        0.09       0.41 r
  U37/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U36/ZN (AOI22_X1)                        0.09       0.41 r
  U35/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U34/ZN (AOI22_X1)                        0.09       0.41 r
  U33/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U32/ZN (AOI22_X1)                        0.09       0.41 r
  U31/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U30/ZN (AOI22_X1)                        0.09       0.41 r
  U29/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U26/ZN (AOI22_X1)                        0.09       0.41 r
  U25/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U305/ZN (INV_X4)                         0.02       0.28 r
  U307/ZN (INV_X4)                         0.03       0.32 f
  U24/ZN (AOI22_X1)                        0.09       0.41 r
  U23/ZN (INV_X1)                          0.03       0.43 f
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.43 f
  data arrival time                                   0.43

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.43
  -----------------------------------------------------------
  slack (MET)                                         0.52


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U265/ZN (AOI22_X1)                       0.04       0.39 f
  U264/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U263/ZN (AOI22_X1)                       0.04       0.39 f
  U262/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U261/ZN (AOI22_X1)                       0.04       0.39 f
  U260/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U259/ZN (AOI22_X1)                       0.04       0.39 f
  U258/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U257/ZN (AOI22_X1)                       0.04       0.39 f
  U256/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U255/ZN (AOI22_X1)                       0.04       0.39 f
  U254/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U253/ZN (AOI22_X1)                       0.04       0.39 f
  U252/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U251/ZN (AOI22_X1)                       0.04       0.39 f
  U250/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U287/ZN (AOI22_X1)                       0.04       0.39 f
  U286/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U285/ZN (AOI22_X1)                       0.04       0.39 f
  U284/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U283/ZN (AOI22_X1)                       0.04       0.39 f
  U282/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U281/ZN (AOI22_X1)                       0.04       0.39 f
  U280/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U279/ZN (AOI22_X1)                       0.04       0.39 f
  U278/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U277/ZN (AOI22_X1)                       0.04       0.39 f
  U276/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U275/ZN (AOI22_X1)                       0.04       0.39 f
  U274/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U273/ZN (AOI22_X1)                       0.04       0.39 f
  U272/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U271/ZN (AOI22_X1)                       0.04       0.39 f
  U270/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U269/ZN (AOI22_X1)                       0.04       0.39 f
  U268/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U300/ZN (INV_X4)                         0.02       0.27 f
  U294/ZN (INV_X4)                         0.08       0.35 r
  U267/ZN (AOI22_X1)                       0.04       0.39 f
  U266/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.53


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U265/ZN (AOI22_X1)                       0.04       0.38 f
  U264/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U263/ZN (AOI22_X1)                       0.04       0.38 f
  U262/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U261/ZN (AOI22_X1)                       0.04       0.38 f
  U260/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U259/ZN (AOI22_X1)                       0.04       0.38 f
  U258/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U257/ZN (AOI22_X1)                       0.04       0.38 f
  U256/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U255/ZN (AOI22_X1)                       0.04       0.38 f
  U254/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U253/ZN (AOI22_X1)                       0.04       0.38 f
  U252/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U251/ZN (AOI22_X1)                       0.04       0.38 f
  U250/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U287/ZN (AOI22_X1)                       0.04       0.38 f
  U286/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U285/ZN (AOI22_X1)                       0.04       0.38 f
  U284/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U283/ZN (AOI22_X1)                       0.04       0.38 f
  U282/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U281/ZN (AOI22_X1)                       0.04       0.38 f
  U280/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U279/ZN (AOI22_X1)                       0.04       0.38 f
  U278/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U277/ZN (AOI22_X1)                       0.04       0.38 f
  U276/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U275/ZN (AOI22_X1)                       0.04       0.38 f
  U274/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U273/ZN (AOI22_X1)                       0.04       0.38 f
  U272/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U271/ZN (AOI22_X1)                       0.04       0.38 f
  U270/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U269/ZN (AOI22_X1)                       0.04       0.38 f
  U268/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U300/ZN (INV_X4)                         0.02       0.26 f
  U294/ZN (INV_X4)                         0.08       0.34 r
  U267/ZN (AOI22_X1)                       0.04       0.38 f
  U266/ZN (INV_X1)                         0.04       0.42 r
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.42 r
  data arrival time                                   0.42

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.42
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U217/ZN (OAI21_X1)                       0.03       0.03 f
  U216/ZN (INV_X1)                         0.15       0.18 r
  U215/ZN (NOR2_X1)                        0.06       0.24 f
  U214/ZN (AOI221_X1)                      0.12       0.36 r
  U213/ZN (INV_X1)                         0.03       0.39 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U217/ZN (OAI21_X1)                       0.03       0.03 f
  U216/ZN (INV_X1)                         0.15       0.18 r
  U215/ZN (NOR2_X1)                        0.06       0.24 f
  U170/ZN (AOI221_X1)                      0.12       0.36 r
  U169/ZN (INV_X1)                         0.03       0.39 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U217/ZN (OAI21_X1)                       0.03       0.03 f
  U216/ZN (INV_X1)                         0.15       0.18 r
  U215/ZN (NOR2_X1)                        0.06       0.24 f
  U162/ZN (AOI221_X1)                      0.12       0.36 r
  U161/ZN (INV_X1)                         0.03       0.39 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.39 f
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.54


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U217/ZN (OAI21_X1)                       0.03       0.03 f
  U216/ZN (INV_X1)                         0.15       0.18 r
  U215/ZN (NOR2_X1)                        0.06       0.24 f
  U214/ZN (AOI221_X1)                      0.12       0.36 r
  U213/ZN (INV_X1)                         0.03       0.38 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U217/ZN (OAI21_X1)                       0.03       0.03 f
  U216/ZN (INV_X1)                         0.15       0.18 r
  U215/ZN (NOR2_X1)                        0.06       0.24 f
  U170/ZN (AOI221_X1)                      0.12       0.36 r
  U169/ZN (INV_X1)                         0.03       0.38 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U217/ZN (OAI21_X1)                       0.03       0.03 f
  U216/ZN (INV_X1)                         0.15       0.18 r
  U215/ZN (NOR2_X1)                        0.06       0.24 f
  U162/ZN (AOI221_X1)                      0.12       0.36 r
  U161/ZN (INV_X1)                         0.03       0.38 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.38 f
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U170/ZN (AOI221_X1)                      0.14       0.34 r
  U169/ZN (INV_X1)                         0.03       0.36 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U215/ZN (NOR2_X1)                        0.10       0.30 r
  U170/ZN (AOI221_X1)                      0.05       0.34 f
  U169/ZN (INV_X1)                         0.04       0.39 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U215/ZN (NOR2_X1)                        0.10       0.30 r
  U214/ZN (AOI221_X1)                      0.05       0.34 f
  U213/ZN (INV_X1)                         0.04       0.39 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U215/ZN (NOR2_X1)                        0.10       0.30 r
  U162/ZN (AOI221_X1)                      0.05       0.34 f
  U161/ZN (INV_X1)                         0.04       0.39 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.39 r
  data arrival time                                   0.39

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.39
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U170/ZN (AOI221_X1)                      0.14       0.33 r
  U169/ZN (INV_X1)                         0.03       0.36 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U215/ZN (NOR2_X1)                        0.10       0.29 r
  U170/ZN (AOI221_X1)                      0.05       0.34 f
  U169/ZN (INV_X1)                         0.04       0.38 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U215/ZN (NOR2_X1)                        0.10       0.29 r
  U214/ZN (AOI221_X1)                      0.05       0.34 f
  U213/ZN (INV_X1)                         0.04       0.38 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U215/ZN (NOR2_X1)                        0.10       0.29 r
  U162/ZN (AOI221_X1)                      0.05       0.34 f
  U161/ZN (INV_X1)                         0.04       0.38 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.38 r
  data arrival time                                   0.38

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.38
  -----------------------------------------------------------
  slack (MET)                                         0.57


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U170/ZN (AOI221_X1)                      0.07       0.33 f
  U169/ZN (INV_X1)                         0.04       0.37 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U301/ZN (INV_X4)                         0.09       0.14 f
  U289/ZN (NAND2_X1)                       0.07       0.21 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.25 r
  U309/ZN (INV_X4)                         0.02       0.26 f
  U150/ZN (AOI22_X1)                       0.08       0.34 r
  U149/ZN (INV_X1)                         0.03       0.37 f
  link_q_reg/D (DFF_X1)                    0.00       0.37 f
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U170/ZN (AOI221_X1)                      0.14       0.31 r
  U169/ZN (INV_X1)                         0.03       0.34 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U215/ZN (NOR2_X1)                        0.10       0.27 r
  U170/ZN (AOI221_X1)                      0.05       0.32 f
  U169/ZN (INV_X1)                         0.04       0.37 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.37 r
  data arrival time                                   0.37

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.37
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U164/ZN (AOI22_X1)                       0.06       0.31 f
  U163/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U160/ZN (AOI22_X1)                       0.06       0.31 f
  U159/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U158/ZN (AOI22_X1)                       0.06       0.31 f
  U157/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U156/ZN (AOI22_X1)                       0.06       0.31 f
  U155/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U154/ZN (AOI22_X1)                       0.06       0.31 f
  U153/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U152/ZN (AOI22_X1)                       0.06       0.31 f
  U151/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U168/ZN (AOI22_X1)                       0.06       0.31 f
  U167/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U6/ZN (AOI22_X1)                         0.06       0.31 f
  U5/ZN (INV_X1)                           0.04       0.35 r
  regWr_q_reg/D (DFFR_X1)                  0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U214/ZN (AOI221_X1)                      0.13       0.31 r
  U213/ZN (INV_X1)                         0.03       0.34 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U162/ZN (AOI221_X1)                      0.13       0.31 r
  U161/ZN (INV_X1)                         0.03       0.34 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U215/ZN (NOR2_X1)                        0.10       0.27 r
  U214/ZN (AOI221_X1)                      0.05       0.32 f
  U213/ZN (INV_X1)                         0.04       0.36 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U215/ZN (NOR2_X1)                        0.10       0.27 r
  U162/ZN (AOI221_X1)                      0.05       0.32 f
  U161/ZN (INV_X1)                         0.04       0.36 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U170/ZN (AOI221_X1)                      0.07       0.32 f
  U169/ZN (INV_X1)                         0.04       0.36 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U301/ZN (INV_X4)                         0.09       0.13 f
  U289/ZN (NAND2_X1)                       0.07       0.20 r
  U292/ZN (INV_X4)                         0.01       0.22 f
  U299/ZN (INV_X4)                         0.02       0.24 r
  U309/ZN (INV_X4)                         0.02       0.25 f
  U150/ZN (AOI22_X1)                       0.08       0.34 r
  U149/ZN (INV_X1)                         0.03       0.36 f
  link_q_reg/D (DFF_X1)                    0.00       0.36 f
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U214/ZN (AOI221_X1)                      0.13       0.31 r
  U213/ZN (INV_X1)                         0.03       0.34 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U162/ZN (AOI221_X1)                      0.13       0.31 r
  U161/ZN (INV_X1)                         0.03       0.34 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.34 f
  data arrival time                                   0.34

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.34
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U164/ZN (AOI22_X1)                       0.06       0.31 f
  U163/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U160/ZN (AOI22_X1)                       0.06       0.31 f
  U159/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U158/ZN (AOI22_X1)                       0.06       0.31 f
  U157/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U156/ZN (AOI22_X1)                       0.06       0.31 f
  U155/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U154/ZN (AOI22_X1)                       0.06       0.31 f
  U153/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U152/ZN (AOI22_X1)                       0.06       0.31 f
  U151/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U168/ZN (AOI22_X1)                       0.06       0.31 f
  U167/ZN (INV_X1)                         0.04       0.35 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.04       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.10 f
  U216/ZN (INV_X1)                         0.15       0.25 r
  U6/ZN (AOI22_X1)                         0.06       0.31 f
  U5/ZN (INV_X1)                           0.04       0.35 r
  regWr_q_reg/D (DFFR_X1)                  0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.07       0.07 r
  U216/ZN (INV_X1)                         0.10       0.17 f
  U170/ZN (AOI221_X1)                      0.14       0.31 r
  U169/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.07       0.07 r
  U216/ZN (INV_X1)                         0.10       0.17 f
  U215/ZN (NOR2_X1)                        0.10       0.26 r
  U170/ZN (AOI221_X1)                      0.05       0.31 f
  U169/ZN (INV_X1)                         0.04       0.36 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.07       0.07 r
  U216/ZN (INV_X1)                         0.10       0.17 f
  U215/ZN (NOR2_X1)                        0.10       0.26 r
  U214/ZN (AOI221_X1)                      0.05       0.31 f
  U213/ZN (INV_X1)                         0.04       0.36 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.07       0.07 r
  U216/ZN (INV_X1)                         0.10       0.17 f
  U215/ZN (NOR2_X1)                        0.10       0.26 r
  U162/ZN (AOI221_X1)                      0.05       0.31 f
  U161/ZN (INV_X1)                         0.04       0.36 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.36 r
  data arrival time                                   0.36

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.36
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.25 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U150/ZN (AOI22_X1)                       0.04       0.32 f
  U149/ZN (INV_X1)                         0.04       0.35 r
  link_q_reg/D (DFF_X1)                    0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U301/ZN (INV_X4)                         0.14       0.17 r
  U289/ZN (NAND2_X1)                       0.05       0.22 f
  U292/ZN (INV_X4)                         0.02       0.24 r
  U299/ZN (INV_X4)                         0.01       0.26 f
  U309/ZN (INV_X4)                         0.02       0.28 r
  U150/ZN (AOI22_X1)                       0.04       0.31 f
  U149/ZN (INV_X1)                         0.04       0.35 r
  link_q_reg/D (DFF_X1)                    0.00       0.35 r
  data arrival time                                   0.35

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.35
  -----------------------------------------------------------
  slack (MET)                                         0.60


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U164/ZN (AOI22_X1)                       0.11       0.31 r
  U163/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U160/ZN (AOI22_X1)                       0.11       0.31 r
  U159/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U158/ZN (AOI22_X1)                       0.11       0.31 r
  U157/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U156/ZN (AOI22_X1)                       0.11       0.31 r
  U155/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U154/ZN (AOI22_X1)                       0.11       0.31 r
  U153/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U152/ZN (AOI22_X1)                       0.11       0.31 r
  U151/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U168/ZN (AOI22_X1)                       0.11       0.31 r
  U167/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U6/ZN (AOI22_X1)                         0.11       0.31 r
  U5/ZN (INV_X1)                           0.03       0.33 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U164/ZN (AOI22_X1)                       0.11       0.30 r
  U163/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U160/ZN (AOI22_X1)                       0.11       0.30 r
  U159/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U158/ZN (AOI22_X1)                       0.11       0.30 r
  U157/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U156/ZN (AOI22_X1)                       0.11       0.30 r
  U155/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U154/ZN (AOI22_X1)                       0.11       0.30 r
  U153/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U152/ZN (AOI22_X1)                       0.11       0.30 r
  U151/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U168/ZN (AOI22_X1)                       0.11       0.30 r
  U167/ZN (INV_X1)                         0.03       0.33 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U216/ZN (INV_X1)                         0.10       0.20 f
  U6/ZN (AOI22_X1)                         0.11       0.30 r
  U5/ZN (INV_X1)                           0.03       0.33 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U308/ZN (INV_X4)                         0.08       0.16 f
  U214/ZN (AOI221_X1)                      0.13       0.29 r
  U213/ZN (INV_X1)                         0.03       0.32 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U308/ZN (INV_X4)                         0.08       0.16 f
  U162/ZN (AOI221_X1)                      0.13       0.29 r
  U161/ZN (INV_X1)                         0.03       0.32 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.32 f
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U287/ZN (AOI22_X1)                       0.09       0.31 r
  U286/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U285/ZN (AOI22_X1)                       0.09       0.31 r
  U284/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U283/ZN (AOI22_X1)                       0.09       0.31 r
  U282/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U281/ZN (AOI22_X1)                       0.09       0.31 r
  U280/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U279/ZN (AOI22_X1)                       0.09       0.31 r
  U278/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U277/ZN (AOI22_X1)                       0.09       0.31 r
  U276/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U275/ZN (AOI22_X1)                       0.09       0.31 r
  U274/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U273/ZN (AOI22_X1)                       0.09       0.31 r
  U272/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U271/ZN (AOI22_X1)                       0.09       0.31 r
  U270/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U269/ZN (AOI22_X1)                       0.09       0.31 r
  U268/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: rst (input port clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  rst (in)                                 0.00       0.00 f
  U289/ZN (NAND2_X1)                       0.03       0.04 r
  U292/ZN (INV_X4)                         0.01       0.05 f
  U299/ZN (INV_X4)                         0.02       0.07 r
  U300/ZN (INV_X4)                         0.02       0.09 f
  U294/ZN (INV_X4)                         0.08       0.17 r
  U293/ZN (INV_X4)                         0.04       0.22 f
  U267/ZN (AOI22_X1)                       0.09       0.31 r
  U266/ZN (INV_X1)                         0.03       0.33 f
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.33 f
  data arrival time                                   0.33

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.33
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.07       0.07 r
  U308/ZN (INV_X4)                         0.08       0.15 f
  U214/ZN (AOI221_X1)                      0.13       0.28 r
  U213/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[1] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.07       0.07 r
  U308/ZN (INV_X4)                         0.08       0.15 f
  U162/ZN (AOI221_X1)                      0.13       0.28 r
  U161/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U164/ZN (AOI22_X1)                       0.11       0.28 r
  U163/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U160/ZN (AOI22_X1)                       0.11       0.28 r
  U159/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U158/ZN (AOI22_X1)                       0.11       0.28 r
  U157/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U156/ZN (AOI22_X1)                       0.11       0.28 r
  U155/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U154/ZN (AOI22_X1)                       0.11       0.28 r
  U153/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U152/ZN (AOI22_X1)                       0.11       0.28 r
  U151/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U168/ZN (AOI22_X1)                       0.11       0.28 r
  U167/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U217/ZN (OAI21_X1)                       0.08       0.08 r
  U216/ZN (INV_X1)                         0.10       0.18 f
  U6/ZN (AOI22_X1)                         0.11       0.28 r
  U5/ZN (INV_X1)                           0.03       0.31 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U192/ZN (AOI22_X1)                       0.10       0.28 r
  U191/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U212/ZN (AOI22_X1)                       0.10       0.28 r
  U211/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U210/ZN (AOI22_X1)                       0.10       0.28 r
  U209/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U208/ZN (AOI22_X1)                       0.10       0.28 r
  U207/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U206/ZN (AOI22_X1)                       0.10       0.28 r
  U205/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U204/ZN (AOI22_X1)                       0.10       0.28 r
  U203/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U202/ZN (AOI22_X1)                       0.10       0.28 r
  U201/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U200/ZN (AOI22_X1)                       0.10       0.28 r
  U199/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U198/ZN (AOI22_X1)                       0.10       0.28 r
  U197/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U196/ZN (AOI22_X1)                       0.10       0.28 r
  U195/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U194/ZN (AOI22_X1)                       0.10       0.28 r
  U193/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U190/ZN (AOI22_X1)                       0.10       0.28 r
  U189/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U188/ZN (AOI22_X1)                       0.10       0.28 r
  U187/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U186/ZN (AOI22_X1)                       0.10       0.28 r
  U185/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U184/ZN (AOI22_X1)                       0.10       0.28 r
  U183/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U182/ZN (AOI22_X1)                       0.10       0.28 r
  U181/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U180/ZN (AOI22_X1)                       0.10       0.28 r
  U179/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U178/ZN (AOI22_X1)                       0.10       0.28 r
  U177/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U176/ZN (AOI22_X1)                       0.10       0.28 r
  U175/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U174/ZN (AOI22_X1)                       0.10       0.28 r
  U173/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U172/ZN (AOI22_X1)                       0.10       0.28 r
  U171/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U166/ZN (AOI22_X1)                       0.10       0.28 r
  U165/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[0] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U4/ZN (AOI22_X1)                         0.10       0.28 r
  U3/ZN (INV_X1)                           0.03       0.30 f
  valid_q_reg/D (DFFR_X1)                  0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U214/ZN (AOI221_X1)                      0.06       0.28 f
  U213/ZN (INV_X1)                         0.04       0.32 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U162/ZN (AOI221_X1)                      0.06       0.28 f
  U161/ZN (INV_X1)                         0.04       0.32 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.32 r
  data arrival time                                   0.32

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.32
  -----------------------------------------------------------
  slack (MET)                                         0.63


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U192/ZN (AOI22_X1)                       0.05       0.27 f
  U191/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U212/ZN (AOI22_X1)                       0.05       0.27 f
  U211/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U210/ZN (AOI22_X1)                       0.05       0.27 f
  U209/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U208/ZN (AOI22_X1)                       0.05       0.27 f
  U207/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U206/ZN (AOI22_X1)                       0.05       0.27 f
  U205/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U204/ZN (AOI22_X1)                       0.05       0.27 f
  U203/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U202/ZN (AOI22_X1)                       0.05       0.27 f
  U201/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U200/ZN (AOI22_X1)                       0.05       0.27 f
  U199/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U198/ZN (AOI22_X1)                       0.05       0.27 f
  U197/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U196/ZN (AOI22_X1)                       0.05       0.27 f
  U195/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U194/ZN (AOI22_X1)                       0.05       0.27 f
  U193/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U190/ZN (AOI22_X1)                       0.05       0.27 f
  U189/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U188/ZN (AOI22_X1)                       0.05       0.27 f
  U187/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U186/ZN (AOI22_X1)                       0.05       0.27 f
  U185/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U184/ZN (AOI22_X1)                       0.05       0.27 f
  U183/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U182/ZN (AOI22_X1)                       0.05       0.27 f
  U181/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U180/ZN (AOI22_X1)                       0.05       0.27 f
  U179/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U178/ZN (AOI22_X1)                       0.05       0.27 f
  U177/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U176/ZN (AOI22_X1)                       0.05       0.27 f
  U175/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U174/ZN (AOI22_X1)                       0.05       0.27 f
  U173/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U172/ZN (AOI22_X1)                       0.05       0.27 f
  U171/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U166/ZN (AOI22_X1)                       0.05       0.27 f
  U165/ZN (INV_X1)                         0.04       0.31 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[0] (input port clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  ctrl[0] (in)                             0.00       0.00 f
  U291/ZN (NAND2_X1)                       0.05       0.05 r
  U217/ZN (OAI21_X1)                       0.05       0.11 f
  U308/ZN (INV_X4)                         0.11       0.22 r
  U4/ZN (AOI22_X1)                         0.05       0.27 f
  U3/ZN (INV_X1)                           0.04       0.31 r
  valid_q_reg/D (DFFR_X1)                  0.00       0.31 r
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U192/ZN (AOI22_X1)                       0.10       0.28 r
  U191/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U212/ZN (AOI22_X1)                       0.10       0.28 r
  U211/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U210/ZN (AOI22_X1)                       0.10       0.28 r
  U209/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U208/ZN (AOI22_X1)                       0.10       0.28 r
  U207/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U206/ZN (AOI22_X1)                       0.10       0.28 r
  U205/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U204/ZN (AOI22_X1)                       0.10       0.28 r
  U203/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: ctrl[1] (input port clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: in2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 r
  ctrl[1] (in)                             0.00       0.00 r
  U291/ZN (NAND2_X1)                       0.03       0.03 f
  U217/ZN (OAI21_X1)                       0.07       0.10 r
  U308/ZN (INV_X4)                         0.08       0.18 f
  U202/ZN (AOI22_X1)                       0.10       0.28 r
  U201/ZN (INV_X1)                         0.03       0.30 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.30 f
  data arrival time                                   0.30

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.30
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[1] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[3] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[5] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[6] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[7] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[8] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  instr_q[9] (out)                         0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[10] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[11] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[12] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[13] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[14] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[15] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[16] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[17] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[18] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[19] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[20] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[21] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[22] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[23] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[24] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[25] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[26] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[27] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[28] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[29] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[30] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  instr_q[31] (out)                        0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  regWr_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  valid_q (out)                            0.00       0.18 f
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.82


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.17       0.17 f
  instr_q[0] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.17       0.17 f
  instr_q[2] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.17       0.17 f
  instr_q[4] (out)                         0.00       0.17 f
  data arrival time                                   0.17

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.17
  -----------------------------------------------------------
  slack (MET)                                         0.83


  Startpoint: aluRes_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_0_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[0] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_1_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[1] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_2_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[2] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_3_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[3] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_4_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[4] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_5_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[5] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_6_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[6] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_7_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[7] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_8_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[8] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_9_/Q (DFF_X1)               0.16       0.16 f
  aluRes_q[9] (out)                        0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_10_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[10] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_11_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[11] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_12_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[12] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_13_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[13] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_14_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[14] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_15_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[15] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_16_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[16] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_17_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[17] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_18_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[18] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_19_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[19] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_20_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[20] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_21_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[21] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_22_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[22] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_23_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[23] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_24_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[24] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_25_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[25] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_26_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[26] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_27_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[27] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_28_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[28] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_29_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[29] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_30_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[30] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: aluRes_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_31_/Q (DFF_X1)              0.16       0.16 f
  aluRes_q[31] (out)                       0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: dSize_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_0_/Q (DFF_X1)                0.16       0.16 f
  dSize_q[0] (out)                         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: dSize_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_1_/Q (DFF_X1)                0.16       0.16 f
  dSize_q[1] (out)                         0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fp_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fp_q_reg/CK (DFF_X1)                     0.00       0.00 r
  fp_q_reg/Q (DFF_X1)                      0.16       0.16 f
  fp_q (out)                               0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFF_X1)                   0.00       0.00 r
  link_q_reg/Q (DFF_X1)                    0.16       0.16 f
  link_q (out)                             0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_0_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[0] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_1_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[1] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_2_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[2] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_3_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[3] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_4_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[4] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_5_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[5] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_6_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[6] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_7_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[7] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_8_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[8] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_9_/Q (DFF_X1)            0.16       0.16 f
  memRdData_q[9] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_10_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[10] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_11_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[11] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_12_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[12] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_13_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[13] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_14_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[14] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_15_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[15] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_16_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[16] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_17_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[17] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_18_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[18] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_19_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[19] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_20_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[20] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_21_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[21] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_22_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[22] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_23_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[23] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_24_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[24] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_25_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[25] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_26_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[26] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_27_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[27] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_28_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[28] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_29_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[29] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_30_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[30] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRdData_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_31_/Q (DFF_X1)           0.16       0.16 f
  memRdData_q[31] (out)                    0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFF_X1)                  0.00       0.00 r
  memRd_q_reg/Q (DFF_X1)                   0.16       0.16 f
  memRd_q (out)                            0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: rd_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_0_/Q (DFF_X1)                   0.16       0.16 f
  rd_q[0] (out)                            0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: rd_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_1_/Q (DFF_X1)                   0.16       0.16 f
  rd_q[1] (out)                            0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: rd_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_2_/Q (DFF_X1)                   0.16       0.16 f
  rd_q[2] (out)                            0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: rd_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_3_/Q (DFF_X1)                   0.16       0.16 f
  rd_q[3] (out)                            0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: rd_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_4_/Q (DFF_X1)                   0.16       0.16 f
  rd_q[4] (out)                            0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_0_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[0] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_1_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[1] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_2_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[2] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_3_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[3] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_4_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[4] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_5_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[5] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_6_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[6] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_7_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[7] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_8_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[8] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_9_/Q (DFF_X1)             0.16       0.16 f
  reg31Val_q[9] (out)                      0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_10_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[10] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_11_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[11] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_12_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[12] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_13_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[13] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_14_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[14] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_15_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[15] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_16_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[16] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_17_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[17] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_18_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[18] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_19_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[19] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_20_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[20] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_21_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[21] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_22_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[22] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_23_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[23] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_24_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[24] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_25_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[25] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_26_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[26] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_27_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[27] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_28_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[28] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_29_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[29] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_30_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[30] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: reg31Val_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_31_/Q (DFF_X1)            0.16       0.16 f
  reg31Val_q[31] (out)                     0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: regDst_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regDst_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regDst_q_reg/CK (DFF_X1)                 0.00       0.00 r
  regDst_q_reg/Q (DFF_X1)                  0.16       0.16 f
  regDst_q (out)                           0.00       0.16 f
  data arrival time                                   0.16

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.16
  -----------------------------------------------------------
  slack (MET)                                         0.84


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[1] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[3] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[5] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[5] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[6] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[6] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[7] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[7] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[8] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[8] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[9] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  instr_q[9] (out)                         0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[10] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[11] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[12] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[13] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[14] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[15] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[16] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[17] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[18] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[19] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[20] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[21] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[22] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[23] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[24] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[25] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[26] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[27] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[28] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[29] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[30] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  instr_q[31] (out)                        0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  regWr_q (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  valid_q (out)                            0.00       0.10 r
  data arrival time                                   0.10

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.10
  -----------------------------------------------------------
  slack (MET)                                         0.89


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.09       0.09 r
  instr_q[0] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.09       0.09 r
  instr_q[2] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.09       0.09 r
  instr_q[4] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_0_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[0] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_1_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[1] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_2_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[2] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_3_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[3] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_4_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[4] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_5_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[5] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_6_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[6] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_7_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[7] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_8_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[8] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_9_/Q (DFF_X1)               0.09       0.09 r
  aluRes_q[9] (out)                        0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_10_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[10] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_11_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[11] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_12_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[12] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_13_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[13] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_14_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[14] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_15_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[15] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_16_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[16] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_17_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[17] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_18_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[18] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_19_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[19] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_20_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[20] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_21_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[21] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_22_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[22] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_23_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[23] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_24_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[24] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_25_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[25] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_26_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[26] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_27_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[27] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_28_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[28] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_29_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[29] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_30_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[30] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: aluRes_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_31_/Q (DFF_X1)              0.09       0.09 r
  aluRes_q[31] (out)                       0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: dSize_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_0_/Q (DFF_X1)                0.09       0.09 r
  dSize_q[0] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: dSize_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_1_/Q (DFF_X1)                0.09       0.09 r
  dSize_q[1] (out)                         0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fp_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fp_q_reg/CK (DFF_X1)                     0.00       0.00 r
  fp_q_reg/Q (DFF_X1)                      0.09       0.09 r
  fp_q (out)                               0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFF_X1)                   0.00       0.00 r
  link_q_reg/Q (DFF_X1)                    0.09       0.09 r
  link_q (out)                             0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_0_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[0] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_1_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[1] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_2_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[2] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_3_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[3] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_4_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[4] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_5_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[5] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_6_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[6] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_7_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[7] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_8_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[8] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_9_/Q (DFF_X1)            0.09       0.09 r
  memRdData_q[9] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_10_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[10] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_11_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[11] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_12_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[12] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_13_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[13] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_14_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[14] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_15_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[15] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_16_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[16] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_17_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[17] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_18_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[18] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_19_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[19] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_20_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[20] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_21_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[21] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_22_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[22] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_23_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[23] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_24_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[24] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_25_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[25] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_26_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[26] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_27_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[27] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_28_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[28] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_29_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[29] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_30_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[30] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRdData_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_31_/Q (DFF_X1)           0.09       0.09 r
  memRdData_q[31] (out)                    0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFF_X1)                  0.00       0.00 r
  memRd_q_reg/Q (DFF_X1)                   0.09       0.09 r
  memRd_q (out)                            0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[0] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_0_/Q (DFF_X1)                   0.09       0.09 r
  rd_q[0] (out)                            0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[1] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_1_/Q (DFF_X1)                   0.09       0.09 r
  rd_q[1] (out)                            0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[2] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_2_/Q (DFF_X1)                   0.09       0.09 r
  rd_q[2] (out)                            0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[3] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_3_/Q (DFF_X1)                   0.09       0.09 r
  rd_q[3] (out)                            0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: rd_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q[4] (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_4_/Q (DFF_X1)                   0.09       0.09 r
  rd_q[4] (out)                            0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[0]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_0_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[0] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[1]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_1_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[1] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[2]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_2_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[2] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[3]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_3_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[3] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[4]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_4_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[4] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[5]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_5_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[5] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[6]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_6_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[6] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[7]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_7_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[7] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[8]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_8_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[8] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[9]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_9_/Q (DFF_X1)             0.09       0.09 r
  reg31Val_q[9] (out)                      0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[10]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_10_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[10] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[11]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_11_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[11] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[12]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_12_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[12] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[13]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_13_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[13] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[14]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_14_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[14] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[15]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_15_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[15] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[16]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_16_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[16] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[17]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_17_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[17] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[18]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_18_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[18] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[19]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_19_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[19] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[20]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_20_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[20] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[21]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_21_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[21] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[22]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_22_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[22] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[23]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_23_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[23] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[24]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_24_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[24] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[25]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_25_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[25] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[26]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_26_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[26] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[27]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_27_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[27] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[28]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_28_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[28] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[29]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_29_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[29] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[30]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_30_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[30] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: reg31Val_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q[31]
            (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_31_/Q (DFF_X1)            0.09       0.09 r
  reg31Val_q[31] (out)                     0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: regDst_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regDst_q (output port clocked by clk)
  Path Group: reg2out
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regDst_q_reg/CK (DFF_X1)                 0.00       0.00 r
  regDst_q_reg/Q (DFF_X1)                  0.09       0.09 r
  regDst_q (out)                           0.00       0.09 r
  data arrival time                                   0.09

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  output external delay                    0.00       1.00
  data required time                                  1.00
  -----------------------------------------------------------
  data required time                                  1.00
  data arrival time                                  -0.09
  -----------------------------------------------------------
  slack (MET)                                         0.91


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.17       0.17 f
  U214/ZN (AOI221_X1)                      0.11       0.28 r
  U213/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.17       0.17 f
  U170/ZN (AOI221_X1)                      0.11       0.28 r
  U169/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.17       0.17 f
  U162/ZN (AOI221_X1)                      0.11       0.28 r
  U161/ZN (INV_X1)                         0.03       0.31 f
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.31 f
  data arrival time                                   0.31

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.07       0.93
  data required time                                  0.93
  -----------------------------------------------------------
  data required time                                  0.93
  data arrival time                                  -0.31
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.18       0.18 f
  U192/ZN (AOI22_X1)                       0.08       0.25 r
  U191/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.18       0.18 f
  U164/ZN (AOI22_X1)                       0.08       0.25 r
  U163/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.18       0.18 f
  U160/ZN (AOI22_X1)                       0.08       0.25 r
  U159/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.18       0.18 f
  U158/ZN (AOI22_X1)                       0.08       0.25 r
  U157/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.18       0.18 f
  U156/ZN (AOI22_X1)                       0.08       0.25 r
  U155/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.18       0.18 f
  U154/ZN (AOI22_X1)                       0.08       0.25 r
  U153/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.18       0.18 f
  U152/ZN (AOI22_X1)                       0.08       0.25 r
  U151/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.18       0.18 f
  U212/ZN (AOI22_X1)                       0.08       0.25 r
  U211/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.18       0.18 f
  U210/ZN (AOI22_X1)                       0.08       0.25 r
  U209/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.18       0.18 f
  U208/ZN (AOI22_X1)                       0.08       0.25 r
  U207/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.18       0.18 f
  U206/ZN (AOI22_X1)                       0.08       0.25 r
  U205/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.18       0.18 f
  U204/ZN (AOI22_X1)                       0.08       0.25 r
  U203/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.18       0.18 f
  U202/ZN (AOI22_X1)                       0.08       0.25 r
  U201/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.18       0.18 f
  U200/ZN (AOI22_X1)                       0.08       0.25 r
  U199/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.18       0.18 f
  U198/ZN (AOI22_X1)                       0.08       0.25 r
  U197/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.18       0.18 f
  U196/ZN (AOI22_X1)                       0.08       0.25 r
  U195/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.18       0.18 f
  U194/ZN (AOI22_X1)                       0.08       0.25 r
  U193/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.18       0.18 f
  U190/ZN (AOI22_X1)                       0.08       0.25 r
  U189/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.18       0.18 f
  U188/ZN (AOI22_X1)                       0.08       0.25 r
  U187/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.18       0.18 f
  U186/ZN (AOI22_X1)                       0.08       0.25 r
  U185/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.18       0.18 f
  U184/ZN (AOI22_X1)                       0.08       0.25 r
  U183/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.18       0.18 f
  U182/ZN (AOI22_X1)                       0.08       0.25 r
  U181/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.18       0.18 f
  U180/ZN (AOI22_X1)                       0.08       0.25 r
  U179/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.18       0.18 f
  U178/ZN (AOI22_X1)                       0.08       0.25 r
  U177/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.18       0.18 f
  U176/ZN (AOI22_X1)                       0.08       0.25 r
  U175/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.18       0.18 f
  U174/ZN (AOI22_X1)                       0.08       0.25 r
  U173/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.18       0.18 f
  U172/ZN (AOI22_X1)                       0.08       0.25 r
  U171/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.18       0.18 f
  U168/ZN (AOI22_X1)                       0.08       0.25 r
  U167/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.18       0.18 f
  U166/ZN (AOI22_X1)                       0.08       0.25 r
  U165/ZN (INV_X1)                         0.03       0.28 f
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U6/ZN (AOI22_X1)                         0.08       0.25 r
  U5/ZN (INV_X1)                           0.03       0.28 f
  regWr_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.18       0.18 f
  U4/ZN (AOI22_X1)                         0.08       0.25 r
  U3/ZN (INV_X1)                           0.03       0.28 f
  valid_q_reg/D (DFFR_X1)                  0.00       0.28 f
  data arrival time                                   0.28

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.28
  -----------------------------------------------------------
  slack (MET)                                         0.66


  Startpoint: memRdData_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_1_/Q (DFF_X1)            0.16       0.16 f
  U126/ZN (AOI22_X1)                       0.06       0.21 r
  U125/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_2_/Q (DFF_X1)            0.16       0.16 f
  U104/ZN (AOI22_X1)                       0.06       0.21 r
  U103/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_3_/Q (DFF_X1)            0.16       0.16 f
  U98/ZN (AOI22_X1)                        0.06       0.21 r
  U97/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_4_/Q (DFF_X1)            0.16       0.16 f
  U96/ZN (AOI22_X1)                        0.06       0.21 r
  U95/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_5_/Q (DFF_X1)            0.16       0.16 f
  U94/ZN (AOI22_X1)                        0.06       0.21 r
  U93/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_6_/Q (DFF_X1)            0.16       0.16 f
  U92/ZN (AOI22_X1)                        0.06       0.21 r
  U91/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_7_/Q (DFF_X1)            0.16       0.16 f
  U90/ZN (AOI22_X1)                        0.06       0.21 r
  U89/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_8_/Q (DFF_X1)            0.16       0.16 f
  U88/ZN (AOI22_X1)                        0.06       0.21 r
  U87/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_9_/Q (DFF_X1)            0.16       0.16 f
  U86/ZN (AOI22_X1)                        0.06       0.21 r
  U85/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_19_/Q (DFF_X1)           0.16       0.16 f
  U128/ZN (AOI22_X1)                       0.06       0.21 r
  U127/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_20_/Q (DFF_X1)           0.16       0.16 f
  U124/ZN (AOI22_X1)                       0.06       0.21 r
  U123/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_21_/Q (DFF_X1)           0.16       0.16 f
  U122/ZN (AOI22_X1)                       0.06       0.21 r
  U121/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_22_/Q (DFF_X1)           0.16       0.16 f
  U120/ZN (AOI22_X1)                       0.06       0.21 r
  U119/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_23_/Q (DFF_X1)           0.16       0.16 f
  U118/ZN (AOI22_X1)                       0.06       0.21 r
  U117/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_24_/Q (DFF_X1)           0.16       0.16 f
  U116/ZN (AOI22_X1)                       0.06       0.21 r
  U115/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_25_/Q (DFF_X1)           0.16       0.16 f
  U114/ZN (AOI22_X1)                       0.06       0.21 r
  U113/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_26_/Q (DFF_X1)           0.16       0.16 f
  U112/ZN (AOI22_X1)                       0.06       0.21 r
  U111/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_27_/Q (DFF_X1)           0.16       0.16 f
  U110/ZN (AOI22_X1)                       0.06       0.21 r
  U109/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_28_/Q (DFF_X1)           0.16       0.16 f
  U108/ZN (AOI22_X1)                       0.06       0.21 r
  U107/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_29_/Q (DFF_X1)           0.16       0.16 f
  U106/ZN (AOI22_X1)                       0.06       0.21 r
  U105/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_30_/Q (DFF_X1)           0.16       0.16 f
  U102/ZN (AOI22_X1)                       0.06       0.21 r
  U101/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_31_/Q (DFF_X1)           0.16       0.16 f
  U100/ZN (AOI22_X1)                       0.06       0.21 r
  U99/ZN (INV_X1)                          0.03       0.24 f
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFF_X1)                  0.00       0.00 r
  memRd_q_reg/Q (DFF_X1)                   0.16       0.16 f
  U84/ZN (AOI22_X1)                        0.06       0.21 r
  U83/ZN (INV_X1)                          0.03       0.24 f
  memRd_q_reg/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_0_/Q (DFF_X1)                   0.16       0.16 f
  U82/ZN (AOI22_X1)                        0.06       0.21 r
  U81/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_1_/Q (DFF_X1)                   0.16       0.16 f
  U80/ZN (AOI22_X1)                        0.06       0.21 r
  U79/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_2_/Q (DFF_X1)                   0.16       0.16 f
  U78/ZN (AOI22_X1)                        0.06       0.21 r
  U77/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_3_/Q (DFF_X1)                   0.16       0.16 f
  U76/ZN (AOI22_X1)                        0.06       0.21 r
  U75/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_4_/Q (DFF_X1)             0.16       0.16 f
  U20/ZN (AOI22_X1)                        0.06       0.21 r
  U19/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_6_/Q (DFF_X1)             0.16       0.16 f
  U16/ZN (AOI22_X1)                        0.06       0.21 r
  U15/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_8_/Q (DFF_X1)             0.16       0.16 f
  U12/ZN (AOI22_X1)                        0.06       0.21 r
  U11/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: regDst_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regDst_q_reg/CK (DFF_X1)                 0.00       0.00 r
  regDst_q_reg/Q (DFF_X1)                  0.16       0.16 f
  U8/ZN (AOI22_X1)                         0.06       0.21 r
  U7/ZN (INV_X1)                           0.03       0.24 f
  regDst_q_reg/D (DFF_X1)                  0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: rd_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_4_/Q (DFF_X1)                   0.16       0.16 f
  U74/ZN (AOI22_X1)                        0.06       0.21 r
  U73/ZN (INV_X1)                          0.03       0.24 f
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_0_/Q (DFF_X1)             0.16       0.16 f
  U72/ZN (AOI22_X1)                        0.06       0.21 r
  U71/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_1_/Q (DFF_X1)             0.16       0.16 f
  U50/ZN (AOI22_X1)                        0.06       0.21 r
  U49/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_2_/Q (DFF_X1)             0.16       0.16 f
  U28/ZN (AOI22_X1)                        0.06       0.21 r
  U27/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_3_/Q (DFF_X1)             0.16       0.16 f
  U22/ZN (AOI22_X1)                        0.06       0.21 r
  U21/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_5_/Q (DFF_X1)             0.16       0.16 f
  U18/ZN (AOI22_X1)                        0.06       0.21 r
  U17/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_7_/Q (DFF_X1)             0.16       0.16 f
  U14/ZN (AOI22_X1)                        0.06       0.21 r
  U13/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_9_/Q (DFF_X1)             0.16       0.16 f
  U10/ZN (AOI22_X1)                        0.06       0.21 r
  U9/ZN (INV_X1)                           0.03       0.24 f
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_10_/Q (DFF_X1)            0.16       0.16 f
  U70/ZN (AOI22_X1)                        0.06       0.21 r
  U69/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_11_/Q (DFF_X1)            0.16       0.16 f
  U68/ZN (AOI22_X1)                        0.06       0.21 r
  U67/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_12_/Q (DFF_X1)            0.16       0.16 f
  U66/ZN (AOI22_X1)                        0.06       0.21 r
  U65/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_13_/Q (DFF_X1)            0.16       0.16 f
  U64/ZN (AOI22_X1)                        0.06       0.21 r
  U63/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_14_/Q (DFF_X1)            0.16       0.16 f
  U62/ZN (AOI22_X1)                        0.06       0.21 r
  U61/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_15_/Q (DFF_X1)            0.16       0.16 f
  U60/ZN (AOI22_X1)                        0.06       0.21 r
  U59/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_16_/Q (DFF_X1)            0.16       0.16 f
  U58/ZN (AOI22_X1)                        0.06       0.21 r
  U57/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_17_/Q (DFF_X1)            0.16       0.16 f
  U56/ZN (AOI22_X1)                        0.06       0.21 r
  U55/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_18_/Q (DFF_X1)            0.16       0.16 f
  U54/ZN (AOI22_X1)                        0.06       0.21 r
  U53/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_19_/Q (DFF_X1)            0.16       0.16 f
  U52/ZN (AOI22_X1)                        0.06       0.21 r
  U51/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_20_/Q (DFF_X1)            0.16       0.16 f
  U48/ZN (AOI22_X1)                        0.06       0.21 r
  U47/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_21_/Q (DFF_X1)            0.16       0.16 f
  U46/ZN (AOI22_X1)                        0.06       0.21 r
  U45/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_22_/Q (DFF_X1)            0.16       0.16 f
  U44/ZN (AOI22_X1)                        0.06       0.21 r
  U43/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_23_/Q (DFF_X1)            0.16       0.16 f
  U42/ZN (AOI22_X1)                        0.06       0.21 r
  U41/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_24_/Q (DFF_X1)            0.16       0.16 f
  U40/ZN (AOI22_X1)                        0.06       0.21 r
  U39/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_25_/Q (DFF_X1)            0.16       0.16 f
  U38/ZN (AOI22_X1)                        0.06       0.21 r
  U37/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_26_/Q (DFF_X1)            0.16       0.16 f
  U36/ZN (AOI22_X1)                        0.06       0.21 r
  U35/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_27_/Q (DFF_X1)            0.16       0.16 f
  U34/ZN (AOI22_X1)                        0.06       0.21 r
  U33/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_28_/Q (DFF_X1)            0.16       0.16 f
  U32/ZN (AOI22_X1)                        0.06       0.21 r
  U31/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_29_/Q (DFF_X1)            0.16       0.16 f
  U30/ZN (AOI22_X1)                        0.06       0.21 r
  U29/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_30_/Q (DFF_X1)            0.16       0.16 f
  U26/ZN (AOI22_X1)                        0.06       0.21 r
  U25/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: reg31Val_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_31_/Q (DFF_X1)            0.16       0.16 f
  U24/ZN (AOI22_X1)                        0.06       0.21 r
  U23/ZN (INV_X1)                          0.03       0.24 f
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_0_/Q (DFF_X1)               0.16       0.16 f
  U287/ZN (AOI22_X1)                       0.06       0.21 r
  U286/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_10_/Q (DFF_X1)              0.16       0.16 f
  U285/ZN (AOI22_X1)                       0.06       0.21 r
  U284/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_11_/Q (DFF_X1)              0.16       0.16 f
  U283/ZN (AOI22_X1)                       0.06       0.21 r
  U282/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_12_/Q (DFF_X1)              0.16       0.16 f
  U281/ZN (AOI22_X1)                       0.06       0.21 r
  U280/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_13_/Q (DFF_X1)              0.16       0.16 f
  U279/ZN (AOI22_X1)                       0.06       0.21 r
  U278/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_14_/Q (DFF_X1)              0.16       0.16 f
  U277/ZN (AOI22_X1)                       0.06       0.21 r
  U276/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_15_/Q (DFF_X1)              0.16       0.16 f
  U275/ZN (AOI22_X1)                       0.06       0.21 r
  U274/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_16_/Q (DFF_X1)              0.16       0.16 f
  U273/ZN (AOI22_X1)                       0.06       0.21 r
  U272/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_17_/Q (DFF_X1)              0.16       0.16 f
  U271/ZN (AOI22_X1)                       0.06       0.21 r
  U270/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_18_/Q (DFF_X1)              0.16       0.16 f
  U269/ZN (AOI22_X1)                       0.06       0.21 r
  U268/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_19_/Q (DFF_X1)              0.16       0.16 f
  U267/ZN (AOI22_X1)                       0.06       0.21 r
  U266/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_17_/Q (DFF_X1)           0.16       0.16 f
  U132/ZN (AOI22_X1)                       0.06       0.21 r
  U131/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_18_/Q (DFF_X1)           0.16       0.16 f
  U130/ZN (AOI22_X1)                       0.06       0.21 r
  U129/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_1_/Q (DFF_X1)               0.16       0.16 f
  U265/ZN (AOI22_X1)                       0.06       0.21 r
  U264/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_2_/Q (DFF_X1)               0.16       0.16 f
  U243/ZN (AOI22_X1)                       0.06       0.21 r
  U242/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_3_/Q (DFF_X1)               0.16       0.16 f
  U237/ZN (AOI22_X1)                       0.06       0.21 r
  U236/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_4_/Q (DFF_X1)               0.16       0.16 f
  U235/ZN (AOI22_X1)                       0.06       0.21 r
  U234/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_5_/Q (DFF_X1)               0.16       0.16 f
  U233/ZN (AOI22_X1)                       0.06       0.21 r
  U232/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_6_/Q (DFF_X1)               0.16       0.16 f
  U231/ZN (AOI22_X1)                       0.06       0.21 r
  U230/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_7_/Q (DFF_X1)               0.16       0.16 f
  U229/ZN (AOI22_X1)                       0.06       0.21 r
  U228/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_8_/Q (DFF_X1)               0.16       0.16 f
  U227/ZN (AOI22_X1)                       0.06       0.21 r
  U226/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_9_/Q (DFF_X1)               0.16       0.16 f
  U225/ZN (AOI22_X1)                       0.06       0.21 r
  U224/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_20_/Q (DFF_X1)              0.16       0.16 f
  U263/ZN (AOI22_X1)                       0.06       0.21 r
  U262/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_21_/Q (DFF_X1)              0.16       0.16 f
  U261/ZN (AOI22_X1)                       0.06       0.21 r
  U260/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_22_/Q (DFF_X1)              0.16       0.16 f
  U259/ZN (AOI22_X1)                       0.06       0.21 r
  U258/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_23_/Q (DFF_X1)              0.16       0.16 f
  U257/ZN (AOI22_X1)                       0.06       0.21 r
  U256/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_24_/Q (DFF_X1)              0.16       0.16 f
  U255/ZN (AOI22_X1)                       0.06       0.21 r
  U254/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_25_/Q (DFF_X1)              0.16       0.16 f
  U253/ZN (AOI22_X1)                       0.06       0.21 r
  U252/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_26_/Q (DFF_X1)              0.16       0.16 f
  U251/ZN (AOI22_X1)                       0.06       0.21 r
  U250/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_27_/Q (DFF_X1)              0.16       0.16 f
  U249/ZN (AOI22_X1)                       0.06       0.21 r
  U248/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_28_/Q (DFF_X1)              0.16       0.16 f
  U247/ZN (AOI22_X1)                       0.06       0.21 r
  U246/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_29_/Q (DFF_X1)              0.16       0.16 f
  U245/ZN (AOI22_X1)                       0.06       0.21 r
  U244/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_30_/Q (DFF_X1)              0.16       0.16 f
  U241/ZN (AOI22_X1)                       0.06       0.21 r
  U240/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: aluRes_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_31_/Q (DFF_X1)              0.16       0.16 f
  U239/ZN (AOI22_X1)                       0.06       0.21 r
  U238/ZN (INV_X1)                         0.03       0.24 f
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dSize_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_0_/Q (DFF_X1)                0.16       0.16 f
  U223/ZN (AOI22_X1)                       0.06       0.21 r
  U222/ZN (INV_X1)                         0.03       0.24 f
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: dSize_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_1_/Q (DFF_X1)                0.16       0.16 f
  U221/ZN (AOI22_X1)                       0.06       0.21 r
  U220/ZN (INV_X1)                         0.03       0.24 f
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fp_q_reg/CK (DFF_X1)                     0.00       0.00 r
  fp_q_reg/Q (DFF_X1)                      0.16       0.16 f
  U219/ZN (AOI22_X1)                       0.06       0.21 r
  U218/ZN (INV_X1)                         0.03       0.24 f
  fp_q_reg/D (DFF_X1)                      0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_0_/Q (DFF_X1)            0.16       0.16 f
  U148/ZN (AOI22_X1)                       0.06       0.21 r
  U147/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_10_/Q (DFF_X1)           0.16       0.16 f
  U146/ZN (AOI22_X1)                       0.06       0.21 r
  U145/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_11_/Q (DFF_X1)           0.16       0.16 f
  U144/ZN (AOI22_X1)                       0.06       0.21 r
  U143/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_12_/Q (DFF_X1)           0.16       0.16 f
  U142/ZN (AOI22_X1)                       0.06       0.21 r
  U141/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_13_/Q (DFF_X1)           0.16       0.16 f
  U140/ZN (AOI22_X1)                       0.06       0.21 r
  U139/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_14_/Q (DFF_X1)           0.16       0.16 f
  U138/ZN (AOI22_X1)                       0.06       0.21 r
  U137/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_15_/Q (DFF_X1)           0.16       0.16 f
  U136/ZN (AOI22_X1)                       0.06       0.21 r
  U135/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: memRdData_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_16_/Q (DFF_X1)           0.16       0.16 f
  U134/ZN (AOI22_X1)                       0.06       0.21 r
  U133/ZN (INV_X1)                         0.03       0.24 f
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFF_X1)                   0.00       0.00 r
  link_q_reg/Q (DFF_X1)                    0.16       0.16 f
  U150/ZN (AOI22_X1)                       0.06       0.21 r
  U149/ZN (INV_X1)                         0.03       0.24 f
  link_q_reg/D (DFF_X1)                    0.00       0.24 f
  data arrival time                                   0.24

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.24
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: instr_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_3_/Q (DFFR_X1)               0.10       0.10 r
  U164/ZN (AOI22_X1)                       0.04       0.14 f
  U163/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_3_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_3_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instr_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_5_/Q (DFFR_X1)               0.10       0.10 r
  U160/ZN (AOI22_X1)                       0.04       0.14 f
  U159/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_5_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_5_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instr_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_6_/Q (DFFR_X1)               0.10       0.10 r
  U158/ZN (AOI22_X1)                       0.04       0.14 f
  U157/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_6_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_6_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instr_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_7_/Q (DFFR_X1)               0.10       0.10 r
  U156/ZN (AOI22_X1)                       0.04       0.14 f
  U155/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_7_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_7_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instr_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_8_/Q (DFFR_X1)               0.10       0.10 r
  U154/ZN (AOI22_X1)                       0.04       0.14 f
  U153/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_8_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_8_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instr_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_9_/Q (DFFR_X1)               0.10       0.10 r
  U152/ZN (AOI22_X1)                       0.04       0.14 f
  U151/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_9_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_9_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instr_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_30_/Q (DFFR_X1)              0.10       0.10 r
  U168/ZN (AOI22_X1)                       0.04       0.14 f
  U167/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_30_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_30_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: regWr_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regWr_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  regWr_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  U6/ZN (AOI22_X1)                         0.04       0.14 f
  U5/ZN (INV_X1)                           0.04       0.18 r
  regWr_q_reg/D (DFFR_X1)                  0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regWr_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.76


  Startpoint: instr_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       0.00 r
  instr_q_reg_1_/Q (DFFR_X1)               0.10       0.10 r
  U192/ZN (AOI22_X1)                       0.04       0.14 f
  U191/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_1_/D (DFFR_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_1_/CK (DFFR_X1)              0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_10_/Q (DFFR_X1)              0.10       0.10 r
  U212/ZN (AOI22_X1)                       0.04       0.14 f
  U211/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_10_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_10_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_11_/Q (DFFR_X1)              0.10       0.10 r
  U210/ZN (AOI22_X1)                       0.04       0.14 f
  U209/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_11_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_11_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_12_/Q (DFFR_X1)              0.10       0.10 r
  U208/ZN (AOI22_X1)                       0.04       0.14 f
  U207/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_12_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_12_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_13_/Q (DFFR_X1)              0.10       0.10 r
  U206/ZN (AOI22_X1)                       0.04       0.14 f
  U205/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_13_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_13_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_14_/Q (DFFR_X1)              0.10       0.10 r
  U204/ZN (AOI22_X1)                       0.04       0.14 f
  U203/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_14_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_14_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_15_/Q (DFFR_X1)              0.10       0.10 r
  U202/ZN (AOI22_X1)                       0.04       0.14 f
  U201/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_15_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_15_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_16_/Q (DFFR_X1)              0.10       0.10 r
  U200/ZN (AOI22_X1)                       0.04       0.14 f
  U199/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_16_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_16_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_17_/Q (DFFR_X1)              0.10       0.10 r
  U198/ZN (AOI22_X1)                       0.04       0.14 f
  U197/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_17_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_17_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_18_/Q (DFFR_X1)              0.10       0.10 r
  U196/ZN (AOI22_X1)                       0.04       0.14 f
  U195/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_18_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_18_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_19_/Q (DFFR_X1)              0.10       0.10 r
  U194/ZN (AOI22_X1)                       0.04       0.14 f
  U193/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_19_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_19_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_20_/Q (DFFR_X1)              0.10       0.10 r
  U190/ZN (AOI22_X1)                       0.04       0.14 f
  U189/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_20_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_20_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_21_/Q (DFFR_X1)              0.10       0.10 r
  U188/ZN (AOI22_X1)                       0.04       0.14 f
  U187/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_21_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_21_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_22_/Q (DFFR_X1)              0.10       0.10 r
  U186/ZN (AOI22_X1)                       0.04       0.14 f
  U185/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_22_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_22_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_23_/Q (DFFR_X1)              0.10       0.10 r
  U184/ZN (AOI22_X1)                       0.04       0.14 f
  U183/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_23_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_23_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_24_/Q (DFFR_X1)              0.10       0.10 r
  U182/ZN (AOI22_X1)                       0.04       0.14 f
  U181/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_24_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_24_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_25_/Q (DFFR_X1)              0.10       0.10 r
  U180/ZN (AOI22_X1)                       0.04       0.14 f
  U179/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_25_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_25_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_26_/Q (DFFR_X1)              0.10       0.10 r
  U178/ZN (AOI22_X1)                       0.04       0.14 f
  U177/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_26_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_26_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_27_/Q (DFFR_X1)              0.10       0.10 r
  U176/ZN (AOI22_X1)                       0.04       0.14 f
  U175/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_27_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_27_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_28_/Q (DFFR_X1)              0.10       0.10 r
  U174/ZN (AOI22_X1)                       0.04       0.14 f
  U173/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_28_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_28_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_29_/Q (DFFR_X1)              0.10       0.10 r
  U172/ZN (AOI22_X1)                       0.04       0.14 f
  U171/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_29_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_29_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       0.00 r
  instr_q_reg_31_/Q (DFFR_X1)              0.10       0.10 r
  U166/ZN (AOI22_X1)                       0.04       0.14 f
  U165/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_31_/D (DFFR_X1)              0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_31_/CK (DFFR_X1)             0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: valid_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: valid_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  valid_q_reg/CK (DFFR_X1)                 0.00       0.00 r
  valid_q_reg/Q (DFFR_X1)                  0.10       0.10 r
  U4/ZN (AOI22_X1)                         0.04       0.14 f
  U3/ZN (INV_X1)                           0.04       0.18 r
  valid_q_reg/D (DFFR_X1)                  0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  valid_q_reg/CK (DFFR_X1)                 0.00       1.00 r
  library setup time                      -0.06       0.94
  data required time                                  0.94
  -----------------------------------------------------------
  data required time                                  0.94
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_2_/Q (DFFS_X1)               0.09       0.09 r
  U170/ZN (AOI221_X1)                      0.04       0.14 f
  U169/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_2_/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_2_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.77


  Startpoint: instr_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_0_/Q (DFFS_X1)               0.09       0.09 r
  U214/ZN (AOI221_X1)                      0.04       0.14 f
  U213/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_0_/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_0_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: instr_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: instr_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       0.00 r
  instr_q_reg_4_/Q (DFFS_X1)               0.09       0.09 r
  U162/ZN (AOI221_X1)                      0.04       0.14 f
  U161/ZN (INV_X1)                         0.04       0.18 r
  instr_q_reg_4_/D (DFFS_X1)               0.00       0.18 r
  data arrival time                                   0.18

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  instr_q_reg_4_/CK (DFFS_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.18
  -----------------------------------------------------------
  slack (MET)                                         0.78


  Startpoint: memRdData_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_1_/Q (DFF_X1)            0.09       0.09 r
  U126/ZN (AOI22_X1)                       0.03       0.11 f
  U125/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_1_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_1_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_2_/Q (DFF_X1)            0.09       0.09 r
  U104/ZN (AOI22_X1)                       0.03       0.11 f
  U103/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_2_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_2_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_3_/Q (DFF_X1)            0.09       0.09 r
  U98/ZN (AOI22_X1)                        0.03       0.11 f
  U97/ZN (INV_X1)                          0.04       0.15 r
  memRdData_q_reg_3_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_3_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_4_/Q (DFF_X1)            0.09       0.09 r
  U96/ZN (AOI22_X1)                        0.03       0.11 f
  U95/ZN (INV_X1)                          0.04       0.15 r
  memRdData_q_reg_4_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_4_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_5_/Q (DFF_X1)            0.09       0.09 r
  U94/ZN (AOI22_X1)                        0.03       0.11 f
  U93/ZN (INV_X1)                          0.04       0.15 r
  memRdData_q_reg_5_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_5_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_6_/Q (DFF_X1)            0.09       0.09 r
  U92/ZN (AOI22_X1)                        0.03       0.11 f
  U91/ZN (INV_X1)                          0.04       0.15 r
  memRdData_q_reg_6_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_6_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_7_/Q (DFF_X1)            0.09       0.09 r
  U90/ZN (AOI22_X1)                        0.03       0.11 f
  U89/ZN (INV_X1)                          0.04       0.15 r
  memRdData_q_reg_7_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_7_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_8_/Q (DFF_X1)            0.09       0.09 r
  U88/ZN (AOI22_X1)                        0.03       0.11 f
  U87/ZN (INV_X1)                          0.04       0.15 r
  memRdData_q_reg_8_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_8_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_9_/Q (DFF_X1)            0.09       0.09 r
  U86/ZN (AOI22_X1)                        0.03       0.11 f
  U85/ZN (INV_X1)                          0.04       0.15 r
  memRdData_q_reg_9_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_9_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_19_/Q (DFF_X1)           0.09       0.09 r
  U128/ZN (AOI22_X1)                       0.03       0.11 f
  U127/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_19_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_19_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_20_/Q (DFF_X1)           0.09       0.09 r
  U124/ZN (AOI22_X1)                       0.03       0.11 f
  U123/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_20_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_20_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_21_/Q (DFF_X1)           0.09       0.09 r
  U122/ZN (AOI22_X1)                       0.03       0.11 f
  U121/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_21_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_21_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_22_/Q (DFF_X1)           0.09       0.09 r
  U120/ZN (AOI22_X1)                       0.03       0.11 f
  U119/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_22_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_22_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_23_/Q (DFF_X1)           0.09       0.09 r
  U118/ZN (AOI22_X1)                       0.03       0.11 f
  U117/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_23_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_23_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_24_/Q (DFF_X1)           0.09       0.09 r
  U116/ZN (AOI22_X1)                       0.03       0.11 f
  U115/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_24_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_24_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_25_/Q (DFF_X1)           0.09       0.09 r
  U114/ZN (AOI22_X1)                       0.03       0.11 f
  U113/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_25_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_25_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_26_/Q (DFF_X1)           0.09       0.09 r
  U112/ZN (AOI22_X1)                       0.03       0.11 f
  U111/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_26_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_26_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_27_/Q (DFF_X1)           0.09       0.09 r
  U110/ZN (AOI22_X1)                       0.03       0.11 f
  U109/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_27_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_27_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_28_/Q (DFF_X1)           0.09       0.09 r
  U108/ZN (AOI22_X1)                       0.03       0.11 f
  U107/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_28_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_28_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_29_/Q (DFF_X1)           0.09       0.09 r
  U106/ZN (AOI22_X1)                       0.03       0.11 f
  U105/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_29_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_29_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_30_/Q (DFF_X1)           0.09       0.09 r
  U102/ZN (AOI22_X1)                       0.03       0.11 f
  U101/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_30_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_30_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_31_/Q (DFF_X1)           0.09       0.09 r
  U100/ZN (AOI22_X1)                       0.03       0.11 f
  U99/ZN (INV_X1)                          0.04       0.15 r
  memRdData_q_reg_31_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_31_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRd_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRd_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRd_q_reg/CK (DFF_X1)                  0.00       0.00 r
  memRd_q_reg/Q (DFF_X1)                   0.09       0.09 r
  U84/ZN (AOI22_X1)                        0.03       0.11 f
  U83/ZN (INV_X1)                          0.04       0.15 r
  memRd_q_reg/D (DFF_X1)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRd_q_reg/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: rd_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_0_/Q (DFF_X1)                   0.09       0.09 r
  U82/ZN (AOI22_X1)                        0.03       0.11 f
  U81/ZN (INV_X1)                          0.04       0.15 r
  rd_q_reg_0_/D (DFF_X1)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_0_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: rd_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_1_/Q (DFF_X1)                   0.09       0.09 r
  U80/ZN (AOI22_X1)                        0.03       0.11 f
  U79/ZN (INV_X1)                          0.04       0.15 r
  rd_q_reg_1_/D (DFF_X1)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_1_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: rd_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_2_/Q (DFF_X1)                   0.09       0.09 r
  U78/ZN (AOI22_X1)                        0.03       0.11 f
  U77/ZN (INV_X1)                          0.04       0.15 r
  rd_q_reg_2_/D (DFF_X1)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_2_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: rd_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_3_/Q (DFF_X1)                   0.09       0.09 r
  U76/ZN (AOI22_X1)                        0.03       0.11 f
  U75/ZN (INV_X1)                          0.04       0.15 r
  rd_q_reg_3_/D (DFF_X1)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_3_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_4_/Q (DFF_X1)             0.09       0.09 r
  U20/ZN (AOI22_X1)                        0.03       0.11 f
  U19/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_4_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_4_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_6_/Q (DFF_X1)             0.09       0.09 r
  U16/ZN (AOI22_X1)                        0.03       0.11 f
  U15/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_6_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_6_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_8_/Q (DFF_X1)             0.09       0.09 r
  U12/ZN (AOI22_X1)                        0.03       0.11 f
  U11/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_8_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_8_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: regDst_q_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: regDst_q_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  regDst_q_reg/CK (DFF_X1)                 0.00       0.00 r
  regDst_q_reg/Q (DFF_X1)                  0.09       0.09 r
  U8/ZN (AOI22_X1)                         0.03       0.11 f
  U7/ZN (INV_X1)                           0.04       0.15 r
  regDst_q_reg/D (DFF_X1)                  0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  regDst_q_reg/CK (DFF_X1)                 0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: rd_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: rd_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       0.00 r
  rd_q_reg_4_/Q (DFF_X1)                   0.09       0.09 r
  U74/ZN (AOI22_X1)                        0.03       0.11 f
  U73/ZN (INV_X1)                          0.04       0.15 r
  rd_q_reg_4_/D (DFF_X1)                   0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  rd_q_reg_4_/CK (DFF_X1)                  0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_0_/Q (DFF_X1)             0.09       0.09 r
  U72/ZN (AOI22_X1)                        0.03       0.11 f
  U71/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_0_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_0_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_1_/Q (DFF_X1)             0.09       0.09 r
  U50/ZN (AOI22_X1)                        0.03       0.11 f
  U49/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_1_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_1_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_2_/Q (DFF_X1)             0.09       0.09 r
  U28/ZN (AOI22_X1)                        0.03       0.11 f
  U27/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_2_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_2_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_3_/Q (DFF_X1)             0.09       0.09 r
  U22/ZN (AOI22_X1)                        0.03       0.11 f
  U21/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_3_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_3_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_5_/Q (DFF_X1)             0.09       0.09 r
  U18/ZN (AOI22_X1)                        0.03       0.11 f
  U17/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_5_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_5_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_7_/Q (DFF_X1)             0.09       0.09 r
  U14/ZN (AOI22_X1)                        0.03       0.11 f
  U13/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_7_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_7_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       0.00 r
  reg31Val_q_reg_9_/Q (DFF_X1)             0.09       0.09 r
  U10/ZN (AOI22_X1)                        0.03       0.11 f
  U9/ZN (INV_X1)                           0.04       0.15 r
  reg31Val_q_reg_9_/D (DFF_X1)             0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_9_/CK (DFF_X1)            0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_10_/Q (DFF_X1)            0.09       0.09 r
  U70/ZN (AOI22_X1)                        0.03       0.11 f
  U69/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_10_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_10_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_11_/Q (DFF_X1)            0.09       0.09 r
  U68/ZN (AOI22_X1)                        0.03       0.11 f
  U67/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_11_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_11_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_12_/Q (DFF_X1)            0.09       0.09 r
  U66/ZN (AOI22_X1)                        0.03       0.11 f
  U65/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_12_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_12_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_13_/Q (DFF_X1)            0.09       0.09 r
  U64/ZN (AOI22_X1)                        0.03       0.11 f
  U63/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_13_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_13_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_14_/Q (DFF_X1)            0.09       0.09 r
  U62/ZN (AOI22_X1)                        0.03       0.11 f
  U61/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_14_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_14_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_15_/Q (DFF_X1)            0.09       0.09 r
  U60/ZN (AOI22_X1)                        0.03       0.11 f
  U59/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_15_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_15_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_16_/Q (DFF_X1)            0.09       0.09 r
  U58/ZN (AOI22_X1)                        0.03       0.11 f
  U57/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_16_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_16_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_17_/Q (DFF_X1)            0.09       0.09 r
  U56/ZN (AOI22_X1)                        0.03       0.11 f
  U55/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_17_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_17_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_18_/Q (DFF_X1)            0.09       0.09 r
  U54/ZN (AOI22_X1)                        0.03       0.11 f
  U53/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_18_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_18_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_19_/Q (DFF_X1)            0.09       0.09 r
  U52/ZN (AOI22_X1)                        0.03       0.11 f
  U51/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_19_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_19_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_20_/Q (DFF_X1)            0.09       0.09 r
  U48/ZN (AOI22_X1)                        0.03       0.11 f
  U47/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_20_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_20_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_21_/Q (DFF_X1)            0.09       0.09 r
  U46/ZN (AOI22_X1)                        0.03       0.11 f
  U45/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_21_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_21_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_22_/Q (DFF_X1)            0.09       0.09 r
  U44/ZN (AOI22_X1)                        0.03       0.11 f
  U43/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_22_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_22_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_23_/Q (DFF_X1)            0.09       0.09 r
  U42/ZN (AOI22_X1)                        0.03       0.11 f
  U41/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_23_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_23_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_24_/Q (DFF_X1)            0.09       0.09 r
  U40/ZN (AOI22_X1)                        0.03       0.11 f
  U39/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_24_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_24_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_25_/Q (DFF_X1)            0.09       0.09 r
  U38/ZN (AOI22_X1)                        0.03       0.11 f
  U37/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_25_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_25_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_26_/Q (DFF_X1)            0.09       0.09 r
  U36/ZN (AOI22_X1)                        0.03       0.11 f
  U35/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_26_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_26_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_27_/Q (DFF_X1)            0.09       0.09 r
  U34/ZN (AOI22_X1)                        0.03       0.11 f
  U33/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_27_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_27_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_28_/Q (DFF_X1)            0.09       0.09 r
  U32/ZN (AOI22_X1)                        0.03       0.11 f
  U31/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_28_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_28_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_29_/Q (DFF_X1)            0.09       0.09 r
  U30/ZN (AOI22_X1)                        0.03       0.11 f
  U29/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_29_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_29_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_30_/Q (DFF_X1)            0.09       0.09 r
  U26/ZN (AOI22_X1)                        0.03       0.11 f
  U25/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_30_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_30_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: reg31Val_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: reg31Val_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       0.00 r
  reg31Val_q_reg_31_/Q (DFF_X1)            0.09       0.09 r
  U24/ZN (AOI22_X1)                        0.03       0.11 f
  U23/ZN (INV_X1)                          0.04       0.15 r
  reg31Val_q_reg_31_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  reg31Val_q_reg_31_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_2_/Q (DFF_X1)               0.09       0.09 r
  U243/ZN (AOI22_X1)                       0.03       0.11 f
  U242/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_2_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_2_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_3_/Q (DFF_X1)               0.09       0.09 r
  U237/ZN (AOI22_X1)                       0.03       0.11 f
  U236/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_3_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_3_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_4_/Q (DFF_X1)               0.09       0.09 r
  U235/ZN (AOI22_X1)                       0.03       0.11 f
  U234/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_4_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_4_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_5_/Q (DFF_X1)               0.09       0.09 r
  U233/ZN (AOI22_X1)                       0.03       0.11 f
  U232/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_5_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_5_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_6_/Q (DFF_X1)               0.09       0.09 r
  U231/ZN (AOI22_X1)                       0.03       0.11 f
  U230/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_6_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_6_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_7_/Q (DFF_X1)               0.09       0.09 r
  U229/ZN (AOI22_X1)                       0.03       0.11 f
  U228/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_7_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_7_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_8_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_8_/Q (DFF_X1)               0.09       0.09 r
  U227/ZN (AOI22_X1)                       0.03       0.11 f
  U226/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_8_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_8_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_9_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_9_/Q (DFF_X1)               0.09       0.09 r
  U225/ZN (AOI22_X1)                       0.03       0.11 f
  U224/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_9_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_9_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_27_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_27_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_27_/Q (DFF_X1)              0.09       0.09 r
  U249/ZN (AOI22_X1)                       0.03       0.11 f
  U248/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_27_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_27_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_28_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_28_/Q (DFF_X1)              0.09       0.09 r
  U247/ZN (AOI22_X1)                       0.03       0.11 f
  U246/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_28_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_28_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_29_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_29_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_29_/Q (DFF_X1)              0.09       0.09 r
  U245/ZN (AOI22_X1)                       0.03       0.11 f
  U244/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_29_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_29_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_30_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_30_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_30_/Q (DFF_X1)              0.09       0.09 r
  U241/ZN (AOI22_X1)                       0.03       0.11 f
  U240/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_30_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_30_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_31_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_31_/Q (DFF_X1)              0.09       0.09 r
  U239/ZN (AOI22_X1)                       0.03       0.11 f
  U238/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_31_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_31_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: dSize_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_0_/Q (DFF_X1)                0.09       0.09 r
  U223/ZN (AOI22_X1)                       0.03       0.11 f
  U222/ZN (INV_X1)                         0.04       0.15 r
  dSize_q_reg_0_/D (DFF_X1)                0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_0_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: dSize_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dSize_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       0.00 r
  dSize_q_reg_1_/Q (DFF_X1)                0.09       0.09 r
  U221/ZN (AOI22_X1)                       0.03       0.11 f
  U220/ZN (INV_X1)                         0.04       0.15 r
  dSize_q_reg_1_/D (DFF_X1)                0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  dSize_q_reg_1_/CK (DFF_X1)               0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fp_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  fp_q_reg/CK (DFF_X1)                     0.00       0.00 r
  fp_q_reg/Q (DFF_X1)                      0.09       0.09 r
  U219/ZN (AOI22_X1)                       0.03       0.11 f
  U218/ZN (INV_X1)                         0.04       0.15 r
  fp_q_reg/D (DFF_X1)                      0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  fp_q_reg/CK (DFF_X1)                     0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Endpoint: link_q_reg (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  link_q_reg/CK (DFF_X1)                   0.00       0.00 r
  link_q_reg/Q (DFF_X1)                    0.09       0.09 r
  U150/ZN (AOI22_X1)                       0.03       0.11 f
  U149/ZN (INV_X1)                         0.04       0.15 r
  link_q_reg/D (DFF_X1)                    0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  link_q_reg/CK (DFF_X1)                   0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       0.00 r
  memRdData_q_reg_0_/Q (DFF_X1)            0.09       0.09 r
  U148/ZN (AOI22_X1)                       0.03       0.11 f
  U147/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_0_/D (DFF_X1)            0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_0_/CK (DFF_X1)           0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_10_/Q (DFF_X1)           0.09       0.09 r
  U146/ZN (AOI22_X1)                       0.03       0.11 f
  U145/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_10_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_10_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_11_/Q (DFF_X1)           0.09       0.09 r
  U144/ZN (AOI22_X1)                       0.03       0.11 f
  U143/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_11_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_11_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_12_/Q (DFF_X1)           0.09       0.09 r
  U142/ZN (AOI22_X1)                       0.03       0.11 f
  U141/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_12_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_12_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_13_/Q (DFF_X1)           0.09       0.09 r
  U140/ZN (AOI22_X1)                       0.03       0.11 f
  U139/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_13_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_13_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_14_/Q (DFF_X1)           0.09       0.09 r
  U138/ZN (AOI22_X1)                       0.03       0.11 f
  U137/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_14_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_14_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_15_/Q (DFF_X1)           0.09       0.09 r
  U136/ZN (AOI22_X1)                       0.03       0.11 f
  U135/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_15_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_15_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_16_/Q (DFF_X1)           0.09       0.09 r
  U134/ZN (AOI22_X1)                       0.03       0.11 f
  U133/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_16_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_16_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_17_/Q (DFF_X1)           0.09       0.09 r
  U132/ZN (AOI22_X1)                       0.03       0.11 f
  U131/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_17_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_17_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: memRdData_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: memRdData_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       0.00 r
  memRdData_q_reg_18_/Q (DFF_X1)           0.09       0.09 r
  U130/ZN (AOI22_X1)                       0.03       0.11 f
  U129/ZN (INV_X1)                         0.04       0.15 r
  memRdData_q_reg_18_/D (DFF_X1)           0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  memRdData_q_reg_18_/CK (DFF_X1)          0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_1_/Q (DFF_X1)               0.09       0.09 r
  U265/ZN (AOI22_X1)                       0.03       0.11 f
  U264/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_1_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_1_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_20_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_20_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_20_/Q (DFF_X1)              0.09       0.09 r
  U263/ZN (AOI22_X1)                       0.03       0.11 f
  U262/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_20_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_20_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_21_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_21_/Q (DFF_X1)              0.09       0.09 r
  U261/ZN (AOI22_X1)                       0.03       0.11 f
  U260/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_21_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_21_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_22_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_22_/Q (DFF_X1)              0.09       0.09 r
  U259/ZN (AOI22_X1)                       0.03       0.11 f
  U258/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_22_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_22_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_23_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_23_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_23_/Q (DFF_X1)              0.09       0.09 r
  U257/ZN (AOI22_X1)                       0.03       0.11 f
  U256/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_23_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_23_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_24_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_24_/Q (DFF_X1)              0.09       0.09 r
  U255/ZN (AOI22_X1)                       0.03       0.11 f
  U254/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_24_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_24_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_25_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_25_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_25_/Q (DFF_X1)              0.09       0.09 r
  U253/ZN (AOI22_X1)                       0.03       0.11 f
  U252/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_25_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_25_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_26_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_26_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_26_/Q (DFF_X1)              0.09       0.09 r
  U251/ZN (AOI22_X1)                       0.03       0.11 f
  U250/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_26_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_26_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.80


  Startpoint: aluRes_q_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       0.00 r
  aluRes_q_reg_0_/Q (DFF_X1)               0.09       0.09 r
  U287/ZN (AOI22_X1)                       0.03       0.11 f
  U286/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_0_/D (DFF_X1)               0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_0_/CK (DFF_X1)              0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_10_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_10_/Q (DFF_X1)              0.09       0.09 r
  U285/ZN (AOI22_X1)                       0.03       0.11 f
  U284/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_10_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_10_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_11_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_11_/Q (DFF_X1)              0.09       0.09 r
  U283/ZN (AOI22_X1)                       0.03       0.11 f
  U282/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_11_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_11_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_12_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_12_/Q (DFF_X1)              0.09       0.09 r
  U281/ZN (AOI22_X1)                       0.03       0.11 f
  U280/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_12_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_12_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_13_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_13_/Q (DFF_X1)              0.09       0.09 r
  U279/ZN (AOI22_X1)                       0.03       0.11 f
  U278/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_13_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_13_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_14_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_14_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_14_/Q (DFF_X1)              0.09       0.09 r
  U277/ZN (AOI22_X1)                       0.03       0.11 f
  U276/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_14_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_14_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_15_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_15_/Q (DFF_X1)              0.09       0.09 r
  U275/ZN (AOI22_X1)                       0.03       0.11 f
  U274/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_15_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_15_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_16_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_16_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_16_/Q (DFF_X1)              0.09       0.09 r
  U273/ZN (AOI22_X1)                       0.03       0.11 f
  U272/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_16_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_16_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_17_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_17_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_17_/Q (DFF_X1)              0.09       0.09 r
  U271/ZN (AOI22_X1)                       0.03       0.11 f
  U270/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_17_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_17_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_18_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_18_/Q (DFF_X1)              0.09       0.09 r
  U269/ZN (AOI22_X1)                       0.03       0.11 f
  U268/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_18_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_18_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


  Startpoint: aluRes_q_reg_19_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: aluRes_q_reg_19_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: reg2reg
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mem_wb             5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       0.00 r
  aluRes_q_reg_19_/Q (DFF_X1)              0.09       0.09 r
  U267/ZN (AOI22_X1)                       0.03       0.11 f
  U266/ZN (INV_X1)                         0.04       0.15 r
  aluRes_q_reg_19_/D (DFF_X1)              0.00       0.15 r
  data arrival time                                   0.15

  clock clk (rise edge)                    1.00       1.00
  clock network delay (ideal)              0.00       1.00
  aluRes_q_reg_19_/CK (DFF_X1)             0.00       1.00 r
  library setup time                      -0.04       0.96
  data required time                                  0.96
  -----------------------------------------------------------
  data required time                                  0.96
  data arrival time                                  -0.15
  -----------------------------------------------------------
  slack (MET)                                         0.81


1
