Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 41534dd306284b95a31292ccb7429854 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sim_sum_16_behav xil_defaultlib.sim_sum_16 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.uat
Compiling module xil_defaultlib.sum
Compiling module xil_defaultlib.sum_4
Compiling module xil_defaultlib.sum_16
Compiling module xil_defaultlib.sim_sum_16
Compiling module xil_defaultlib.glbl
Built simulation snapshot sim_sum_16_behav
