 Info: Initializing timer in CLOCK_SYN_REPORT_MODE
Information: The value of option cts.compile.enable_cell_relocation has been overridden to "leaf_only" to support latency-driven placement. (CTS-973)
Warning: time.si_enable_analysis is on, it could increase the runtime and memory usage. 
****************************************
Report : clock qor
        -type summary
Design : ORCA_TOP
Version: V-2023.12
Date   : Sat May 18 18:17:06 2024
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner Cmax ====
===========================================

============================================================ Summary Table for Corner Cmax =============================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_worst
SDRAM_CLK                               M,D      2853      9      100    395.70    419.85      1.20      0.10         0         1  18842.13
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0      0.00
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0      0.00
PCI_CLK                                 M,D       400      9       25    109.79    121.23      0.72      0.02         0         0   3300.48
SYS_2x_CLK                              M,D       214      9       23     63.28    189.85      0.79      0.06         0         0   4380.08
 SYS_CLK                                  G        10      4        3      6.10     14.99      0.34      0.04         0         0    232.83
### Mode: test, Scenario: test_worst
ate_clk                                 M,D      3447     11      135    532.94    687.46      1.13      0.12         0         1  25089.34
SDRAM_CLK                               M,D      2853      9      100    395.70    419.85      1.20      0.10         0         1  18842.13
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0      0.00
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0      0.00
PCI_CLK                                 M,D       400      9       25    109.79    121.23      0.72      0.02         0         0   3300.48
SYS_2x_CLK                              M,D       214      9       23     63.28    189.85      0.79      0.06         0         0   4380.08
 SYS_CLK                                  G        10      4        3      6.10     14.99      0.34      0.04         0         0    232.83
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       3479     11      158    594.19    783.27      1.20      0.12         0         1  28012.58


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
===========================================
==== Summary Reporting for Corner Cmin ====
===========================================

============================================================ Summary Table for Corner Cmin =============================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC      Wire
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count    Length
                                                                Count      Area      Area
--------------------------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_best
SDRAM_CLK                               M,D      2853      9      100    395.70    419.85      0.24      0.03         0         0  18842.13
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0      0.00
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0      0.00
PCI_CLK                                 M,D       400      9       25    109.79    121.23      0.16      0.01         0         0   3300.48
SYS_2x_CLK                              M,D       214      9       23     63.28    189.85      0.20      0.07         0         0   4380.08
 SYS_CLK                                  G        10      4        3      6.10     14.99      0.07      0.00         0         0    232.83
### Mode: test, Scenario: test_best
ate_clk                                 M,D      3447     11      135    532.94    687.46      0.25      0.06         0         0  25089.34
SDRAM_CLK                               M,D      2853      9      100    395.70    419.85      0.24      0.03         0         0  18842.13
 SD_DDR_CLK                               G         0      0        0      0.00      0.00        --        --         0         0      0.00
 SD_DDR_CLKn                              G         0      0        0      0.00      0.00        --        --         0         0      0.00
PCI_CLK                                 M,D       400      9       25    109.79    121.23      0.16      0.01         0         0   3300.48
SYS_2x_CLK                              M,D       214      9       23     63.28    189.85      0.20      0.07         0         0   4380.08
 SYS_CLK                                  G        10      4        3      6.10     14.99      0.07      0.00         0         0    232.83
--------------------------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                       3479     11      158    594.19    783.27      0.25      0.07         0         0  28012.58


Warning: Please use -largest / -smallest / -all switches with -show_verbose_paths / -show_paths to report the clock paths. (CTS-956)
1
