if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_3/41-openroad-repairantennas/1-diodeinsertion/pipelined_mult.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/src/pnr.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net net793 has 108 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net794 has 126 pins which may impact routing performance. Consider optimization.

Design:                   pipelined_mult
Die area:                 ( 0 0 ) ( 415845 426565 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     14525
Number of terminals:      132
Number of snets:          2
Number of nets:           11882

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 620.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 353990.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 34630.
[INFO DRT-0033] via shape region query size = 5960.
[INFO DRT-0033] met2 shape region query size = 3641.
[INFO DRT-0033] via2 shape region query size = 4768.
[INFO DRT-0033] met3 shape region query size = 3641.
[INFO DRT-0033] via3 shape region query size = 4768.
[INFO DRT-0033] met4 shape region query size = 1352.
[INFO DRT-0033] via4 shape region query size = 128.
[INFO DRT-0033] met5 shape region query size = 160.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0076]   Complete 2000 pins.
[INFO DRT-0078]   Complete 2583 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0079]   Complete 400 unique inst patterns.
[INFO DRT-0079]   Complete 500 unique inst patterns.
[INFO DRT-0079]   Complete 600 unique inst patterns.
[INFO DRT-0081]   Complete 614 unique inst patterns.
[INFO DRT-0084]   Complete 5909 groups.
#scanned instances     = 14525
#unique  instances     = 620
#stdCellGenAp          = 19386
#stdCellValidPlanarAp  = 87
#stdCellValidViaAp     = 14687
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 45597
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:39, elapsed time = 00:00:10, memory = 222.69 (MB), peak = 221.04 (MB)

[INFO DRT-0157] Number of guides:     95133

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 60 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 61 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 34085.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 25881.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 13664.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1172.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 373.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 48122 vertical wires in 2 frboxes and 27053 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 6069 vertical wires in 2 frboxes and 9334 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:02, memory = 377.71 (MB), peak = 375.92 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 377.78 (MB), peak = 376.10 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:01, memory = 1045.03 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 980.93 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:09, memory = 733.56 (MB).
    Completing 40% with 1569 violations.
    elapsed time = 00:00:14, memory = 1264.83 (MB).
    Completing 50% with 1569 violations.
    elapsed time = 00:00:17, memory = 995.73 (MB).
    Completing 60% with 3154 violations.
    elapsed time = 00:00:21, memory = 1230.68 (MB).
    Completing 70% with 3154 violations.
    elapsed time = 00:00:27, memory = 1256.36 (MB).
    Completing 80% with 3154 violations.
    elapsed time = 00:00:31, memory = 1032.68 (MB).
    Completing 90% with 4826 violations.
    elapsed time = 00:00:41, memory = 1345.35 (MB).
    Completing 100% with 6696 violations.
    elapsed time = 00:00:44, memory = 1054.27 (MB).
[INFO DRT-0199]   Number of violations = 7655.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      5      0      0      0      0      0
Metal Spacing      168      0   1283      0    275     35      2
Min Hole             0      0      7      0      0      0      0
Recheck              8      0    622      0    277     22     30
Short                0      1   4564      1    355      0      0
[INFO DRT-0267] cpu time = 00:08:09, elapsed time = 00:00:44, memory = 1339.96 (MB), peak = 1588.68 (MB)
Total wire length = 348382 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 153142 um.
Total wire length on LAYER met2 = 144846 um.
Total wire length on LAYER met3 = 29465 um.
Total wire length on LAYER met4 = 20927 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 97540.
Up-via summary (total 97540):

------------------------
 FR_MASTERSLICE        0
            li1    45664
           met1    48895
           met2     2281
           met3      700
           met4        0
------------------------
                   97540


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7655 violations.
    elapsed time = 00:00:02, memory = 1628.45 (MB).
    Completing 20% with 7655 violations.
    elapsed time = 00:00:05, memory = 1640.04 (MB).
    Completing 30% with 7655 violations.
    elapsed time = 00:00:09, memory = 1398.83 (MB).
    Completing 40% with 6787 violations.
    elapsed time = 00:00:12, memory = 1798.54 (MB).
    Completing 50% with 6787 violations.
    elapsed time = 00:00:17, memory = 1578.63 (MB).
    Completing 60% with 5977 violations.
    elapsed time = 00:00:22, memory = 1754.50 (MB).
    Completing 70% with 5977 violations.
    elapsed time = 00:00:27, memory = 1730.65 (MB).
    Completing 80% with 5977 violations.
    elapsed time = 00:00:29, memory = 1482.33 (MB).
    Completing 90% with 5199 violations.
    elapsed time = 00:00:38, memory = 1809.94 (MB).
    Completing 100% with 4452 violations.
    elapsed time = 00:00:40, memory = 1482.35 (MB).
[INFO DRT-0199]   Number of violations = 4452.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          6      0      0      0
Metal Spacing        0    805    175     20
Short                0   3277    169      0
[INFO DRT-0267] cpu time = 00:07:26, elapsed time = 00:00:40, memory = 1485.35 (MB), peak = 2028.95 (MB)
Total wire length = 345138 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 150950 um.
Total wire length on LAYER met2 = 143682 um.
Total wire length on LAYER met3 = 29711 um.
Total wire length on LAYER met4 = 20793 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 96956.
Up-via summary (total 96956):

------------------------
 FR_MASTERSLICE        0
            li1    45615
           met1    48300
           met2     2365
           met3      676
           met4        0
------------------------
                   96956


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 4452 violations.
    elapsed time = 00:00:02, memory = 1843.84 (MB).
    Completing 20% with 4452 violations.
    elapsed time = 00:00:07, memory = 1534.33 (MB).
    Completing 30% with 4487 violations.
    elapsed time = 00:00:10, memory = 1773.34 (MB).
    Completing 40% with 4487 violations.
    elapsed time = 00:00:16, memory = 1825.39 (MB).
    Completing 50% with 4487 violations.
    elapsed time = 00:00:20, memory = 1501.54 (MB).
    Completing 60% with 4572 violations.
    elapsed time = 00:00:22, memory = 1931.57 (MB).
    Completing 70% with 4572 violations.
    elapsed time = 00:00:28, memory = 1668.13 (MB).
    Completing 80% with 4376 violations.
    elapsed time = 00:00:32, memory = 1827.64 (MB).
    Completing 90% with 4376 violations.
    elapsed time = 00:00:40, memory = 1837.18 (MB).
    Completing 100% with 4114 violations.
    elapsed time = 00:00:42, memory = 1517.11 (MB).
[INFO DRT-0199]   Number of violations = 4114.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          7      0      0      0
Metal Spacing        0    686    173      3
Min Hole             0      0      1      0
Short                0   3045    199      0
[INFO DRT-0267] cpu time = 00:07:34, elapsed time = 00:00:43, memory = 1520.11 (MB), peak = 2028.95 (MB)
Total wire length = 344117 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 150506 um.
Total wire length on LAYER met2 = 143199 um.
Total wire length on LAYER met3 = 29612 um.
Total wire length on LAYER met4 = 20799 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 96715.
Up-via summary (total 96715):

------------------------
 FR_MASTERSLICE        0
            li1    45614
           met1    48077
           met2     2360
           met3      664
           met4        0
------------------------
                   96715


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4114 violations.
    elapsed time = 00:00:00, memory = 1759.01 (MB).
    Completing 20% with 4114 violations.
    elapsed time = 00:00:04, memory = 1718.17 (MB).
    Completing 30% with 4114 violations.
    elapsed time = 00:00:11, memory = 1524.15 (MB).
    Completing 40% with 3209 violations.
    elapsed time = 00:00:13, memory = 1907.22 (MB).
    Completing 50% with 3209 violations.
    elapsed time = 00:00:16, memory = 1640.88 (MB).
    Completing 60% with 2465 violations.
    elapsed time = 00:00:19, memory = 1817.67 (MB).
    Completing 70% with 2465 violations.
    elapsed time = 00:00:22, memory = 1758.98 (MB).
    Completing 80% with 2465 violations.
    elapsed time = 00:00:28, memory = 1530.17 (MB).
    Completing 90% with 1518 violations.
    elapsed time = 00:00:33, memory = 1786.33 (MB).
    Completing 100% with 587 violations.
    elapsed time = 00:00:38, memory = 1536.84 (MB).
[INFO DRT-0199]   Number of violations = 587.
Viol/Layer        met1    via   met2   met3
Cut Spacing          0      1      0      0
Metal Spacing      182      0     40      1
Min Hole             1      0      0      0
Short              321      0     41      0
[INFO DRT-0267] cpu time = 00:05:06, elapsed time = 00:00:38, memory = 1539.84 (MB), peak = 2028.95 (MB)
Total wire length = 343408 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 141603 um.
Total wire length on LAYER met2 = 142952 um.
Total wire length on LAYER met3 = 37471 um.
Total wire length on LAYER met4 = 21381 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98599.
Up-via summary (total 98599):

------------------------
 FR_MASTERSLICE        0
            li1    45614
           met1    48353
           met2     3893
           met3      739
           met4        0
------------------------
                   98599


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 587 violations.
    elapsed time = 00:00:00, memory = 1539.84 (MB).
    Completing 20% with 587 violations.
    elapsed time = 00:00:00, memory = 1748.05 (MB).
    Completing 30% with 587 violations.
    elapsed time = 00:00:02, memory = 1549.64 (MB).
    Completing 40% with 458 violations.
    elapsed time = 00:00:03, memory = 1549.64 (MB).
    Completing 50% with 458 violations.
    elapsed time = 00:00:03, memory = 1666.31 (MB).
    Completing 60% with 296 violations.
    elapsed time = 00:00:05, memory = 1549.64 (MB).
    Completing 70% with 296 violations.
    elapsed time = 00:00:06, memory = 1747.53 (MB).
    Completing 80% with 296 violations.
    elapsed time = 00:00:07, memory = 1549.64 (MB).
    Completing 90% with 141 violations.
    elapsed time = 00:00:08, memory = 1796.48 (MB).
    Completing 100% with 44 violations.
    elapsed time = 00:00:09, memory = 1549.64 (MB).
[INFO DRT-0199]   Number of violations = 44.
Viol/Layer        met1   met2
Metal Spacing        8      4
Short               27      5
[INFO DRT-0267] cpu time = 00:00:56, elapsed time = 00:00:09, memory = 1549.64 (MB), peak = 2028.95 (MB)
Total wire length = 343332 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 141176 um.
Total wire length on LAYER met2 = 142952 um.
Total wire length on LAYER met3 = 37808 um.
Total wire length on LAYER met4 = 21396 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98589.
Up-via summary (total 98589):

------------------------
 FR_MASTERSLICE        0
            li1    45614
           met1    48295
           met2     3940
           met3      740
           met4        0
------------------------
                   98589


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 44 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 20% with 44 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 30% with 44 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 40% with 30 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 50% with 30 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 60% with 30 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 70% with 30 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 80% with 30 violations.
    elapsed time = 00:00:02, memory = 1549.64 (MB).
    Completing 90% with 30 violations.
    elapsed time = 00:00:02, memory = 1549.64 (MB).
    Completing 100% with 29 violations.
    elapsed time = 00:00:03, memory = 1549.64 (MB).
[INFO DRT-0199]   Number of violations = 29.
Viol/Layer        met1   met2
Metal Spacing        4      0
Short               21      4
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:03, memory = 1549.64 (MB), peak = 2028.95 (MB)
Total wire length = 343328 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 141146 um.
Total wire length on LAYER met2 = 142961 um.
Total wire length on LAYER met3 = 37842 um.
Total wire length on LAYER met4 = 21376 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98604.
Up-via summary (total 98604):

------------------------
 FR_MASTERSLICE        0
            li1    45614
           met1    48301
           met2     3950
           met3      739
           met4        0
------------------------
                   98604


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 29 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 20% with 29 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 30% with 27 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 40% with 27 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 50% with 27 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 60% with 27 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 70% with 27 violations.
    elapsed time = 00:00:00, memory = 1549.64 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:03, memory = 1549.64 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:03, memory = 1549.64 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:04, memory = 1549.64 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:04, memory = 1549.64 (MB), peak = 2028.95 (MB)
Total wire length = 343340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 141059 um.
Total wire length on LAYER met2 = 142976 um.
Total wire length on LAYER met3 = 37934 um.
Total wire length on LAYER met4 = 21370 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98626.
Up-via summary (total 98626):

------------------------
 FR_MASTERSLICE        0
            li1    45614
           met1    48306
           met2     3967
           met3      739
           met4        0
------------------------
                   98626


[INFO DRT-0198] Complete detail routing.
Total wire length = 343340 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 141059 um.
Total wire length on LAYER met2 = 142976 um.
Total wire length on LAYER met3 = 37934 um.
Total wire length on LAYER met4 = 21370 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 98626.
Up-via summary (total 98626):

------------------------
 FR_MASTERSLICE        0
            li1    45614
           met1    48306
           met2     3967
           met3      739
           met4        0
------------------------
                   98626


[INFO DRT-0267] cpu time = 00:29:43, elapsed time = 00:03:03, memory = 1549.64 (MB), peak = 2028.95 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               296    1111.07
  Tap cell                               2325    2909.04
  Antenna cell                             32      80.08
  Clock buffer                             70    1052.26
  Timing Repair Buffer                   1115   11544.82
  Inverter                                178    1151.10
  Clock inverter                           52     810.78
  Sequential cell                         450    9258.88
  Multi-Input combinational cell        10007   88557.43
  Total                                 14525  116475.46
Writing OpenROAD database to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_3/43-openroad-detailedrouting/pipelined_mult.odb'…
Writing netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_3/43-openroad-detailedrouting/pipelined_mult.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_3/43-openroad-detailedrouting/pipelined_mult.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_3/43-openroad-detailedrouting/pipelined_mult.def'…
Writing timing constraints to '/home/hien/openlane2/designs/highspeed_pipelined_multiplier/runs/opti_3/43-openroad-detailedrouting/pipelined_mult.sdc'…
