INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/encoder_8_3/encoder_8_3.srcs/sources_1/new/encoder_8_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_8_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Enoch/Git/Digital-Design-Learning/encoder_8_3/encoder_8_3.srcs/sim_1/new/encoder_8_3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module encoder_8_3_tb
