{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1424737269346 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1424737269347 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 23 21:21:08 2015 " "Processing started: Mon Feb 23 21:21:08 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1424737269347 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1424737269347 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off teste_ts232 -c teste_ts232 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off teste_ts232 -c teste_ts232" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1424737269347 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_ts232_7_1200mv_85c_slow.vho C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/ simulation " "Generated file teste_ts232_7_1200mv_85c_slow.vho in folder \"C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424737270701 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_ts232_7_1200mv_0c_slow.vho C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/ simulation " "Generated file teste_ts232_7_1200mv_0c_slow.vho in folder \"C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424737270806 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_ts232_min_1200mv_0c_fast.vho C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/ simulation " "Generated file teste_ts232_min_1200mv_0c_fast.vho in folder \"C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424737270920 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_ts232.vho C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/ simulation " "Generated file teste_ts232.vho in folder \"C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424737271049 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_ts232_7_1200mv_85c_vhd_slow.sdo C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/ simulation " "Generated file teste_ts232_7_1200mv_85c_vhd_slow.sdo in folder \"C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424737271141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_ts232_7_1200mv_0c_vhd_slow.sdo C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/ simulation " "Generated file teste_ts232_7_1200mv_0c_vhd_slow.sdo in folder \"C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424737271255 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_ts232_min_1200mv_0c_vhd_fast.sdo C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/ simulation " "Generated file teste_ts232_min_1200mv_0c_vhd_fast.sdo in folder \"C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424737271380 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "teste_ts232_vhd.sdo C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/ simulation " "Generated file teste_ts232_vhd.sdo in folder \"C:/altera/14.0/quartus/bin64/teste_rs232/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1424737271483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "444 " "Peak virtual memory: 444 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1424737271665 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 23 21:21:11 2015 " "Processing ended: Mon Feb 23 21:21:11 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1424737271665 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1424737271665 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1424737271665 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1424737271665 ""}
