#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue Sep 23 14:20:39 2025
# Process ID         : 13256
# Current directory  : C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1
# Command line       : vivado.exe -log PCB_Test1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source PCB_Test1_wrapper.tcl -notrace
# Log file           : C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1/PCB_Test1_wrapper.vdi
# Journal file       : C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1\vivado.jou
# Running On         : LAPTOP-1SQM85NC
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 16861 MB
# Swap memory        : 17179 MB
# Total Virtual      : 34041 MB
# Available Virtual  : 13753 MB
#-----------------------------------------------------------
source PCB_Test1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 456.133 ; gain = 136.730
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top PCB_Test1_wrapper -part xc7a100tcsg324-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_BF_Data_Collector_Dr_0_0/PCB_Test1_BF_Data_Collector_Dr_0_0.dcp' for cell 'PCB_Test1_i/BF_Data_Collector_Dr_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_BF_formatter_0_0/PCB_Test1_BF_formatter_0_0.dcp' for cell 'PCB_Test1_i/BF_formatter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_GNSS_Fetcher_mod_0_0/PCB_Test1_GNSS_Fetcher_mod_0_0.dcp' for cell 'PCB_Test1_i/GNSS_Fetcher_mod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_GNSS_Sender_0_0/PCB_Test1_GNSS_Sender_0_0.dcp' for cell 'PCB_Test1_i/GNSS_Sender_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_HK_formatter_0_0/PCB_Test1_HK_formatter_0_0.dcp' for cell 'PCB_Test1_i/HK_formatter_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_I2C_full_sensor_data_0_0/PCB_Test1_I2C_full_sensor_data_0_0.dcp' for cell 'PCB_Test1_i/I2C_full_sensor_data_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_I2Cmod_0_0/PCB_Test1_I2Cmod_0_0.dcp' for cell 'PCB_Test1_i/I2Cmod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_Pulse_Per_Second_100_0_0/PCB_Test1_Pulse_Per_Second_100_0_0.dcp' for cell 'PCB_Test1_i/Pulse_Per_Second_100_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_RW_ROUTER_100MHZ_0_0/PCB_Test1_RW_ROUTER_100MHZ_0_0.dcp' for cell 'PCB_Test1_i/RW_ROUTER_100MHZ_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_Read1_100MHZ_0_0/PCB_Test1_Read1_100MHZ_0_0.dcp' for cell 'PCB_Test1_i/Read1_100MHZ_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_Switchmod_0_0/PCB_Test1_Switchmod_0_0.dcp' for cell 'PCB_Test1_i/Switchmod_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_TC_distributor_0_0/PCB_Test1_TC_distributor_0_0.dcp' for cell 'PCB_Test1_i/TC_distributor_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_TM_packet_sender_0_0/PCB_Test1_TM_packet_sender_0_0.dcp' for cell 'PCB_Test1_i/TM_packet_sender_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_UART_RX_100MHZ_0_0/PCB_Test1_UART_RX_100MHZ_0_0.dcp' for cell 'PCB_Test1_i/UART_RX_100MHZ_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_UART_RX_100MHZ_1_0/PCB_Test1_UART_RX_100MHZ_1_0.dcp' for cell 'PCB_Test1_i/UART_RX_100MHZ_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_UART_TX_100MHZ_0_0/PCB_Test1_UART_TX_100MHZ_0_0.dcp' for cell 'PCB_Test1_i/UART_TX_100MHZ_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.gen/sources_1/bd/PCB_Test1/ip/PCB_Test1_Write1_100MHZ_0_0/PCB_Test1_Write1_100MHZ_0_0.dcp' for cell 'PCB_Test1_i/Write1_100MHZ_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.323 . Memory (MB): peak = 704.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1368 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-43] Netlist 'PCB_Test1_wrapper' is not ideal for floorplanning, since the cellview 'PCB_Test1_TM_packet_sender_0_0_TM_packet_sender' defined in file 'PCB_Test1_TM_packet_sender_0_0.edf' contains large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'SRAM2DQ[*]'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'SRAM2A[*]'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'SRAM2_EN'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'UART_RAD_RX'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'UART_RAD_TX'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'RTC_MFP'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P427'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P431'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P432'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P435'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P436'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P443'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P444'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P447'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P448'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P455'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P456'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P459'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P460'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P463'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P468'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P470'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P471'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P474'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P478'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'P482'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:1]
WARNING: [Vivado 12-584] No ports matched 'SRAM2DQ[*]'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'SRAM2A[*]'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'SRAM2_EN'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'UART_RAD_RX'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'UART_RAD_TX'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'RTC_MFP'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P427'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P431'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P432'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P435'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P436'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P443'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P444'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P447'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P448'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P455'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P456'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P459'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P460'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P463'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P468'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P470'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P471'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P474'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P478'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'P482'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:2]
WARNING: [Vivado 12-584] No ports matched 'HEATER_1'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'HEATER_2'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'GNSS_FIX'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'GNSS_TX'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SRAM2DEC[*]'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SRAM2A[*]'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SRAM2_WE'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SD_MISO'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SD_MOSI'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SD_SCK'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SD_CS'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'SD_DET'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P515'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P519'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P523'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P527'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P530'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P533'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P534'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P537'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P538'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P539'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P541'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P542'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P543'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P553'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P554'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P557'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
WARNING: [Vivado 12-584] No ports matched 'P561'. [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc:3]
Finished Parsing XDC File [C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.srcs/constrs_1/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 866.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 18 instances

27 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:28 . Memory (MB): peak = 866.441 ; gain = 406.359
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 907.902 ; gain = 41.461

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 289ab1674

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1464.473 ; gain = 556.570

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 289ab1674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 289ab1674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 1 Initialization | Checksum: 289ab1674

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 289ab1674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.519 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 289ab1674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.581 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 289ab1674

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.589 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 2 inverter(s) to 32 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 25219d115

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1880.391 ; gain = 0.000
Retarget | Checksum: 25219d115
INFO: [Opt 31-389] Phase Retarget created 22 cells and removed 24 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2cec9fa0d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1880.391 ; gain = 0.000
Constant propagation | Checksum: 2cec9fa0d
INFO: [Opt 31-389] Phase Constant propagation created 69 cells and removed 25822 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1880.391 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 5 Sweep | Checksum: 225366212

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000
Sweep | Checksum: 225366212
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 52 cells

Phase 6 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG sysclk_IBUF_BUFG_inst to drive 3655 load(s) on clock net sysclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 6 BUFG optimization | Checksum: 2ca6a561b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000
BUFG optimization | Checksum: 2ca6a561b
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2ca6a561b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000
Shift Register Optimization | Checksum: 2ca6a561b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2ca6a561b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000
Post Processing Netlist | Checksum: 2ca6a561b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 30117549d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 30117549d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 9 Finalization | Checksum: 30117549d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              22  |              24  |                                              0  |
|  Constant propagation         |              69  |           25822  |                                              0  |
|  Sweep                        |               0  |              52  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 30117549d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 30117549d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1880.391 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 30117549d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1880.391 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1880.391 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 30117549d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1880.391 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 82 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:26 . Memory (MB): peak = 1880.391 ; gain = 1013.949
INFO: [Vivado 12-24828] Executing command : report_drc -file PCB_Test1_wrapper_drc_opted.rpt -pb PCB_Test1_wrapper_drc_opted.pb -rpx PCB_Test1_wrapper_drc_opted.rpx
Command: report_drc -file PCB_Test1_wrapper_drc_opted.rpt -pb PCB_Test1_wrapper_drc_opted.pb -rpx PCB_Test1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1/PCB_Test1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1880.391 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1880.391 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1880.391 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1880.391 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1880.391 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1880.391 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1880.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1/PCB_Test1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 280879839

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1880.391 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1856d5cbe

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.964 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ab2ac171

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ab2ac171

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1ab2ac171

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1ab2ac171

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1ab2ac171

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1ab2ac171

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1d566e375

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 2.5 Global Place Phase2
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.5 Global Place Phase2 | Checksum: 1c26cbc2b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1c26cbc2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1c26cbc2b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 26e6724d5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c0f8d3ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1c0f8d3ce

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1c952d5df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1c952d5df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c952d5df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c952d5df

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1c952d5df

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c952d5df

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1c952d5df

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1c952d5df

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1880.391 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1880.391 ; gain = 0.000

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1880.391 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2442e503e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1880.391 ; gain = 0.000
Ending Placer Task | Checksum: 220a31e3d

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1880.391 ; gain = 0.000
67 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1880.391 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file PCB_Test1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 1880.391 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file PCB_Test1_wrapper_utilization_placed.rpt -pb PCB_Test1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file PCB_Test1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1880.391 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 1880.391 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.593 . Memory (MB): peak = 1880.391 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1880.391 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1880.391 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1880.391 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1880.391 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.676 . Memory (MB): peak = 1880.391 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1/PCB_Test1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.519 . Memory (MB): peak = 1882.133 ; gain = 1.742
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
76 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1900.059 ; gain = 0.047
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.616 . Memory (MB): peak = 1902.973 ; gain = 2.914
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1902.973 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 1902.973 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1902.973 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1902.973 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.698 . Memory (MB): peak = 1902.973 ; gain = 2.914
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1/PCB_Test1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 8f2f3f34 ConstDB: 0 ShapeSum: dfa17f73 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: ca7d6cb2 | NumContArr: af69dcc5 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2ff393eb1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:49 . Memory (MB): peak = 2002.930 ; gain = 99.957

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2ff393eb1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2008.973 ; gain = 106.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2ff393eb1

Time (s): cpu = 00:00:54 ; elapsed = 00:00:50 . Memory (MB): peak = 2008.973 ; gain = 106.000
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 4580
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 4580
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 3111e7e18

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2039.871 ; gain = 136.898

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 3111e7e18

Time (s): cpu = 00:00:55 ; elapsed = 00:00:50 . Memory (MB): peak = 2039.871 ; gain = 136.898

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 1b05436ec

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 2039.871 ; gain = 136.898
Phase 4 Initial Routing | Checksum: 1b05436ec

Time (s): cpu = 00:00:57 ; elapsed = 00:00:51 . Memory (MB): peak = 2039.871 ; gain = 136.898

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 0
Phase 5.1 Global Iteration 0 | Checksum: 220ccfda1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2039.871 ; gain = 136.898
Phase 5 Rip-up And Reroute | Checksum: 220ccfda1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2039.871 ; gain = 136.898

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 220ccfda1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2039.871 ; gain = 136.898

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 220ccfda1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2039.871 ; gain = 136.898
Phase 7 Post Hold Fix | Checksum: 220ccfda1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2039.871 ; gain = 136.898

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.533795 %
  Global Horizontal Routing Utilization  = 0.685351 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 28.8288%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 45.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 220ccfda1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2039.871 ; gain = 136.898

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 220ccfda1

Time (s): cpu = 00:00:58 ; elapsed = 00:00:52 . Memory (MB): peak = 2039.871 ; gain = 136.898

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 238a5f786

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 2039.871 ; gain = 136.898

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 238a5f786

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 2039.871 ; gain = 136.898
Total Elapsed time in route_design: 52.73 secs

Phase 12 Post-Route Event Processing
Phase 12 Post-Route Event Processing | Checksum: 221e15991

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 2039.871 ; gain = 136.898
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 221e15991

Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 2039.871 ; gain = 136.898

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 83 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:59 ; elapsed = 00:00:53 . Memory (MB): peak = 2039.871 ; gain = 136.898
INFO: [Vivado 12-24828] Executing command : report_drc -file PCB_Test1_wrapper_drc_routed.rpt -pb PCB_Test1_wrapper_drc_routed.pb -rpx PCB_Test1_wrapper_drc_routed.rpx
Command: report_drc -file PCB_Test1_wrapper_drc_routed.rpt -pb PCB_Test1_wrapper_drc_routed.pb -rpx PCB_Test1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1/PCB_Test1_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2081.973 ; gain = 42.102
INFO: [Vivado 12-24828] Executing command : report_methodology -file PCB_Test1_wrapper_methodology_drc_routed.rpt -pb PCB_Test1_wrapper_methodology_drc_routed.pb -rpx PCB_Test1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file PCB_Test1_wrapper_methodology_drc_routed.rpt -pb PCB_Test1_wrapper_methodology_drc_routed.pb -rpx PCB_Test1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1/PCB_Test1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 2104.828 ; gain = 22.855
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file PCB_Test1_wrapper_timing_summary_routed.rpt -pb PCB_Test1_wrapper_timing_summary_routed.pb -rpx PCB_Test1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file PCB_Test1_wrapper_route_status.rpt -pb PCB_Test1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file PCB_Test1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file PCB_Test1_wrapper_power_routed.rpt -pb PCB_Test1_wrapper_power_summary_routed.pb -rpx PCB_Test1_wrapper_power_routed.rpx
Command: report_power -file PCB_Test1_wrapper_power_routed.rpt -pb PCB_Test1_wrapper_power_summary_routed.pb -rpx PCB_Test1_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
100 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file PCB_Test1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file PCB_Test1_wrapper_bus_skew_routed.rpt -pb PCB_Test1_wrapper_bus_skew_routed.pb -rpx PCB_Test1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2106.828 ; gain = 66.957
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 2107.727 ; gain = 0.008
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.676 . Memory (MB): peak = 2116.578 ; gain = 8.852
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2116.578 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.138 . Memory (MB): peak = 2116.578 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 2116.578 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2116.578 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.878 . Memory (MB): peak = 2116.578 ; gain = 8.852
INFO: [Common 17-1381] The checkpoint 'C:/GitHub/GLITCH-Software/FPGA/PCB/PCB_Test1/PCB_Test1.runs/impl_1/PCB_Test1_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force PCB_Test1_wrapper.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PCB_Test1_wrapper.bit...
Writing bitstream ./PCB_Test1_wrapper.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
115 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:20 . Memory (MB): peak = 2621.047 ; gain = 503.320
INFO: [Common 17-206] Exiting Vivado at Tue Sep 23 14:23:53 2025...
