library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
ENTITY Vizualizer is
PORT(
	Input : IN INTEGER range -255 to 255;
	H : IN STD_LOGIC;
	S : out STD_LOGIC_VECTOR (255 downto 0)
	);
END Vizualizer;
ARCHITECTURE archi OF Vizualizer IS
BEGIN
	PROCESS (Input)
	 BEGIN
	 IF (Input>='127') THEN
		S<=Input;
	 Else -- Si input<127
		S<=255-Input;
	 End process;
end archi;
