{"Source Block": ["serv/rtl/serv_mpram.v@105:115@HdlIdDef", "   //1 : RS2\n   //2 : CSR\n   reg [2:0] rcnt_hi;\n   reg [3:0] rcnt_lo;\n\n   wire [8:0] raddr;\n\n   reg [3:0] rdata;\n\n   reg [5:0] rdata0;\n   reg [4:0] rdata1;\n"], "Clone Blocks": [["serv/rtl/serv_mpram.v@107:117", "   reg [2:0] rcnt_hi;\n   reg [3:0] rcnt_lo;\n\n   wire [8:0] raddr;\n\n   reg [3:0] rdata;\n\n   reg [5:0] rdata0;\n   reg [4:0] rdata1;\n   reg [3:0] rdata2;\n   //reg [3:0] rdata3;\n"], ["serv/rtl/serv_mpram.v@110:120", "   wire [8:0] raddr;\n\n   reg [3:0] rdata;\n\n   reg [5:0] rdata0;\n   reg [4:0] rdata1;\n   reg [3:0] rdata2;\n   //reg [3:0] rdata3;\n\n   reg [2:0] rreq;\n\n"], ["serv/rtl/serv_mpram.v@111:121", "\n   reg [3:0] rdata;\n\n   reg [5:0] rdata0;\n   reg [4:0] rdata1;\n   reg [3:0] rdata2;\n   //reg [3:0] rdata3;\n\n   reg [2:0] rreq;\n\n\n"], ["serv/rtl/serv_mpram.v@109:119", "\n   wire [8:0] raddr;\n\n   reg [3:0] rdata;\n\n   reg [5:0] rdata0;\n   reg [4:0] rdata1;\n   reg [3:0] rdata2;\n   //reg [3:0] rdata3;\n\n   reg [2:0] rreq;\n"]], "Diff Content": {"Delete": [[110, "   wire [8:0] raddr;\n"]], "Add": [[110, "   wire [5:0] rreg0 = {1'b0, i_rs1_raddr};\n"], [110, "   wire [5:0] rreg1 =\n"], [110, "\t      i_trap   ? {4'b1000, CSR_MTVEC} :\n"], [110, "\t      (i_csr_en | i_mret) ? {4'b1000, i_csr_addr} :\n"], [110, "\t      {1'b0,i_rs2_raddr};\n"], [110, "   wire [5:0] rreg = rport ? rreg1 : rreg0;\n"], [110, "   wire [9:0] raddr = {rreg, rslot};\n"]]}}