{
  "Top": "lstm_function",
  "RtlTop": "lstm_function",
  "RtlPrefix": "",
  "RtlSubPrefix": "lstm_function_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k160t",
    "Package": "-fbg676",
    "Speed": "-2L",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0> const *",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "input_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "input_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "16",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "output_r_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "output_r_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "weight_matrix_id": {
      "index": "2",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "weight_matrix_id",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_csim -code_analyzer=0",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "lstm_function"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "1",
    "IsCombinational": "0",
    "II": "2 ~ 53810",
    "Latency": "1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "lstm_function",
    "Version": "1.0",
    "DisplayName": "Lstm_function",
    "Revision": "2114015405",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_lstm_function_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/lstm_new.cpp",
      "..\/..\/updated_weights.cpp",
      "..\/..\/weights_dimensions.h",
      "..\/..\/new_updated_weights.h",
      "..\/..\/lstm_new.h",
      "..\/..\/block_circulant.cpp",
      "..\/..\/block_circulant.h",
      "..\/..\/activation_LUT.h",
      "..\/..\/activation_LUT.cpp"
    ],
    "TestBench": ["..\/..\/lstm_tb.cpp"],
    "Vhdl": [
      "impl\/vhdl\/lstm_function_circulant_matrix_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/lstm_function_control_r_s_axi.vhd",
      "impl\/vhdl\/lstm_function_control_s_axi.vhd",
      "impl\/vhdl\/lstm_function_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/lstm_function_gmem_m_axi.vhd",
      "impl\/vhdl\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.vhd",
      "impl\/vhdl\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1.vhd",
      "impl\/vhdl\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2.vhd",
      "impl\/vhdl\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3.vhd",
      "impl\/vhdl\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R.vhd",
      "impl\/vhdl\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_93_5.vhd",
      "impl\/vhdl\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_104_6.vhd",
      "impl\/vhdl\/lstm_function_mac_muladd_16s_16s_24ns_24_4_1.vhd",
      "impl\/vhdl\/lstm_function_mul_8ns_8ns_16_1_1.vhd",
      "impl\/vhdl\/lstm_function_sparsemux_401_8_16_1_1.vhd",
      "impl\/vhdl\/lstm_function_urem_9ns_8ns_9_13_1.vhd",
      "impl\/vhdl\/lstm_function.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/lstm_function_circulant_matrix_RAM_AUTO_1R1W.v",
      "impl\/verilog\/lstm_function_control_r_s_axi.v",
      "impl\/verilog\/lstm_function_control_s_axi.v",
      "impl\/verilog\/lstm_function_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/lstm_function_gmem_m_axi.v",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2.v",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1.v",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_59_1_lstm_weights_0_txt_0_ROM_AUTO_1R.v",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2.v",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_64_2_lstm_weights_1_txt_0_ROM_AUTO_1R.v",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3.v",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R.dat",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_69_3_lstm_weights_2_txt_0_ROM_AUTO_1R.v",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_93_5.v",
      "impl\/verilog\/lstm_function_lstm_function_Pipeline_VITIS_LOOP_104_6.v",
      "impl\/verilog\/lstm_function_mac_muladd_16s_16s_24ns_24_4_1.v",
      "impl\/verilog\/lstm_function_mul_8ns_8ns_16_1_1.v",
      "impl\/verilog\/lstm_function_sparsemux_401_8_16_1_1.v",
      "impl\/verilog\/lstm_function_urem_9ns_8ns_9_13_1.v",
      "impl\/verilog\/lstm_function.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/lstm_function_v1_0\/data\/lstm_function.mdd",
      "impl\/misc\/drivers\/lstm_function_v1_0\/data\/lstm_function.tcl",
      "impl\/misc\/drivers\/lstm_function_v1_0\/data\/lstm_function.yaml",
      "impl\/misc\/drivers\/lstm_function_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/lstm_function_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/lstm_function_v1_0\/src\/xlstm_function.c",
      "impl\/misc\/drivers\/lstm_function_v1_0\/src\/xlstm_function.h",
      "impl\/misc\/drivers\/lstm_function_v1_0\/src\/xlstm_function_hw.h",
      "impl\/misc\/drivers\/lstm_function_v1_0\/src\/xlstm_function_linux.c",
      "impl\/misc\/drivers\/lstm_function_v1_0\/src\/xlstm_function_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/lstm_function.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "5",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "weight_matrix_id",
          "access": "W",
          "description": "Data signal of weight_matrix_id",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "weight_matrix_id",
              "access": "W",
              "description": "Bit 31 to 0 of weight_matrix_id"
            }]
        }
      ],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "weight_matrix_id"
        }]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "input_r_1",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 31 to 0 of input_r"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_r_2",
          "access": "W",
          "description": "Data signal of input_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_r",
              "access": "W",
              "description": "Bit 63 to 32 of input_r"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_r_1",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 31 to 0 of output_r"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_r_2",
          "access": "W",
          "description": "Data signal of output_r",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_r",
              "access": "W",
              "description": "Bit 63 to 32 of output_r"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem_",
      "paramPrefix": "C_M_AXI_GMEM_",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem_ARADDR",
        "m_axi_gmem_ARBURST",
        "m_axi_gmem_ARCACHE",
        "m_axi_gmem_ARID",
        "m_axi_gmem_ARLEN",
        "m_axi_gmem_ARLOCK",
        "m_axi_gmem_ARPROT",
        "m_axi_gmem_ARQOS",
        "m_axi_gmem_ARREADY",
        "m_axi_gmem_ARREGION",
        "m_axi_gmem_ARSIZE",
        "m_axi_gmem_ARUSER",
        "m_axi_gmem_ARVALID",
        "m_axi_gmem_AWADDR",
        "m_axi_gmem_AWBURST",
        "m_axi_gmem_AWCACHE",
        "m_axi_gmem_AWID",
        "m_axi_gmem_AWLEN",
        "m_axi_gmem_AWLOCK",
        "m_axi_gmem_AWPROT",
        "m_axi_gmem_AWQOS",
        "m_axi_gmem_AWREADY",
        "m_axi_gmem_AWREGION",
        "m_axi_gmem_AWSIZE",
        "m_axi_gmem_AWUSER",
        "m_axi_gmem_AWVALID",
        "m_axi_gmem_BID",
        "m_axi_gmem_BREADY",
        "m_axi_gmem_BRESP",
        "m_axi_gmem_BUSER",
        "m_axi_gmem_BVALID",
        "m_axi_gmem_RDATA",
        "m_axi_gmem_RID",
        "m_axi_gmem_RLAST",
        "m_axi_gmem_RREADY",
        "m_axi_gmem_RRESP",
        "m_axi_gmem_RUSER",
        "m_axi_gmem_RVALID",
        "m_axi_gmem_WDATA",
        "m_axi_gmem_WID",
        "m_axi_gmem_WLAST",
        "m_axi_gmem_WREADY",
        "m_axi_gmem_WSTRB",
        "m_axi_gmem_WUSER",
        "m_axi_gmem_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "input"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "input"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "16",
          "final_bitwidth": "16",
          "argName": "output"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "lstm_function",
      "BindInstances": "circulant_matrix_U circulant_matrix_1_U circulant_matrix_2_U circulant_matrix_3_U circulant_matrix_4_U circulant_matrix_5_U circulant_matrix_6_U circulant_matrix_7_U circulant_matrix_8_U circulant_matrix_9_U circulant_matrix_10_U circulant_matrix_11_U circulant_matrix_12_U circulant_matrix_13_U circulant_matrix_14_U circulant_matrix_15_U circulant_matrix_16_U circulant_matrix_17_U circulant_matrix_18_U circulant_matrix_19_U circulant_matrix_20_U circulant_matrix_21_U circulant_matrix_22_U circulant_matrix_23_U circulant_matrix_24_U circulant_matrix_25_U circulant_matrix_26_U circulant_matrix_27_U circulant_matrix_28_U circulant_matrix_29_U circulant_matrix_30_U circulant_matrix_31_U circulant_matrix_32_U circulant_matrix_33_U circulant_matrix_34_U circulant_matrix_35_U circulant_matrix_36_U circulant_matrix_37_U circulant_matrix_38_U circulant_matrix_39_U circulant_matrix_40_U circulant_matrix_41_U circulant_matrix_42_U circulant_matrix_43_U circulant_matrix_44_U circulant_matrix_45_U circulant_matrix_46_U circulant_matrix_47_U circulant_matrix_48_U circulant_matrix_49_U circulant_matrix_50_U circulant_matrix_51_U circulant_matrix_52_U circulant_matrix_53_U circulant_matrix_54_U circulant_matrix_55_U circulant_matrix_56_U circulant_matrix_57_U circulant_matrix_58_U circulant_matrix_59_U circulant_matrix_60_U circulant_matrix_61_U circulant_matrix_62_U circulant_matrix_63_U circulant_matrix_64_U circulant_matrix_65_U circulant_matrix_66_U circulant_matrix_67_U circulant_matrix_68_U circulant_matrix_69_U circulant_matrix_70_U circulant_matrix_71_U circulant_matrix_72_U circulant_matrix_73_U circulant_matrix_74_U circulant_matrix_75_U circulant_matrix_76_U circulant_matrix_77_U circulant_matrix_78_U circulant_matrix_79_U circulant_matrix_80_U circulant_matrix_81_U circulant_matrix_82_U circulant_matrix_83_U circulant_matrix_84_U circulant_matrix_85_U circulant_matrix_86_U circulant_matrix_87_U circulant_matrix_88_U circulant_matrix_89_U circulant_matrix_90_U circulant_matrix_91_U circulant_matrix_92_U circulant_matrix_93_U circulant_matrix_94_U circulant_matrix_95_U circulant_matrix_96_U circulant_matrix_97_U circulant_matrix_98_U circulant_matrix_99_U circulant_matrix_100_U circulant_matrix_101_U circulant_matrix_102_U circulant_matrix_103_U circulant_matrix_104_U circulant_matrix_105_U circulant_matrix_106_U circulant_matrix_107_U circulant_matrix_108_U circulant_matrix_109_U circulant_matrix_110_U circulant_matrix_111_U circulant_matrix_112_U circulant_matrix_113_U circulant_matrix_114_U circulant_matrix_115_U circulant_matrix_116_U circulant_matrix_117_U circulant_matrix_118_U circulant_matrix_119_U circulant_matrix_120_U circulant_matrix_121_U circulant_matrix_122_U circulant_matrix_123_U circulant_matrix_124_U circulant_matrix_125_U circulant_matrix_126_U circulant_matrix_127_U circulant_matrix_128_U circulant_matrix_129_U circulant_matrix_130_U circulant_matrix_131_U circulant_matrix_132_U circulant_matrix_133_U circulant_matrix_134_U circulant_matrix_135_U circulant_matrix_136_U circulant_matrix_137_U circulant_matrix_138_U circulant_matrix_139_U circulant_matrix_140_U circulant_matrix_141_U circulant_matrix_142_U circulant_matrix_143_U circulant_matrix_144_U circulant_matrix_145_U circulant_matrix_146_U circulant_matrix_147_U circulant_matrix_148_U circulant_matrix_149_U circulant_matrix_150_U circulant_matrix_151_U circulant_matrix_152_U circulant_matrix_153_U circulant_matrix_154_U circulant_matrix_155_U circulant_matrix_156_U circulant_matrix_157_U circulant_matrix_158_U circulant_matrix_159_U circulant_matrix_160_U circulant_matrix_161_U circulant_matrix_162_U circulant_matrix_163_U circulant_matrix_164_U circulant_matrix_165_U circulant_matrix_166_U circulant_matrix_167_U circulant_matrix_168_U circulant_matrix_169_U circulant_matrix_170_U circulant_matrix_171_U circulant_matrix_172_U circulant_matrix_173_U circulant_matrix_174_U circulant_matrix_175_U circulant_matrix_176_U circulant_matrix_177_U circulant_matrix_178_U circulant_matrix_179_U circulant_matrix_180_U circulant_matrix_181_U circulant_matrix_182_U circulant_matrix_183_U circulant_matrix_184_U circulant_matrix_185_U circulant_matrix_186_U circulant_matrix_187_U circulant_matrix_188_U circulant_matrix_189_U circulant_matrix_190_U circulant_matrix_191_U circulant_matrix_192_U circulant_matrix_193_U circulant_matrix_194_U circulant_matrix_195_U circulant_matrix_196_U circulant_matrix_197_U circulant_matrix_198_U circulant_matrix_199_U matrix_row_U intermediate_U mul_8ns_8ns_16_1_1_U425 icmp_ln90_fu_4112_p2 add_ln90_fu_4117_p2 control_s_axi_U control_r_s_axi_U gmem_m_axi_U",
      "Instances": [
        {
          "ModuleName": "lstm_function_Pipeline_VITIS_LOOP_69_3",
          "InstanceName": "grp_lstm_function_Pipeline_VITIS_LOOP_69_3_fu_3406",
          "BindInstances": "icmp_ln69_fu_68_p2 add_ln69_fu_74_p2 lstm_weights_2_txt_0_U"
        },
        {
          "ModuleName": "lstm_function_Pipeline_VITIS_LOOP_64_2",
          "InstanceName": "grp_lstm_function_Pipeline_VITIS_LOOP_64_2_fu_3414",
          "BindInstances": "icmp_ln64_fu_68_p2 add_ln64_fu_74_p2 lstm_weights_1_txt_0_U"
        },
        {
          "ModuleName": "lstm_function_Pipeline_VITIS_LOOP_59_1",
          "InstanceName": "grp_lstm_function_Pipeline_VITIS_LOOP_59_1_fu_3422",
          "BindInstances": "icmp_ln59_fu_69_p2 add_ln59_fu_75_p2 lstm_weights_0_txt_0_U"
        },
        {
          "ModuleName": "lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2",
          "InstanceName": "grp_lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2_fu_3430",
          "BindInstances": "icmp_ln9_fu_3711_p2 add_ln9_fu_3717_p2 icmp_ln10_fu_3729_p2 select_ln9_fu_3735_p3 add_ln9_1_fu_3743_p2 select_ln9_1_fu_3749_p3 grp_fu_3771_p0 urem_9ns_8ns_9_13_1_U7 add_ln10_fu_3777_p2"
        },
        {
          "ModuleName": "lstm_function_Pipeline_VITIS_LOOP_93_5",
          "InstanceName": "grp_lstm_function_Pipeline_VITIS_LOOP_93_5_fu_3640",
          "BindInstances": "icmp_ln93_fu_2119_p2 add_ln93_fu_2125_p2 sparsemux_401_8_16_1_1_U213 mac_muladd_16s_16s_24ns_24_4_1_U214 mac_muladd_16s_16s_24ns_24_4_1_U214"
        },
        {
          "ModuleName": "lstm_function_Pipeline_VITIS_LOOP_104_6",
          "InstanceName": "grp_lstm_function_Pipeline_VITIS_LOOP_104_6_fu_4050",
          "BindInstances": "icmp_ln104_fu_115_p2 add_ln104_fu_121_p2 icmp_ln23_fu_141_p2 icmp_ln24_fu_147_p2 select_ln23_1_fu_153_p3 or_ln23_fu_161_p2 select_ln23_fu_167_p3"
        }
      ]
    },
    "Info": {
      "lstm_function_Pipeline_VITIS_LOOP_69_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lstm_function_Pipeline_VITIS_LOOP_64_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lstm_function_Pipeline_VITIS_LOOP_59_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lstm_function_Pipeline_VITIS_LOOP_93_5": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lstm_function_Pipeline_VITIS_LOOP_104_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "lstm_function": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "lstm_function_Pipeline_VITIS_LOOP_69_3": {
        "Latency": {
          "LatencyBest": "202",
          "LatencyAvg": "202",
          "LatencyWorst": "202",
          "PipelineII": "201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "4.532"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_69_3",
            "TripCount": "200",
            "Latency": "200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "~0",
          "FF": "19",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "68",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lstm_function_Pipeline_VITIS_LOOP_64_2": {
        "Latency": {
          "LatencyBest": "202",
          "LatencyAvg": "202",
          "LatencyWorst": "202",
          "PipelineII": "201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "4.532"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_64_2",
            "TripCount": "200",
            "Latency": "200",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "1",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "~0",
          "FF": "19",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "68",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lstm_function_Pipeline_VITIS_LOOP_59_1": {
        "Latency": {
          "LatencyBest": "12",
          "LatencyAvg": "12",
          "LatencyWorst": "12",
          "PipelineII": "11",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "3.414"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_59_1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "FF": "27",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "67",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lstm_function_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2": {
        "Latency": {
          "LatencyBest": "114",
          "LatencyAvg": "",
          "LatencyWorst": "40014",
          "PipelineIIMin": "101",
          "PipelineIIMax": "40001",
          "PipelineII": "101 ~ 40001",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "6.067"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_9_1_VITIS_LOOP_10_2",
            "TripCount": "",
            "LatencyMin": "112",
            "LatencyMax": "40012",
            "Latency": "112 ~ 40012",
            "PipelineII": "1",
            "PipelineDepth": "14"
          }],
        "Area": {
          "FF": "641",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "423",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lstm_function_Pipeline_VITIS_LOOP_93_5": {
        "Latency": {
          "LatencyBest": "16",
          "LatencyAvg": "",
          "LatencyWorst": "206",
          "PipelineIIMin": "11",
          "PipelineIIMax": "201",
          "PipelineII": "11 ~ 201",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_93_5",
            "TripCount": "",
            "LatencyMin": "14",
            "LatencyMax": "204",
            "Latency": "14 ~ 204",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "~0",
          "FF": "149",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "1189",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lstm_function_Pipeline_VITIS_LOOP_104_6": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "",
          "LatencyWorst": "65",
          "PipelineIIMin": "11",
          "PipelineIIMax": "63",
          "PipelineII": "11 ~ 63",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_104_6",
            "TripCount": "",
            "LatencyMin": "11",
            "LatencyMax": "63",
            "Latency": "11 ~ 63",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "23",
          "AVAIL_FF": "202800",
          "UTIL_FF": "~0",
          "LUT": "147",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "lstm_function": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "",
          "LatencyWorst": "53809",
          "PipelineIIMin": "2",
          "PipelineIIMax": "53810",
          "PipelineII": "2 ~ 53810",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.00",
          "Estimate": "9.000"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_90_4",
            "TripCount": "",
            "LatencyMin": "280",
            "LatencyMax": "13516",
            "Latency": "280 ~ 13516",
            "PipelineII": "",
            "PipelineDepthMin": "28",
            "PipelineDepthMax": "218",
            "PipelineDepth": "28 ~ 218"
          }],
        "Area": {
          "BRAM_18K": "207",
          "AVAIL_BRAM": "650",
          "UTIL_BRAM": "31",
          "DSP": "1",
          "AVAIL_DSP": "600",
          "UTIL_DSP": "~0",
          "FF": "5606",
          "AVAIL_FF": "202800",
          "UTIL_FF": "2",
          "LUT": "9046",
          "AVAIL_LUT": "101400",
          "UTIL_LUT": "8",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-03-28 16:05:29 +0530",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
