Todd M. Austin, DIVA: a reliable substrate for deep submicron microarchitecture design, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.196-207, November 16-18, 1999, Haifa, Israel
Robert Baumann, Soft Errors in Advanced Computer Systems, IEEE Design & Test, v.22 n.3, p.258-266, May 2005[doi>10.1109/MDT.2005.69]
Shekhar Borkar, Designing Reliable Systems from Unreliable Components: The Challenges of Transistor Variability and Degradation, IEEE Micro, v.25 n.6, p.10-16, November 2005[doi>10.1109/MM.2005.110]
Fred A. Bower , Daniel J. Sorin , Sule Ozev, A Mechanism for Online Diagnosis of Hard Faults in Microprocessors, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.197-208, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.8]
H. Hana and B. Johnson. 1986. Concurrent error detection in VLSI circuits using time redundancy. In Proceedings of the IEEE Southeastcon'86 Regional Conference.
Avi Mendelson , Neeraj Suri, Designing High-Performance & Reliable Superscalar Architectures: The out of Order Reliable Superscalar (O3RS) Approach, Proceedings of the 2000 International Conference on Dependable Systems and Networks (formerly FTCS-30 and DCCA-8), p.473-481, June 25-28, 2000
E. Mizan, T. Amimeur, and M. Jacome. 2007. Self-imposed temporal redundancy: An efficient technique to enhance the reliability of pipelined functional units. In Proceedings of the 19th International Symposium on Computer Architecture and High Performance Computing.
J. H. Patel , L. Y. Fung, Concurrent Error Detection in ALU's by Recomputing with Shifted Operands, IEEE Transactions on Computers, v.31 n.7, p.589-595, July 1982[doi>10.1109/TC.1982.1676055]
Joydeep Ray , James C. Hoe , Babak Falsafi, Dual use of superscalar datapath for transient-fault detection and recovery, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Steven K. Reinhardt , Shubhendu S. Mukherjee, Transient fault detection via simultaneous multithreading, Proceedings of the 27th annual international symposium on Computer architecture, p.25-36, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339652]
J. Renau. 2005. SESC: SuperESCalar simulator. Tech. rep., University of California at Santa Cruz.
Rance Rodrigues , Sandip Kundu, An Online Mechanism to Verify Datapath Execution Using Existing Resources in Chip Multiprocessors, Proceedings of the 2011 Asian Test Symposium, p.161-166, November 20-23, 2011[doi>10.1109/ATS.2011.82]
Eric Rotenberg, AR-SMT: A Microarchitectural Approach to Fault Tolerance in Microprocessors, Proceedings of the Twenty-Ninth Annual International Symposium on Fault-Tolerant Computing, p.84, June 15-18, 1999
S. Rusu, S. Tam, H. Muljono, D. Ayers, and J. Chang. 2006. A dual-core multi-threaded Xeon processor with 16mb l3 cache. In Proceedings of the IEEE International Solid-State Circuits Conference (ISSCC'06) (Digest of Technical Papers). 315--324.
Smitha Shyam , Kypros Constantinides , Sujay Phadke , Valeria Bertacco , Todd Austin, Ultra low-cost defect protection for microprocessor pipelines, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168868]
Daniel P. Siewiorek , Robert S. Swarz, Reliable computer systems (3rd ed.): design and evaluation, A. K. Peters, Ltd., Natick, MA, 1998
Jared C. Smolens , Jangwoo Kim , James C. Hoe , Babak Falsafi, Efficient Resource Sharing in Concurrent Error Detecting Superscalar Microarchitectures, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.257-268, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.19]
Daniel J. Sorin , Milo M. K. Martin , Mark D. Hill , David A. Wood, SafetyNet: improving the availability of shared memory multiprocessors with global checkpoint/recovery, Proceedings of the 29th annual international symposium on Computer architecture, May 25-29, 2002, Anchorage, Alaska
SPEC2000. The Standard Performance Evaluation Corporation (Spec CPI2000 suite).
Avi Timor , Avi Mendelson , Yitzhak Birk , Neeraj Suri, Using Underutilized CPU Resources to Enhance Its Reliability, IEEE Transactions on Dependable and Secure Computing, v.7 n.1, p.94-109, January 2010[doi>10.1109/TDSC.2008.31]
D. P. Vasudevan , P. K. Lala, A Technique for Modular Design of Self-Checking Carry-Select Adder, Proceedings of the 20th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, p.325-333, October 03-05, 2005[doi>10.1109/DFTVS.2005.15]
M. Yilmaz, D. R. Hower, S. Ozev, and D. J. Sorin. 2006. Self-checking and self-diagnosing 32-bit microprocessor multiplier. In Proceedings of the IEEE International Test Conference.
Mahmut Yilmaz , Albert Meixner , Sule Ozev , Daniel J. Sorin, Lazy Error Detection for Microprocessor Functional Units, Proceedings of the 22nd IEEE International Symposium on Defect and Fault-Tolerance in VLSI Systems, p.361-369, September 26-28, 2007
