#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Fri Oct 26 13:33:35 2018
# Process ID: 20713
# Current directory: /home/carson/poly/cpe439/hdmi_2_vga
# Command line: vivado project_1.xpr
# Log file: /home/carson/poly/cpe439/hdmi_2_vga/vivado.log
# Journal file: /home/carson/poly/cpe439/hdmi_2_vga/vivado.jou
#-----------------------------------------------------------
start_gui
open_project project_1.xpr
INFO: [Project 1-313] Project file moved from '/home/carson/poly/cpe439/hdmi_in' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Abstraction IP file 'digilentinc.com:interface:tmds_rtl:1.0' found within IP repository '/home/carson/poly/cpe439/vivado-library-master'.
WARNING: [IP_Flow 19-1694] Ignoring duplicate Bus Definition IP file 'digilentinc.com:interface:tmds:1.0' found within IP repository '/home/carson/poly/cpe439/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/carson/poly/cpe439/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
remove_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/bd/design_1/design_1.bd
file delete -force /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/bd/design_1 /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/sim_scripts/design_1
remove_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/imports/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -norecurse /home/carson/poly/cpe439/hdmi_2_vga/top.v
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 5.2 -module_name clk_wiz_0
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.PRIM_IN_FREQ {125.000} CONFIG.PRIMARY_PORT {clk_i} CONFIG.CLK_OUT1_PORT {clk_o} CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {200.000} CONFIG.CLKIN1_JITTER_PS {80.0} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {8} CONFIG.MMCM_CLKIN1_PERIOD {8.0} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {5} CONFIG.CLKOUT1_JITTER {109.241} CONFIG.CLKOUT1_PHASE_ERROR {96.948}] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_run -jobs 2 clk_wiz_0_synth_1
[Fri Oct 26 13:37:37 2018] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/sim_scripts -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 13:46:00 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 13:46:00 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 13:47:32 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 13:47:32 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 13:49:42 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 13:49:42 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:28 ; elapsed = 00:17:31 . Memory (MB): peak = 5957.188 ; gain = 5116.230 ; free physical = 1086 ; free virtual = 5178
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
WARNING: [Synth 8-3917] design top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:28 ; elapsed = 00:17:32 . Memory (MB): peak = 5987.438 ; gain = 5146.480 ; free physical = 1056 ; free virtual = 5148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:28 ; elapsed = 00:17:32 . Memory (MB): peak = 5987.438 ; gain = 5146.480 ; free physical = 1056 ; free virtual = 5147
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:55]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:38 ; elapsed = 00:17:37 . Memory (MB): peak = 6312.832 ; gain = 5471.875 ; free physical = 789 ; free virtual = 4881
15 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 6312.832 ; gain = 369.645 ; free physical = 789 ; free virtual = 4881
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_2_vga/top.v" into library work [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
[Fri Oct 26 13:58:09 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
refresh_design
ERROR: [Synth 8-1852] concurrent assignment to a non-net led is not permitted [/home/carson/poly/cpe439/hdmi_2_vga/top.v:7]
INFO: [Synth 8-2350] module top ignored due to previous errors [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
Failed to read verilog '/home/carson/poly/cpe439/hdmi_2_vga/top.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:12 ; elapsed = 00:25:12 . Memory (MB): peak = 6320.359 ; gain = 5479.402 ; free physical = 746 ; free virtual = 4839
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
ERROR: [Synth 8-685] variable 'led' should not be used in output port connection [/home/carson/poly/cpe439/hdmi_2_vga/top.v:26]
ERROR: [Synth 8-285] failed synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:12 ; elapsed = 00:25:13 . Memory (MB): peak = 6320.359 ; gain = 5479.402 ; free physical = 746 ; free virtual = 4839
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_2_vga/top.v" into library work [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
[Fri Oct 26 13:59:26 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_2_vga/top.v" into library work [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
[Fri Oct 26 14:00:13 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "/home/carson/poly/cpe439/hdmi_2_vga/top.v" into library work [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
[Fri Oct 26 14:01:05 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:33 ; elapsed = 00:28:04 . Memory (MB): peak = 6336.891 ; gain = 5495.934 ; free physical = 736 ; free virtual = 4829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:33 ; elapsed = 00:28:04 . Memory (MB): peak = 6336.891 ; gain = 5495.934 ; free physical = 736 ; free virtual = 4829
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:34 ; elapsed = 00:28:04 . Memory (MB): peak = 6336.891 ; gain = 5495.934 ; free physical = 736 ; free virtual = 4829
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:55]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6342.895 ; gain = 6.004 ; free physical = 730 ; free virtual = 4823
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:46 ; elapsed = 00:28:43 . Memory (MB): peak = 6342.895 ; gain = 5501.938 ; free physical = 730 ; free virtual = 4822
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:04:47 ; elapsed = 00:28:44 . Memory (MB): peak = 6342.895 ; gain = 5501.938 ; free physical = 728 ; free virtual = 4821
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:47 ; elapsed = 00:28:44 . Memory (MB): peak = 6342.895 ; gain = 5501.938 ; free physical = 728 ; free virtual = 4821
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:55]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 6355.895 ; gain = 13.000 ; free physical = 726 ; free virtual = 4820
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:04:59 ; elapsed = 00:29:22 . Memory (MB): peak = 6355.895 ; gain = 5514.938 ; free physical = 724 ; free virtual = 4817
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
WARNING: [Synth 8-3917] design top has port led[3] driven by constant 0
WARNING: [Synth 8-3917] design top has port led[2] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:00 ; elapsed = 00:29:22 . Memory (MB): peak = 6355.895 ; gain = 5514.938 ; free physical = 723 ; free virtual = 4817
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:00 ; elapsed = 00:29:22 . Memory (MB): peak = 6355.895 ; gain = 5514.938 ; free physical = 723 ; free virtual = 4817
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:55]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 6381.902 ; gain = 26.008 ; free physical = 722 ; free virtual = 4815
refresh_design
ERROR: [Synth 8-2715] syntax error near <= [/home/carson/poly/cpe439/hdmi_2_vga/top.v:18]
WARNING: [Synth 8-976] led1 has already been declared [/home/carson/poly/cpe439/hdmi_2_vga/top.v:31]
WARNING: [Synth 8-2654] second declaration of led1 ignored [/home/carson/poly/cpe439/hdmi_2_vga/top.v:31]
INFO: [Synth 8-994] led1 is declared here [/home/carson/poly/cpe439/hdmi_2_vga/top.v:9]
ERROR: [Synth 8-2715] syntax error near <= [/home/carson/poly/cpe439/hdmi_2_vga/top.v:40]
ERROR: [Synth 8-1031] led2 is not declared [/home/carson/poly/cpe439/hdmi_2_vga/top.v:7]
ERROR: [Synth 8-993] led1 is an unknown type [/home/carson/poly/cpe439/hdmi_2_vga/top.v:22]
ERROR: [Synth 8-1031] led2 is not declared [/home/carson/poly/cpe439/hdmi_2_vga/top.v:39]
ERROR: [Synth 8-1031] led2 is not declared [/home/carson/poly/cpe439/hdmi_2_vga/top.v:39]
ERROR: [Synth 8-993] led2 is an unknown type [/home/carson/poly/cpe439/hdmi_2_vga/top.v:40]
INFO: [Synth 8-2350] module top ignored due to previous errors [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
Failed to read verilog '/home/carson/poly/cpe439/hdmi_2_vga/top.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
ERROR: [Synth 8-2715] syntax error near <= [/home/carson/poly/cpe439/hdmi_2_vga/top.v:16]
WARNING: [Synth 8-976] led1 has already been declared [/home/carson/poly/cpe439/hdmi_2_vga/top.v:29]
WARNING: [Synth 8-2654] second declaration of led1 ignored [/home/carson/poly/cpe439/hdmi_2_vga/top.v:29]
INFO: [Synth 8-994] led1 is declared here [/home/carson/poly/cpe439/hdmi_2_vga/top.v:7]
ERROR: [Synth 8-2715] syntax error near <= [/home/carson/poly/cpe439/hdmi_2_vga/top.v:38]
ERROR: [Synth 8-993] led1 is an unknown type [/home/carson/poly/cpe439/hdmi_2_vga/top.v:20]
ERROR: [Synth 8-1031] led2 is not declared [/home/carson/poly/cpe439/hdmi_2_vga/top.v:37]
ERROR: [Synth 8-1031] led2 is not declared [/home/carson/poly/cpe439/hdmi_2_vga/top.v:37]
ERROR: [Synth 8-993] led2 is an unknown type [/home/carson/poly/cpe439/hdmi_2_vga/top.v:38]
ERROR: [Synth 8-1031] led2 is not declared [/home/carson/poly/cpe439/hdmi_2_vga/top.v:40]
INFO: [Synth 8-2350] module top ignored due to previous errors [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
Failed to read verilog '/home/carson/poly/cpe439/hdmi_2_vga/top.v'
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:05:26 ; elapsed = 00:32:34 . Memory (MB): peak = 6381.902 ; gain = 5540.945 ; free physical = 735 ; free virtual = 4829
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:05:27 ; elapsed = 00:32:35 . Memory (MB): peak = 6381.902 ; gain = 5540.945 ; free physical = 733 ; free virtual = 4827
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:05:27 ; elapsed = 00:32:35 . Memory (MB): peak = 6381.902 ; gain = 5540.945 ; free physical = 733 ; free virtual = 4827
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:55]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6386.902 ; gain = 5.000 ; free physical = 682 ; free virtual = 4776
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 14:07:40 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 14:07:40 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:06:14 ; elapsed = 00:35:09 . Memory (MB): peak = 6386.902 ; gain = 5545.945 ; free physical = 818 ; free virtual = 4770
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'top' (2#1) [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:06:14 ; elapsed = 00:35:10 . Memory (MB): peak = 6386.902 ; gain = 5545.945 ; free physical = 817 ; free virtual = 4769
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:06:14 ; elapsed = 00:35:10 . Memory (MB): peak = 6386.902 ; gain = 5545.945 ; free physical = 817 ; free virtual = 4769
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 4 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:55]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 6392.906 ; gain = 6.004 ; free physical = 814 ; free virtual = 4766
set_property -dict [list CONFIG.PRIM_SOURCE {Global_buffer}] [get_ips clk_wiz_0]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'clk_wiz_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'clk_wiz_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -force -quiet
reset_run clk_wiz_0_synth_1
launch_run -jobs 2 clk_wiz_0_synth_1
[Fri Oct 26 15:44:32 2018] Launched clk_wiz_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 15:45:13 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 15:45:13 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 18 2015-09:53:32
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279654926A
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 15:48:34 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 15:48:34 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 15:50:32 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 15:50:32 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 15:52:32 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 15:52:32 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 15:54:32 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 15:54:32 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
create_ip -name dvi2rgb -vendor digilentinc.com -library ip -version 1.4 -module_name dvi2rgb_0
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
generate_target {instantiation_template} [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dvi2rgb_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dvi2rgb_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
launch_run -jobs 2 dvi2rgb_0_synth_1
[Fri Oct 26 15:54:57 2018] Launched dvi2rgb_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/dvi2rgb_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/sim_scripts -force -quiet
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:09:03 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:09:03 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:11:01 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:11:01 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:12:55 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:12:55 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 47 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/top_early.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/top_early.xdc]
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/top.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/top.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 6430.691 ; gain = 0.000 ; free physical = 1485 ; free virtual = 4709
Restored from archive | CPU: 0.150000 secs | Memory: 0.929390 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.13 . Memory (MB): peak = 6430.691 ; gain = 0.000 ; free physical = 1485 ; free virtual = 4709
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
set_property -dict [list CONFIG.kRstActiveHigh {false}] [get_ips dvi2rgb_0]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dvi2rgb_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -no_script -force -quiet
reset_run dvi2rgb_0_synth_1
launch_run -jobs 2 dvi2rgb_0_synth_1
[Fri Oct 26 16:21:41 2018] Launched dvi2rgb_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/dvi2rgb_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/sim_scripts -force -quiet
reset_target all [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
export_ip_user_files -of_objects  [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset dvi2rgb_0] /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
INFO: [Project 1-386] Moving file '/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci' from fileset 'dvi2rgb_0' to fileset 'sources_1'.
update_compile_order -fileset sources_1
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dvi2rgb_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
launch_run -jobs 2 dvi2rgb_0_synth_1
[Fri Oct 26 16:23:18 2018] Launched dvi2rgb_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/dvi2rgb_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:25:53 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:25:53 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:26:41 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:26:41 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:32:25 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:32:25 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:37:15 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:37:15 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:40:16 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:40:16 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:41:53 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:41:53 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:44:49 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:44:49 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:45:16 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:45:16 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
INFO: [Labtools 27-3164] End of startup status: HIGH
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
create_ip -name rgb2vga -vendor digilentinc.com -library ip -version 1.0 -module_name rgb2vga_0
generate_target {instantiation_template} [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'rgb2vga_0'...
update_compile_order -fileset sources_1
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rgb2vga_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'rgb2vga_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0.xci] -no_script -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0.xci]
launch_run -jobs 2 rgb2vga_0_synth_1
[Fri Oct 26 16:48:48 2018] Launched rgb2vga_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/rgb2vga_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/rgb2vga_0/rgb2vga_0.xci] -directory /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:55:42 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:55:42 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:18:46 ; elapsed = 03:23:02 . Memory (MB): peak = 6870.238 ; gain = 6029.281 ; free physical = 491 ; free virtual = 3473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'dvi2rgb_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/dvi2rgb_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'dvi2rgb_0' (2#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/dvi2rgb_0_stub.v:7]
INFO: [Synth 8-638] synthesizing module 'rgb2vga_0' [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/rgb2vga_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'rgb2vga_0' (3#1) [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/realtime/rgb2vga_0_stub.v:7]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [/home/carson/poly/cpe439/hdmi_2_vga/top.v:1]
WARNING: [Synth 8-3917] design top has port HDMI_HPD driven by constant 1
WARNING: [Synth 8-3917] design top has port HDMI_OUT_EN driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:18:47 ; elapsed = 03:23:03 . Memory (MB): peak = 6876.777 ; gain = 6035.820 ; free physical = 483 ; free virtual = 3465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:18:47 ; elapsed = 03:23:03 . Memory (MB): peak = 6876.777 ; gain = 6035.820 ; free physical = 483 ; free virtual = 3465
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/dvi2rgb_0_synth_1/dvi2rgb_0.dcp' for cell 'dvi2rgb_0_i'
INFO: [Project 1-454] Reading design checkpoint '/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/rgb2vga_0_synth_1/rgb2vga_0.dcp' for cell 'rgb2vga_0_i'
INFO: [Netlist 29-17] Analyzing 40 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp/clk_wiz_0_in_context.xdc] for cell 'clk_wiz_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc] for cell 'dvi2rgb_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp_2/dvi2rgb_0_in_context.xdc] for cell 'dvi2rgb_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp_3/rgb2vga_0_in_context.xdc] for cell 'rgb2vga_0_i'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/.Xil/Vivado-20713-ubuntu/dcp_3/rgb2vga_0_in_context.xdc] for cell 'rgb2vga_0_i'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_i/inst'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/src/dvi2rgb.xdc] for cell 'dvi2rgb_0_i/U0'
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/src/dvi2rgb.xdc] for cell 'dvi2rgb_0_i/U0'
Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Finished Parsing XDC File [/home/carson/poly/cpe439/hdmi_2_vga/constraints.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 7005.805 ; gain = 135.566 ; free physical = 415 ; free virtual = 3397
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 16:58:25 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 16:58:25 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
ERROR: [Vivado 12-106] *** Exception: java.lang.ClassCastException (See /home/carson/poly/cpe439/hdmi_2_vga/vivado_pid20713.debug)
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
set_property -dict [list CONFIG.kClkRange {2}] [get_ips dvi2rgb_0]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dvi2rgb_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -no_script -force -quiet
reset_run dvi2rgb_0_synth_1
launch_run -jobs 2 dvi2rgb_0_synth_1
[Fri Oct 26 17:08:24 2018] Launched dvi2rgb_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/dvi2rgb_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 17:10:04 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 17:10:04 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279654926A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279654926A
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
set_property -dict [list CONFIG.kClkRange {1}] [get_ips dvi2rgb_0]
generate_target all [get_files  /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dvi2rgb_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dvi2rgb_0'...
export_ip_user_files -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -no_script -force -quiet
reset_run dvi2rgb_0_synth_1
launch_run -jobs 2 dvi2rgb_0_synth_1
[Fri Oct 26 17:17:53 2018] Launched dvi2rgb_0_synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/dvi2rgb_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/carson/poly/cpe439/hdmi_2_vga/project_1.srcs/sources_1/ip/dvi2rgb_0_2/dvi2rgb_0.xci] -directory /home/carson/poly/cpe439/hdmi_2_vga/project_1.ip_user_files/sim_scripts -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 17:31:04 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 17:31:04 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.AsyncRst' 
WARNING: [IP_Flow 19-3331] Invalid parameters found in dependency constraints of 'BUSIF_ENABLEMENT.SyncRst' 
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 17:39:14 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 17:39:14 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
add_files -norecurse /home/carson/poly/cpe439/hdmi_2_vga/img_proc.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 17:40:04 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 17:40:05 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 17:43:42 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 17:43:42 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210279654926A
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279654926A
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Oct 26 17:53:40 2018] Launched synth_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/synth_1/runme.log
[Fri Oct 26 17:53:40 2018] Launched impl_1...
Run output will be captured here: /home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {/home/carson/poly/cpe439/hdmi_2_vga/project_1.runs/impl_1/top.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 1]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
