
#Circuit Summary:
#---------------
#number of inputs = 41
#number of outputs = 32
#number of gates = 554
#number of wires = 595
#atpg: cputime for reading in circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c499.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c499.ckt: 0.0s 0.0s
T'00001000000001000000000011011110110111100 0'
T'01010000110011100000000100110100100101101 1'
T'00000000000000010000000000001000000100010 0'
T'10000000000010000000000000000001101101101 0'
T'00000000000010000000000000000000001011001 1'
T'00000000000000010000000000001000000111010 0'
T'10000000100000010000000000001000000100011 0'
T'00000001000000010000000000001000000101011 1'
T'00000000000100000000000000000000110110100 1'
T'10111000001110000001001000001111010110000 0'
T'01010111100110100001101000011010001110001 0'
T'00000001000000010000000000001000000111011 1'
T'00100001001000010000000000001000000100010 1'
T'00000001000000010000000000001000000110011 1'
T'10000000000010000000000000000001001110000 0'
T'10011000000010000000000000000000110100101 0'
T'00000000000100000000000000000001001110001 1'
T'00011000000100000000000000000001111101001 1'
T'10000110000000010000000010001000001100010 0'
T'00001001000000010000000000000000001110011 1'
T'00010001000000000000100000001001100110101 0'
T'00010100000100000000000000000001011111100 1'
T'00010001000000011000000010000000001110011 1'
T'00101010101000000000011000011010100101001 0'
T'01011100001000000000100000001000010001001 0'
T'00010011000000011000000010000000000100010 1'
T'00000000000000010100000100000000001111011 1'
T'00000000000000010100000100000000001001011 1'
T'10000001001001111110000101000001001000101 0'
T'01100100001100110110010000000001110101000 0'
T'10010111000000010010001100000000010010000 0'
T'00000001000000000100000000010000000101011 1'
T'01000001010100000000000000000000100010001 0'
T'00010000000000010010000100000000001010111 0'
T'01000000000100000000000000000000010010100 0'
T'01000000000001000000000000000000001111001 0'
T'00010000000100000010000000010000000010110 0'
T'00010000000101000010000100000000001010110 0'
T'00010000000100100010000000010000001000110 0'
T'00000000000010000000000000000001000000010 1'
T'00000000000000001000000000001001110010101 0'
T'00000000000010001000000010000001010000010 1'
T'00000000000010010000000100000001110000010 1'
T'00000000000010010000000100000001100000011 1'
T'00000000000000010000000000010000100010001 0'
T'00000000000000001001100000001000110101101 0'
T'10001100100010010000000110000111000101110 1'
T'10000000100000010001000100000001100000111 1'
T'00100000000000010011001100000001101000101 1'
T'00000001000000010000000100000001100100110 0'
T'00000000000000010001010000010000011111101 0'
T'10000000100000010001000100000001000000111 1'
T'00000000000000010001001000010001111111000 0'
T'01000001000000010000000000000000110000110 1'
T'01000001000000010000000000000001110000110 1'
T'01000000000100010000000100000001010000011 0'
T'00000000000000000100000000010000001111101 0'
T'00000000000001111101100000110010011010101 0'
T'01000000000100010000000100100000110000110 0'
T'00100001000000000001000000000000001000111 1'
T'00100000000100000001000000010000101000010 0'
T'00000000000000000010000000000010001100001 0'
T'00011000000101001110000101000000011010110 0'
T'00000000000000000010000100110001111111101 0'
T'00100001000000000001000000010110001000010 0'
T'00100001000000000001000000010101101000110 0'
T'00000000000000000100000101000100111001101 0'
T'00000000000000000100000101010001110111000 0'
T'00100001000000000001000000010111101000011 0'
T'00100000000000000001000000011000101000110 0'
T'00100000001000010000000000010001101011001 0'
T'00000000000000010000000110001001100000000 0'
T'11110001100010011001000000011001011000111 0'
T'01000001000000010000000101100001110000010 0'
T'11100000001000000100000101000000110101110 0'
T'00000000000000000010000100100010000001001 0'
T'00010101000000010001010011100000010011011 1'
T'01100000000000001000000001011000101000100 0'
T'01000000010000010000000000010001010101001 0'
T'01000000000000010000000110000001110000110 0'
T'01100000011000011000100010011000101101100 0'
T'00000000000000000011001000010001011110001 0'
T'10000000000010010001011100000001100000111 1'
T'10000000000010010001010100000001000000011 1'
T'00000000000000000101010000010001100011101 0'
T'00001000000100010111000111100110100110000 0'
T'11100110000000010000111000010011110100111 1'
T'00000000000000001000000000010000101010100 0'
T'00100000001000010000000000010001111101101 0'
T'10000001001000011100000101010101110010000 1'
T'01100000011010010001100111110101010000110 1'
T'00000001100100001000001000000000110010100 1'
T'10100000011101010111011000000001111011101 0'
T'10000000100000001110011010000001100100111 1'
T'01000000000001110000010100110000111011101 1'
T'00101101000010000110100101000101000011001 1'
T'00001100000010011000000000000001000110011 1'
T'00100001001000100000000000000000111100100 0'
T'01000001010001000000000000000000110000101 0'
T'11110000111010010000110101100001100100101 1'
T'00010000000101100010000100000000000010110 0'
T'00101101111101011110000101000000101010101 0'
T'00010000000110000010000000000000001110111 0'
T'10001000110110010110000001000000001010111 1'
T'10001101011101101000011100110000010101110 0'
T'10000001100110010111001100000000111001011 0'
T'01010100000100000000000000000000100011100 0'
T'11110010110101000001100101010011110001100 1'
T'00010111000000011000000000001000001110011 1'
T'01001001100010000110000000000001100011001 1'
T'10000111010001011010011010000000100100010 1'
T'00100000101110101000001100011001100000110 0'
T'01101110010111110110110001001010110000001 1'
T'00000001011100000000110101010101111011100 1'
T'10000000000100010001000100010000100000011 0'
T'01011000000100110110001101101000110000011 0'
T'00000000000000001000000000000001111111100 1'
T'00010000000000001000000000000000010100001 0'
T'00000000000000000010000000000001100110000 1'
T'00000000000000000010000000000001110011001 1'
T'00000000000100000100000000000001001111101 0'
T'10000000000000010000000000000000000100000 0'
T'10000000000000000001000000000001101110000 0'
T'00100000000000010000000000000001110100100 0'
T'01000000000000000000000000010001111111101 0'
T'00010001000000000001000100000001101000001 0'
T'11100000110000011111111111011101111111101 1'
T'00000001111000010100010101101010001110001 0'
T'00000000000111010110001110000011010101101 1'
T'11100110101001111111111101110111111111100 1'
T'10000110101001111111111101110111111111101 1'
T'10011111011101111111110000000001111111101 0'
T'11111111001100111011110000000001111111100 1'
T'00011011000010111000100001100001101111101 0'
T'01101101001000110111000000100001000100011 0'
T'11101011000100001000100000000000110010011 1'
T'01100100111011110001000000000000101010110 0'
T'11011111011100110000111000010000101111011 0'
T'11000000101100110000111111100101110011111 1'
First try detect: 120
Random    detect: 7
All 0 / 1 detect: 6
Bit flip  detect: 6
Total   patterns: 139

#FAULT COVERAGE RESULTS :
#number of test vectors = 139
#total number of gate faults (uncollapsed) = 2390
#total number of detected faults = 2285
#total gate fault coverage = 95.61%
#number of equivalent gate faults (collapsed) = 2118
#number of equivalent detected faults = 2013
#equivalent gate fault coverage = 95.04%

#atpg: cputime for test pattern generation ../sample_circuits/c499.ckt: 0.8s 0.8s
