

================================================================
== Vivado HLS Report for 'PoolLayer_1'
================================================================
* Date:           Tue Dec  4 09:54:57 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        CNN
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.057|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1452|  1452|  1452|  1452|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        +-------------------+--------+-----+-----+-----+-----+---------+
        |                   |        |  Latency  |  Interval | Pipeline|
        |      Instance     | Module | min | max | min | max |   Type  |
        +-------------------+--------+-----+-----+-----+-----+---------+
        |grp_Conv11_fu_149  |Conv11  |   89|   89|   89|   89|   none  |
        +-------------------+--------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1         |    10|    10|         5|          -|          -|     2|    no    |
        | + Loop 1.1      |     2|     2|         1|          1|          1|     2|    yes   |
        |- Loop 2         |  1440|  1440|       120|          -|          -|    12|    no    |
        | + Loop 2.1      |    28|    28|         7|          -|          -|     4|    no    |
        |  ++ Loop 2.1.1  |     4|     4|         2|          1|          1|     4|    yes   |
        +-----------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     120|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      -|     175|     389|
|Memory           |        1|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     146|
|Register         |        -|      -|      46|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        1|      0|     221|     655|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------+--------+---------+-------+-----+-----+
    |      Instance     | Module | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------+--------+---------+-------+-----+-----+
    |grp_Conv11_fu_149  |Conv11  |        0|      0|  175|  389|
    +-------------------+--------+---------+-------+-----+-----+
    |Total              |        |        0|      0|  175|  389|
    +-------------------+--------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |     Memory     |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |p_temp_val_V_U  |PoolLayer_1_p_temKfY  |        1|  0|   0|    49|   32|     1|         1568|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total           |                      |        1|  0|   0|    49|   32|     1|         1568|
    +----------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_164_p2            |     +    |      0|  0|  10|           2|           1|
    |i_3_fu_188_p2            |     +    |      0|  0|  13|           4|           1|
    |i_4_fu_281_p2            |     +    |      0|  0|  13|           4|           2|
    |j_2_fu_262_p2            |     +    |      0|  0|  13|           4|           2|
    |j_fu_176_p2              |     +    |      0|  0|  10|           2|           1|
    |tmp_65_fu_252_p2         |     +    |      0|  0|  15|           7|           7|
    |tmp_62_fu_224_p2         |     -    |      0|  0|  15|           7|           7|
    |exitcond2_fu_170_p2      |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_158_p2      |   icmp   |      0|  0|   9|           2|           3|
    |exitcond_fu_182_p2       |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp1            |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|   2|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 120|          41|          34|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  47|         10|    1|         10|
    |ap_enable_reg_pp1_iter1  |  15|          3|    1|          3|
    |i_0_i_reg_92             |   9|          2|    2|          4|
    |i_i_reg_126              |   9|          2|    4|          8|
    |i_reg_114                |   9|          2|    4|          8|
    |j_0_i_reg_103            |   9|          2|    2|          4|
    |j_i_reg_138              |   9|          2|    4|          8|
    |p_temp_val_V_address0    |  15|          3|    6|         18|
    |p_temp_val_V_ce0         |  15|          3|    1|          3|
    |p_temp_val_V_we0         |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 146|         31|   26|         68|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+---+----+-----+-----------+
    |              Name              | FF| LUT| Bits| Const Bits|
    +--------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                       |  9|   0|    9|          0|
    |ap_enable_reg_pp1_iter0         |  1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |  1|   0|    1|          0|
    |grp_Conv11_fu_149_ap_start_reg  |  1|   0|    1|          0|
    |i_0_i_reg_92                    |  2|   0|    2|          0|
    |i_2_reg_291                     |  2|   0|    2|          0|
    |i_3_reg_307                     |  4|   0|    4|          0|
    |i_i_reg_126                     |  4|   0|    4|          0|
    |i_reg_114                       |  4|   0|    4|          0|
    |j_0_i_reg_103                   |  2|   0|    2|          0|
    |j_i_reg_138                     |  4|   0|    4|          0|
    |p_lshr_f7_i_cast_reg_330        |  2|   0|    2|          0|
    |p_lshr_f_i_cast_reg_316         |  2|   0|    2|          0|
    |tmp_62_reg_321                  |  7|   0|    7|          0|
    |tmp_81_reg_326                  |  1|   0|    1|          0|
    +--------------------------------+---+----+-----+-----------+
    |Total                           | 46|   0|   46|          0|
    +--------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                           |  in |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_rst                           |  in |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_start                         |  in |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_done                          | out |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_idle                          | out |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|ap_ready                         | out |    1| ap_ctrl_hs |       PoolLayer.1      | return value |
|input_val_V_address0             | out |   10|  ap_memory |       input_val_V      |     array    |
|input_val_V_ce0                  | out |    1|  ap_memory |       input_val_V      |     array    |
|input_val_V_q0                   |  in |   32|  ap_memory |       input_val_V      |     array    |
|poollayer_output_val_V_address0  | out |    8|  ap_memory | poollayer_output_val_V |     array    |
|poollayer_output_val_V_ce0       | out |    1|  ap_memory | poollayer_output_val_V |     array    |
|poollayer_output_val_V_we0       | out |    1|  ap_memory | poollayer_output_val_V |     array    |
|poollayer_output_val_V_d0        | out |   32|  ap_memory | poollayer_output_val_V |     array    |
+---------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 2
  Pipeline-0 : II = 1, D = 1, States = { 3 }
  Pipeline-1 : II = 1, D = 2, States = { 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond3)
	5  / (exitcond3)
3 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
4 --> 
	2  / true
5 --> 
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / (!tmp_80)
	5  / (tmp_80)
8 --> 
	10  / (tmp_81)
	9  / (!tmp_81)
9 --> 
	8  / true
10 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.99>
ST_1 : Operation 11 [1/1] (1.99ns)   --->   "%p_temp_val_V = alloca [49 x i32], align 4"   --->   Operation 11 'alloca' 'p_temp_val_V' <Predicate = true> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_1 : Operation 12 [1/1] (0.97ns)   --->   "br label %.loopexit" [./type.h:187->./cnn.h:279]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.97>

State 2 <SV = 1> <Delay = 0.97>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%i_0_i = phi i2 [ 0, %ap_fixed_base.1.exit ], [ %i_2, %.loopexit.loopexit ]"   --->   Operation 13 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.45ns)   --->   "%exitcond3 = icmp eq i2 %i_0_i, -2" [./type.h:187->./cnn.h:279]   --->   Operation 14 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 15 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.80ns)   --->   "%i_2 = add i2 %i_0_i, 1" [./type.h:187->./cnn.h:279]   --->   Operation 16 'add' 'i_2' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %SetValue.exit.preheader, label %.preheader.i.preheader" [./type.h:187->./cnn.h:279]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.97ns)   --->   "br label %.preheader.i" [./type.h:188->./cnn.h:279]   --->   Operation 18 'br' <Predicate = (!exitcond3)> <Delay = 0.97>
ST_2 : Operation 19 [1/1] (0.97ns)   --->   "br label %SetValue.exit" [./cnn.h:280]   --->   Operation 19 'br' <Predicate = (exitcond3)> <Delay = 0.97>

State 3 <SV = 2> <Delay = 0.80>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%j_0_i = phi i2 [ %j, %branch07 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 20 'phi' 'j_0_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.45ns)   --->   "%exitcond2 = icmp eq i2 %j_0_i, -2" [./type.h:188->./cnn.h:279]   --->   Operation 21 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 22 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.80ns)   --->   "%j = add i2 %j_0_i, 1" [./type.h:188->./cnn.h:279]   --->   Operation 23 'add' 'j' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.loopexit.loopexit, label %branch07" [./type.h:188->./cnn.h:279]   --->   Operation 24 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str52)" [./type.h:188->./cnn.h:279]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./type.h:190->./cnn.h:279]   --->   Operation 26 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str52, i32 %tmp)" [./type.h:192->./cnn.h:279]   --->   Operation 27 'specregionend' 'empty' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br label %.preheader.i" [./type.h:188->./cnn.h:279]   --->   Operation 28 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 29 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 1.09>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%i = phi i4 [ %i_3, %SetValue.exit.loopexit ], [ 0, %SetValue.exit.preheader ]"   --->   Operation 30 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.82ns)   --->   "%exitcond = icmp eq i4 %i, -4" [./cnn.h:280]   --->   Operation 31 'icmp' 'exitcond' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 32 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (1.09ns)   --->   "%i_3 = add i4 %i, 1" [./cnn.h:280]   --->   Operation 33 'add' 'i_3' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %4, label %0" [./cnn.h:280]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [2/2] (0.00ns)   --->   "call fastcc void @Conv11([768 x i32]* %input_val_V, i4 %i, [49 x i32]* %p_temp_val_V)" [./cnn.h:281]   --->   Operation 35 'call' <Predicate = (!exitcond)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "ret void" [./cnn.h:284]   --->   Operation 36 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.97>
ST_6 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @Conv11([768 x i32]* %input_val_V, i4 %i, [49 x i32]* %p_temp_val_V)" [./cnn.h:281]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 38 [1/1] (0.97ns)   --->   "br label %1" [./cnn.h:107->./cnn.h:282]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.97>

State 7 <SV = 4> <Delay = 1.23>
ST_7 : Operation 39 [1/1] (0.00ns)   --->   "%i_i = phi i4 [ 0, %0 ], [ %i_4, %3 ]"   --->   Operation 39 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %i_i, i32 3)" [./cnn.h:107->./cnn.h:282]   --->   Operation 40 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 41 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp_80, label %SetValue.exit.loopexit, label %.preheader.preheader.i" [./cnn.h:107->./cnn.h:282]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 43 [1/1] (0.00ns)   --->   "%p_lshr_f_i_cast = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %i_i, i32 1, i32 2)" [./cnn.h:111->./cnn.h:282]   --->   Operation 43 'partselect' 'p_lshr_f_i_cast' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_99_i_cast = zext i4 %i_i to i7" [./cnn.h:107->./cnn.h:282]   --->   Operation 44 'zext' 'tmp_99_i_cast' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_i, i3 0)" [./cnn.h:107->./cnn.h:282]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = (!tmp_80)> <Delay = 0.00>
ST_7 : Operation 46 [1/1] (1.23ns)   --->   "%tmp_62 = sub i7 %tmp_s, %tmp_99_i_cast" [./cnn.h:111->./cnn.h:282]   --->   Operation 46 'sub' 'tmp_62' <Predicate = (!tmp_80)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 47 [1/1] (0.97ns)   --->   "br label %.preheader.i17" [./cnn.h:108->./cnn.h:282]   --->   Operation 47 'br' <Predicate = (!tmp_80)> <Delay = 0.97>
ST_7 : Operation 48 [1/1] (0.00ns)   --->   "br label %SetValue.exit"   --->   Operation 48 'br' <Predicate = (tmp_80)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 3.23>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%j_i = phi i4 [ %j_2, %2 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 49 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_81 = call i1 @_ssdm_op_BitSelect.i1.i4.i32(i4 %j_i, i32 3)" [./cnn.h:108->./cnn.h:282]   --->   Operation 50 'bitselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 51 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %tmp_81, label %3, label %2" [./cnn.h:108->./cnn.h:282]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 53 [1/1] (0.00ns)   --->   "%p_lshr_f7_i_cast = call i2 @_ssdm_op_PartSelect.i2.i4.i32.i32(i4 %j_i, i32 1, i32 2)" [./cnn.h:111->./cnn.h:282]   --->   Operation 53 'partselect' 'p_lshr_f7_i_cast' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_8 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_104_i_cast = zext i4 %j_i to i7" [./cnn.h:111->./cnn.h:282]   --->   Operation 54 'zext' 'tmp_104_i_cast' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_8 : Operation 55 [1/1] (1.23ns)   --->   "%tmp_65 = add i7 %tmp_104_i_cast, %tmp_62" [./cnn.h:111->./cnn.h:282]   --->   Operation 55 'add' 'tmp_65' <Predicate = (!tmp_81)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_79_cast = sext i7 %tmp_65 to i64" [./cnn.h:111->./cnn.h:282]   --->   Operation 56 'sext' 'tmp_79_cast' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%p_temp_val_V_addr = getelementptr [49 x i32]* %p_temp_val_V, i64 0, i64 %tmp_79_cast" [./cnn.h:111->./cnn.h:282]   --->   Operation 57 'getelementptr' 'p_temp_val_V_addr' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_8 : Operation 58 [2/2] (1.99ns)   --->   "%p_temp_val_V_load = load i32* %p_temp_val_V_addr, align 4" [./cnn.h:111->./cnn.h:282]   --->   Operation 58 'load' 'p_temp_val_V_load' <Predicate = (!tmp_81)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_8 : Operation 59 [1/1] (1.09ns)   --->   "%j_2 = add i4 %j_i, 2" [./cnn.h:108->./cnn.h:282]   --->   Operation 59 'add' 'j_2' <Predicate = (!tmp_81)> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 3.99>
ST_9 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_101_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str49)" [./cnn.h:108->./cnn.h:282]   --->   Operation 60 'specregionbegin' 'tmp_101_i' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_9 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [./cnn.h:110->./cnn.h:282]   --->   Operation 61 'specpipeline' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_9 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_63 = call i8 @_ssdm_op_BitConcatenate.i8.i4.i2.i2(i4 %i, i2 %p_lshr_f_i_cast, i2 %p_lshr_f7_i_cast)" [./cnn.h:280]   --->   Operation 62 'bitconcatenate' 'tmp_63' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_9 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_64 = zext i8 %tmp_63 to i64" [./cnn.h:111->./cnn.h:282]   --->   Operation 63 'zext' 'tmp_64' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_9 : Operation 64 [1/1] (0.00ns)   --->   "%poollayer_output_val = getelementptr [192 x i32]* %poollayer_output_val_V, i64 0, i64 %tmp_64" [./cnn.h:111->./cnn.h:282]   --->   Operation 64 'getelementptr' 'poollayer_output_val' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_9 : Operation 65 [1/2] (1.99ns)   --->   "%p_temp_val_V_load = load i32* %p_temp_val_V_addr, align 4" [./cnn.h:111->./cnn.h:282]   --->   Operation 65 'load' 'p_temp_val_V_load' <Predicate = (!tmp_81)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 66 [1/1] (1.99ns)   --->   "store i32 %p_temp_val_V_load, i32* %poollayer_output_val, align 4" [./cnn.h:111->./cnn.h:282]   --->   Operation 66 'store' <Predicate = (!tmp_81)> <Delay = 1.99> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.99> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_9 : Operation 67 [1/1] (0.00ns)   --->   "%empty_190 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str49, i32 %tmp_101_i)" [./cnn.h:112->./cnn.h:282]   --->   Operation 67 'specregionend' 'empty_190' <Predicate = (!tmp_81)> <Delay = 0.00>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader.i17" [./cnn.h:108->./cnn.h:282]   --->   Operation 68 'br' <Predicate = (!tmp_81)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 1.09>
ST_10 : Operation 69 [1/1] (1.09ns)   --->   "%i_4 = add i4 %i_i, 2" [./cnn.h:107->./cnn.h:282]   --->   Operation 69 'add' 'i_4' <Predicate = true> <Delay = 1.09> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 70 [1/1] (0.00ns)   --->   "br label %1" [./cnn.h:107->./cnn.h:282]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ poollayer_output_val_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_temp_val_V         (alloca           ) [ 00111111111]
StgValue_12          (br               ) [ 01111000000]
i_0_i                (phi              ) [ 00100000000]
exitcond3            (icmp             ) [ 00111000000]
StgValue_15          (speclooptripcount) [ 00000000000]
i_2                  (add              ) [ 01111000000]
StgValue_17          (br               ) [ 00000000000]
StgValue_18          (br               ) [ 00111000000]
StgValue_19          (br               ) [ 00111111111]
j_0_i                (phi              ) [ 00010000000]
exitcond2            (icmp             ) [ 00111000000]
StgValue_22          (speclooptripcount) [ 00000000000]
j                    (add              ) [ 00111000000]
StgValue_24          (br               ) [ 00000000000]
tmp                  (specregionbegin  ) [ 00000000000]
StgValue_26          (specpipeline     ) [ 00000000000]
empty                (specregionend    ) [ 00000000000]
StgValue_28          (br               ) [ 00111000000]
StgValue_29          (br               ) [ 01111000000]
i                    (phi              ) [ 00000110110]
exitcond             (icmp             ) [ 00000111111]
StgValue_32          (speclooptripcount) [ 00000000000]
i_3                  (add              ) [ 00100111111]
StgValue_34          (br               ) [ 00000000000]
StgValue_36          (ret              ) [ 00000000000]
StgValue_37          (call             ) [ 00000000000]
StgValue_38          (br               ) [ 00000111111]
i_i                  (phi              ) [ 00000001111]
tmp_80               (bitselect        ) [ 00000111111]
StgValue_41          (speclooptripcount) [ 00000000000]
StgValue_42          (br               ) [ 00000000000]
p_lshr_f_i_cast      (partselect       ) [ 00000000110]
tmp_99_i_cast        (zext             ) [ 00000000000]
tmp_s                (bitconcatenate   ) [ 00000000000]
tmp_62               (sub              ) [ 00000000110]
StgValue_47          (br               ) [ 00000111111]
StgValue_48          (br               ) [ 00100111111]
j_i                  (phi              ) [ 00000000100]
tmp_81               (bitselect        ) [ 00000111111]
StgValue_51          (speclooptripcount) [ 00000000000]
StgValue_52          (br               ) [ 00000000000]
p_lshr_f7_i_cast     (partselect       ) [ 00000000110]
tmp_104_i_cast       (zext             ) [ 00000000000]
tmp_65               (add              ) [ 00000000000]
tmp_79_cast          (sext             ) [ 00000000000]
p_temp_val_V_addr    (getelementptr    ) [ 00000000110]
j_2                  (add              ) [ 00000111111]
tmp_101_i            (specregionbegin  ) [ 00000000000]
StgValue_61          (specpipeline     ) [ 00000000000]
tmp_63               (bitconcatenate   ) [ 00000000000]
tmp_64               (zext             ) [ 00000000000]
poollayer_output_val (getelementptr    ) [ 00000000000]
p_temp_val_V_load    (load             ) [ 00000000000]
StgValue_66          (store            ) [ 00000000000]
empty_190            (specregionend    ) [ 00000000000]
StgValue_68          (br               ) [ 00000111111]
i_4                  (add              ) [ 00000111111]
StgValue_70          (br               ) [ 00000111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_val_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_val_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="poollayer_output_val_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="poollayer_output_val_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv11"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i4.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str49"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="p_temp_val_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_temp_val_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="p_temp_val_V_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_temp_val_V_addr/8 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_temp_val_V_load/8 "/>
</bind>
</comp>

<comp id="78" class="1004" name="poollayer_output_val_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="8" slack="0"/>
<pin id="82" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="poollayer_output_val/9 "/>
</bind>
</comp>

<comp id="85" class="1004" name="StgValue_66_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="8" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_66/9 "/>
</bind>
</comp>

<comp id="92" class="1005" name="i_0_i_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="2" slack="1"/>
<pin id="94" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i_0_i (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_0_i_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_i/2 "/>
</bind>
</comp>

<comp id="103" class="1005" name="j_0_i_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="2" slack="1"/>
<pin id="105" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_0_i (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="j_0_i_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="2" slack="0"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="1" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0_i/3 "/>
</bind>
</comp>

<comp id="114" class="1005" name="i_reg_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="4" slack="1"/>
<pin id="116" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_phi_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="4" slack="0"/>
<pin id="120" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="1" slack="1"/>
<pin id="122" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i_i_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="4" slack="1"/>
<pin id="128" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i_i_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="4" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/7 "/>
</bind>
</comp>

<comp id="138" class="1005" name="j_i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="4" slack="1"/>
<pin id="140" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="j_i_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/8 "/>
</bind>
</comp>

<comp id="149" class="1004" name="grp_Conv11_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="0" index="2" bw="4" slack="0"/>
<pin id="153" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="154" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_35/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="exitcond3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="2" slack="0"/>
<pin id="160" dir="0" index="1" bw="2" slack="0"/>
<pin id="161" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="i_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="exitcond2_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="j_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="exitcond_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_3_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_80_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="0" index="2" bw="3" slack="0"/>
<pin id="198" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_80/7 "/>
</bind>
</comp>

<comp id="202" class="1004" name="p_lshr_f_i_cast_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="4" slack="0"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="0" index="3" bw="3" slack="0"/>
<pin id="207" dir="1" index="4" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f_i_cast/7 "/>
</bind>
</comp>

<comp id="212" class="1004" name="tmp_99_i_cast_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_99_i_cast/7 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_s_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="7" slack="0"/>
<pin id="218" dir="0" index="1" bw="4" slack="0"/>
<pin id="219" dir="0" index="2" bw="1" slack="0"/>
<pin id="220" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/7 "/>
</bind>
</comp>

<comp id="224" class="1004" name="tmp_62_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_62/7 "/>
</bind>
</comp>

<comp id="230" class="1004" name="tmp_81_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="0" index="2" bw="3" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_81/8 "/>
</bind>
</comp>

<comp id="238" class="1004" name="p_lshr_f7_i_cast_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="2" slack="0"/>
<pin id="240" dir="0" index="1" bw="4" slack="0"/>
<pin id="241" dir="0" index="2" bw="1" slack="0"/>
<pin id="242" dir="0" index="3" bw="3" slack="0"/>
<pin id="243" dir="1" index="4" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_lshr_f7_i_cast/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="tmp_104_i_cast_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="4" slack="0"/>
<pin id="250" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_104_i_cast/8 "/>
</bind>
</comp>

<comp id="252" class="1004" name="tmp_65_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="4" slack="0"/>
<pin id="254" dir="0" index="1" bw="7" slack="1"/>
<pin id="255" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_65/8 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_79_cast_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="7" slack="0"/>
<pin id="259" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_79_cast/8 "/>
</bind>
</comp>

<comp id="262" class="1004" name="j_2_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="4" slack="0"/>
<pin id="264" dir="0" index="1" bw="3" slack="0"/>
<pin id="265" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/8 "/>
</bind>
</comp>

<comp id="268" class="1004" name="tmp_63_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="4"/>
<pin id="271" dir="0" index="2" bw="2" slack="2"/>
<pin id="272" dir="0" index="3" bw="2" slack="1"/>
<pin id="273" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_63/9 "/>
</bind>
</comp>

<comp id="276" class="1004" name="tmp_64_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_64/9 "/>
</bind>
</comp>

<comp id="281" class="1004" name="i_4_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="2"/>
<pin id="283" dir="0" index="1" bw="3" slack="0"/>
<pin id="284" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/10 "/>
</bind>
</comp>

<comp id="287" class="1005" name="exitcond3_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="1"/>
<pin id="289" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="i_2_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="2" slack="0"/>
<pin id="293" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="299" class="1005" name="j_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="2" slack="0"/>
<pin id="301" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_3_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="4" slack="0"/>
<pin id="309" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="312" class="1005" name="tmp_80_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_80 "/>
</bind>
</comp>

<comp id="316" class="1005" name="p_lshr_f_i_cast_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="2" slack="2"/>
<pin id="318" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="p_lshr_f_i_cast "/>
</bind>
</comp>

<comp id="321" class="1005" name="tmp_62_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="7" slack="1"/>
<pin id="323" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

<comp id="326" class="1005" name="tmp_81_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="1"/>
<pin id="328" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_81 "/>
</bind>
</comp>

<comp id="330" class="1005" name="p_lshr_f7_i_cast_reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="2" slack="1"/>
<pin id="332" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="p_lshr_f7_i_cast "/>
</bind>
</comp>

<comp id="335" class="1005" name="p_temp_val_V_addr_reg_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="6" slack="1"/>
<pin id="337" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_temp_val_V_addr "/>
</bind>
</comp>

<comp id="340" class="1005" name="j_2_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="345" class="1005" name="i_4_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="4" slack="1"/>
<pin id="347" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="71"><net_src comp="54" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="66" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="54" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="72" pin="3"/><net_sink comp="85" pin=1"/></net>

<net id="91"><net_src comp="78" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="125"><net_src comp="118" pin="4"/><net_sink comp="114" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="155"><net_src comp="38" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="156"><net_src comp="0" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="157"><net_src comp="118" pin="4"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="96" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="96" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="14" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="107" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="107" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="14" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="118" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="118" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="36" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="200"><net_src comp="130" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="201"><net_src comp="42" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="130" pin="4"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="22" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="48" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="215"><net_src comp="130" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="50" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="130" pin="4"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="52" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="228"><net_src comp="216" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="212" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="40" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="142" pin="4"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="230" pin=2"/></net>

<net id="244"><net_src comp="46" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="142" pin="4"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="22" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="48" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="251"><net_src comp="142" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="256"><net_src comp="248" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="66" pin=2"/></net>

<net id="266"><net_src comp="142" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="56" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="274"><net_src comp="60" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="114" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="279"><net_src comp="268" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="285"><net_src comp="126" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="56" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="158" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="294"><net_src comp="164" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="302"><net_src comp="176" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="310"><net_src comp="188" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="315"><net_src comp="194" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="202" pin="4"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="324"><net_src comp="224" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="329"><net_src comp="230" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="333"><net_src comp="238" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="268" pin=3"/></net>

<net id="338"><net_src comp="66" pin="3"/><net_sink comp="335" pin=0"/></net>

<net id="339"><net_src comp="335" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="343"><net_src comp="262" pin="2"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="348"><net_src comp="281" pin="2"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: poollayer_output_val_V | {9 }
 - Input state : 
	Port: PoolLayer.1 : input_val_V | {5 6 }
  - Chain level:
	State 1
	State 2
		exitcond3 : 1
		i_2 : 1
		StgValue_17 : 2
	State 3
		exitcond2 : 1
		j : 1
		StgValue_24 : 2
		empty : 1
	State 4
	State 5
		exitcond : 1
		i_3 : 1
		StgValue_34 : 2
		StgValue_35 : 1
	State 6
	State 7
		tmp_80 : 1
		StgValue_42 : 2
		p_lshr_f_i_cast : 1
		tmp_99_i_cast : 1
		tmp_s : 1
		tmp_62 : 2
	State 8
		tmp_81 : 1
		StgValue_52 : 2
		p_lshr_f7_i_cast : 1
		tmp_104_i_cast : 1
		tmp_65 : 2
		tmp_79_cast : 3
		p_temp_val_V_addr : 4
		p_temp_val_V_load : 5
		j_2 : 1
	State 9
		tmp_64 : 1
		poollayer_output_val : 2
		StgValue_66 : 3
		empty_190 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit     |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|---------|
|   call   |    grp_Conv11_fu_149    |    0    |  1.956  |   191   |   337   |
|----------|-------------------------|---------|---------|---------|---------|
|          |        i_2_fu_164       |    0    |    0    |    0    |    10   |
|          |         j_fu_176        |    0    |    0    |    0    |    10   |
|    add   |        i_3_fu_188       |    0    |    0    |    0    |    13   |
|          |      tmp_65_fu_252      |    0    |    0    |    0    |    15   |
|          |        j_2_fu_262       |    0    |    0    |    0    |    13   |
|          |        i_4_fu_281       |    0    |    0    |    0    |    13   |
|----------|-------------------------|---------|---------|---------|---------|
|          |     exitcond3_fu_158    |    0    |    0    |    0    |    8    |
|   icmp   |     exitcond2_fu_170    |    0    |    0    |    0    |    8    |
|          |     exitcond_fu_182     |    0    |    0    |    0    |    9    |
|----------|-------------------------|---------|---------|---------|---------|
|    sub   |      tmp_62_fu_224      |    0    |    0    |    0    |    15   |
|----------|-------------------------|---------|---------|---------|---------|
| bitselect|      tmp_80_fu_194      |    0    |    0    |    0    |    0    |
|          |      tmp_81_fu_230      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|partselect|  p_lshr_f_i_cast_fu_202 |    0    |    0    |    0    |    0    |
|          | p_lshr_f7_i_cast_fu_238 |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|          |   tmp_99_i_cast_fu_212  |    0    |    0    |    0    |    0    |
|   zext   |  tmp_104_i_cast_fu_248  |    0    |    0    |    0    |    0    |
|          |      tmp_64_fu_276      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|bitconcatenate|       tmp_s_fu_216      |    0    |    0    |    0    |    0    |
|          |      tmp_63_fu_268      |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   sext   |    tmp_79_cast_fu_257   |    0    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|---------|
|   Total  |                         |    0    |  1.956  |   191   |   451   |
|----------|-------------------------|---------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|p_temp_val_V|    1   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    1   |    0   |    0   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    exitcond3_reg_287    |    1   |
|       i_0_i_reg_92      |    2   |
|       i_2_reg_291       |    2   |
|       i_3_reg_307       |    4   |
|       i_4_reg_345       |    4   |
|       i_i_reg_126       |    4   |
|        i_reg_114        |    4   |
|      j_0_i_reg_103      |    2   |
|       j_2_reg_340       |    4   |
|       j_i_reg_138       |    4   |
|        j_reg_299        |    2   |
| p_lshr_f7_i_cast_reg_330|    2   |
| p_lshr_f_i_cast_reg_316 |    2   |
|p_temp_val_V_addr_reg_335|    6   |
|      tmp_62_reg_321     |    7   |
|      tmp_80_reg_312     |    1   |
|      tmp_81_reg_326     |    1   |
+-------------------------+--------+
|          Total          |   52   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   6  |   12   ||    9    |
|     i_reg_114    |  p0  |   2  |   4  |    8   ||    9    |
|    i_i_reg_126   |  p0  |   2  |   4  |    8   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  2.934  ||    27   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    1   |   191  |   451  |
|   Memory  |    1   |    -   |    0   |    0   |
|Multiplexer|    -   |    2   |    -   |   27   |
|  Register |    -   |    -   |   52   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   243  |   478  |
+-----------+--------+--------+--------+--------+
