
---------- Begin Simulation Statistics ----------
final_tick                               1290294176000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105952                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702544                       # Number of bytes of host memory used
host_op_rate                                   106262                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13559.10                       # Real time elapsed on the host
host_tick_rate                               95160746                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436619837                       # Number of instructions simulated
sim_ops                                    1440823586                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.290294                       # Number of seconds simulated
sim_ticks                                1290294176000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.611297                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              183574997                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           209533478                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         17092976                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        288578049                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          22148336                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       23684074                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1535738                       # Number of indirect misses.
system.cpu0.branchPred.lookups              363046785                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2194644                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100264                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10756610                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329546213                       # Number of branches committed
system.cpu0.commit.bw_lim_events             35091796                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309713                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      121343655                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316552584                       # Number of instructions committed
system.cpu0.commit.committedOps            1318656151                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2394339943                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.550739                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.299445                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1751550020     73.15%     73.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    376646518     15.73%     88.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     99422233      4.15%     93.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     92622446      3.87%     96.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     23271117      0.97%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      7370387      0.31%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3930924      0.16%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      4434502      0.19%     98.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     35091796      1.47%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2394339943                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143413                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273924270                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171532                       # Number of loads committed
system.cpu0.commit.membars                    4203720                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203726      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742064582     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271788     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184388     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318656151                       # Class of committed instruction
system.cpu0.commit.refs                     558456204                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316552584                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318656151                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.956641                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.956641                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            420152686                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6405323                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           181018709                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1472893354                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               984421692                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                994814700                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10771226                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             15576549                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              6595906                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  363046785                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                265278103                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1437856885                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4702320                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1516155365                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               34215184                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.140933                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         961791679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         205723333                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.588565                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2416756210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.630553                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.921751                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1364455822     56.46%     56.46% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               767801960     31.77%     88.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               147033934      6.08%     94.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               110740443      4.58%     98.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                13545103      0.56%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7663128      0.32%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1307790      0.05%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204203      0.17%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3827      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2416756210                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      23                       # number of floating regfile writes
system.cpu0.idleCycles                      159264427                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10878270                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               341548890                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.537276                       # Inst execution rate
system.cpu0.iew.exec_refs                   589283282                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 158609384                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              336137919                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            446454100                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4922046                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3135192                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           166857811                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1439924352                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            430673898                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10137342                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1384032802                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1874098                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             14789514                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10771226                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             18883027                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       206527                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        21412588                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        31546                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        14217                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      4754087                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     41282568                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     13573139                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         14217                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1377958                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       9500312                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                586104983                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1372433107                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.897598                       # average fanout of values written-back
system.cpu0.iew.wb_producers                526086680                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.532773                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1372539307                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1701168174                       # number of integer regfile reads
system.cpu0.int_regfile_writes              882492502                       # number of integer regfile writes
system.cpu0.ipc                              0.511080                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.511080                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205588      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            782265127     56.11%     56.41% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834250      0.85%     57.26% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100431      0.15%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     57.41% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           435452745     31.23%     88.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          158311953     11.36%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              9      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1394170145                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     53                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                104                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           51                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                52                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3285622                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002357                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 643096     19.57%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.57% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2173315     66.15%     85.72% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               469209     14.28%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1393250126                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5208618355                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1372433056                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1561205899                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1425163079                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1394170145                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14761273                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      121268197                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           236338                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8451560                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     67709833                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2416756210                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.576877                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.811427                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1401600874     58.00%     58.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          722388436     29.89%     87.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          229891935      9.51%     97.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           46858317      1.94%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           11973117      0.50%     99.83% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1803451      0.07%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1450701      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             506073      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             283306      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2416756210                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.541211                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         34050694                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4792479                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           446454100                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          166857811                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1895                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      2576020637                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4574034                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              366121587                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845198823                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              10138147                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               999355273                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              21700126                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                19017                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1785244308                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1453828901                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          942554102                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                983858521                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22546777                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10771226                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56495004                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                97355274                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1785244264                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        154599                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5870                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 26047678                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5825                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3799223799                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2902451389                       # The number of ROB writes
system.cpu0.timesIdled                       31075514                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1862                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            82.378904                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               20796443                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25244865                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2812241                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         30706945                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1069317                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1086047                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           16730                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35398630                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48292                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2100002                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1995207                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28119569                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4040653                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17645903                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120067253                       # Number of instructions committed
system.cpu1.commit.committedOps             122167435                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    471673012                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.259009                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.019974                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    421660155     89.40%     89.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     24964129      5.29%     94.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      9039276      1.92%     96.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7157709      1.52%     98.12% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1595760      0.34%     98.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       725944      0.15%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2112059      0.45%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       377327      0.08%     99.14% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4040653      0.86%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    471673012                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1798027                       # Number of function calls committed.
system.cpu1.commit.int_insts                116604521                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30176195                       # Number of loads committed
system.cpu1.commit.membars                    4200132                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200132      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76668993     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32276197     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9021969      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122167435                       # Class of committed instruction
system.cpu1.commit.refs                      41298178                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120067253                       # Number of Instructions Simulated
system.cpu1.committedOps                    122167435                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.968266                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.968266                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            375482672                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               867728                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19921675                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146412361                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27111465                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65337271                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1996976                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2066258                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5304487                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35398630                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23394910                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    447031044                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               204927                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     151319976                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5628020                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.074295                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25387816                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21865760                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.317593                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         475232871                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.322832                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.754885                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               378301677     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                61405809     12.92%     92.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19339691      4.07%     96.59% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12565058      2.64%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2531648      0.53%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1023424      0.22%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   62728      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    2700      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     136      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           475232871                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        1225908                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2113413                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30686427                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.282256                       # Inst execution rate
system.cpu1.iew.exec_refs                    46024967                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11517290                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              314232772                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35164235                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100628                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1695535                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11909684                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139759916                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34507677                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1959196                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134483308                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1961560                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9346201                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1996976                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             13619820                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       122442                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          997166                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26929                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2333                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        12768                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4988040                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       787701                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2333                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       533976                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1579437                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77331488                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132872815                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.840097                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 64965970                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278876                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     132938069                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170449352                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89651845                       # number of integer regfile writes
system.cpu1.ipc                              0.251999                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251999                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200232      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85647604     62.77%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37112271     27.20%     93.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9482251      6.95%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136442504                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2956431                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021668                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 705144     23.85%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     23.85% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1818691     61.52%     85.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               432594     14.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135198689                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         751301978                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132872803                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157354196                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133459067                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136442504                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300849                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17592480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           227694                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           163                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7150196                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    475232871                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.287107                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.780424                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          393012308     82.70%     82.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           51242770     10.78%     93.48% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18684888      3.93%     97.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5950800      1.25%     98.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3901024      0.82%     99.49% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             990545      0.21%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             909710      0.19%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             364131      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             176695      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      475232871                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.286368                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13475271                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1350296                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35164235                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11909684                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    100                       # number of misc regfile reads
system.cpu1.numCycles                       476458779                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2104124732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              343096026                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81690384                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14320230                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                30765938                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4413810                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                28469                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            182205232                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             143689868                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           97032663                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65890626                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              14257060                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1996976                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             33453338                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15342279                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       182205220                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29967                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               597                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 28622817                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           590                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   607445554                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283194873                       # The number of ROB writes
system.cpu1.timesIdled                          22210                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          6434069                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              1487616                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             8622366                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               5759                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               1849439                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      9145241                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      18190426                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       439750                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        94615                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     69917069                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      6432789                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    139833653                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        6527404                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6041591                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3850070                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5195018                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              329                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            262                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3102891                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3102887                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       6041591                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           255                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     27334894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               27334894                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    831651072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               831651072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              541                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           9145328                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 9145328    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             9145328                       # Request fanout histogram
system.membus.respLayer1.occupancy        48205631853                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.7                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35848589077                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 10                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       457403900                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   726122910.238033                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            5    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       195500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1664671000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              5                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1288007156500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2287019500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    228571510                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       228571510                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    228571510                       # number of overall hits
system.cpu0.icache.overall_hits::total      228571510                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     36706593                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      36706593                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     36706593                       # number of overall misses
system.cpu0.icache.overall_misses::total     36706593                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 484909773999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 484909773999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 484909773999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 484909773999                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    265278103                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    265278103                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    265278103                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    265278103                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.138370                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.138370                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.138370                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.138370                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13210.427184                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13210.427184                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13210.427184                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13210.427184                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2238                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          194                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.673469                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets           97                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     34736106                       # number of writebacks
system.cpu0.icache.writebacks::total         34736106                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1970453                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1970453                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1970453                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1970453                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     34736140                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     34736140                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     34736140                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     34736140                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 430915450000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 430915450000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 430915450000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 430915450000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.130942                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.130942                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.130942                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.130942                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12405.392482                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12405.392482                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12405.392482                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12405.392482                       # average overall mshr miss latency
system.cpu0.icache.replacements              34736106                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    228571510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      228571510                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     36706593                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     36706593                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 484909773999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 484909773999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    265278103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    265278103                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.138370                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.138370                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13210.427184                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13210.427184                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1970453                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1970453                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     34736140                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     34736140                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 430915450000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 430915450000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.130942                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.130942                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12405.392482                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12405.392482                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999956                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          263307418                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         34736106                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.580223                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999956                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        565292344                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       565292344                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    499772119                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       499772119                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    499772119                       # number of overall hits
system.cpu0.dcache.overall_hits::total      499772119                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     55256513                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      55256513                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     55256513                       # number of overall misses
system.cpu0.dcache.overall_misses::total     55256513                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1685082212700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1685082212700                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1685082212700                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1685082212700                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    555028632                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    555028632                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    555028632                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    555028632                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.099556                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.099556                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.099556                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.099556                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 30495.630673                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30495.630673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 30495.630673                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30495.630673                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     11709549                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       328732                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           236829                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4000                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.443054                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    82.183000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     32193732                       # number of writebacks
system.cpu0.dcache.writebacks::total         32193732                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     23974149                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     23974149                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     23974149                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     23974149                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     31282364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     31282364                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     31282364                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     31282364                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 625368760163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 625368760163                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 625368760163                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 625368760163                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.056362                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.056362                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.056362                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.056362                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19991.096586                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19991.096586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19991.096586                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19991.096586                       # average overall mshr miss latency
system.cpu0.dcache.replacements              32193732                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    359661020                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      359661020                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     44187065                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     44187065                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1121716208000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1121716208000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    403848085                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    403848085                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.109415                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.109415                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25385.623779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25385.623779                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16686388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16686388                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     27500677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     27500677                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 479107732000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 479107732000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.068097                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.068097                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17421.670456                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17421.670456                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    140111099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     140111099                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11069448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11069448                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 563366004700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 563366004700                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180547                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.073220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.073220                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 50893.775796                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50893.775796                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7287761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7287761                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3781687                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3781687                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 146261028163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 146261028163                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.025014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.025014                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 38676.132679                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 38676.132679                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2156                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1774                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1774                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9918500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9918500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.451399                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.451399                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  5591.037204                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  5591.037204                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1755                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           19                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1314000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1314000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.004835                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.004835                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 69157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 69157.894737                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3696                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3696                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          163                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       694500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       694500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3859                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3859                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.042239                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.042239                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4260.736196                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4260.736196                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          163                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       531500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.042239                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.042239                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3260.736196                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3260.736196                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188055                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188055                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912209                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912209                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92280690500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92280690500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100264                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100264                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434331                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434331                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101161.784745                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101161.784745                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912209                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912209                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91368481500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91368481500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434331                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434331                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100161.784745                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100161.784745                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999436                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          533158255                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         32194343                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            16.560619                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999436                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999982                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1146467745                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1146467745                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            34578636                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28790392                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               21205                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              871095                       # number of demand (read+write) hits
system.l2.demand_hits::total                 64261328                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           34578636                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28790392                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              21205                       # number of overall hits
system.l2.overall_hits::.cpu1.data             871095                       # number of overall hits
system.l2.overall_hits::total                64261328                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            157503                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3402653                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10688                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2081858                       # number of demand (read+write) misses
system.l2.demand_misses::total                5652702                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           157503                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3402653                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10688                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2081858                       # number of overall misses
system.l2.overall_misses::total               5652702                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  13819294998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 342681154015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1017302500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 223985735064                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     581503486577                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  13819294998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 342681154015                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1017302500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 223985735064                       # number of overall miss cycles
system.l2.overall_miss_latency::total    581503486577                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        34736139                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        32193045                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           31893                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2952953                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             69914030                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       34736139                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       32193045                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          31893                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2952953                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            69914030                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.004534                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.105695                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.335121                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.705009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.080852                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.004534                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.105695                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.335121                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.705009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.080852                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87739.884307                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 100709.991296                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 95181.745883                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 107589.343300                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 102871.774698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87739.884307                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 100709.991296                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 95181.745883                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 107589.343300                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 102871.774698                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             248997                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      4123                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      60.392190                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   2634223                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3850070                       # number of writebacks
system.l2.writebacks::total                   3850070                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          86139                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            112                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          29668                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              115976                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         86139                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           112                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         29668                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             115976                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       157446                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3316514                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        10576                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2052190                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5536726                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       157446                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3316514                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        10576                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2052190                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3634990                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          9171716                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  12241196499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 303199011597                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    905726500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 201032669108                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 517378603704                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  12241196499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 303199011597                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    905726500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 201032669108                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 350008089234                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 867386692938                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.004533                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.103020                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.331609                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.694962                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079193                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.004533                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.103020                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.331609                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.694962                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.131186                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 77748.539175                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91420.995538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 85639.797655                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 97960.066616                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93444.863210                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 77748.539175                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91420.995538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 85639.797655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 97960.066616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 96288.597557                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94571.909219                       # average overall mshr miss latency
system.l2.replacements                       15542087                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7875731                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7875731                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7875731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7875731                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     61601520                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         61601520                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     61601520                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     61601520                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3634990                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3634990                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 350008089234                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 350008089234                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 96288.597557                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 96288.597557                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   20                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            28                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            15                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 43                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           33                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               63                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.848485                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.682540                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3196.428571                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2081.395349                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           28                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           15                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            43                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       558000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       293500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       851500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.848485                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.682540                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19928.571429                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19566.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19802.325581                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu1.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.700000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       145000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.700000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20714.285714                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2849399                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           358751                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3208150                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1844625                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1334126                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3178751                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 193764108259                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 144251625282                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  338015733541                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4694024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1692877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6386901                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.392973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.788082                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.497698                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 105042.547000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108124.438983                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 106336.021142                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56483                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        20589                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            77072                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1788142                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1313537                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3101679                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171285227796                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 129353283809                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 300638511605                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.380940                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.775920                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.485631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 95789.499825                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98477.076633                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 96927.667758                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      34578636                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         21205                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           34599841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       157503                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10688                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           168191                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  13819294998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1017302500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  14836597498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     34736139                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        31893                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       34768032                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.004534                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.335121                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.004838                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87739.884307                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 95181.745883                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88212.790803                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          112                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           169                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       157446                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        10576                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       168022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  12241196499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    905726500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13146922999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.004533                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.331609                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.004833                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 77748.539175                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 85639.797655                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78245.247640                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25940993                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       512344                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26453337                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1558028                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       747732                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2305760                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 148917045756                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  79734109782                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 228651155538                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     27499021                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1260076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      28759097                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.056658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.593402                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.080175                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95580.468230                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 106634.609435                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99165.201729                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        29656                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9079                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        38735                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1528372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       738653                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      2267025                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 131913783801                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  71679385299                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 203593169100                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.055579                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.586197                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.078828                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86309.997698                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 97040.674443                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89806.318457                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           99                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           67                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               166                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          193                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           97                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             290                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      1525498                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1355995                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2881493                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          292                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          164                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           456                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.660959                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.591463                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.635965                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  7904.134715                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 13979.329897                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  9936.182759                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           17                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           35                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          175                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           80                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          255                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      3482989                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1648490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      5131479                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.599315                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.487805                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.559211                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19902.794286                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20606.125000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20123.447059                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999927                       # Cycle average of tags in use
system.l2.tags.total_refs                   142883123                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  15542288                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.193185                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      25.973864                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.396671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.484317                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.034820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.955699                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    19.154556                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.405842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.068698                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.179442                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.046183                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.299290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1130676864                       # Number of tag accesses
system.l2.tags.data_accesses               1130676864                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      10076480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     212322880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        676864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     131362368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    230808000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          585246592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     10076480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       676864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      10753344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    246404480                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       246404480                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         157445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3317545                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          10576                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2052537                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3606375                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             9144478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3850070                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3850070                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          7809444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        164553854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           524581                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        101808076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    178880138                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             453576094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      7809444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       524581                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8334025                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      190967676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            190967676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      190967676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         7809444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       164553854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          524581                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       101808076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    178880138                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            644543770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3713350.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    157444.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3166785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     10576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2046163.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3606078.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005898398250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       227475                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       227475                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            17882442                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3497666                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     9144478                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3850070                       # Number of write requests accepted
system.mem_ctrls.readBursts                   9144478                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3850070                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 157432                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                136720                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            465229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            539312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            468705                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            520584                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1305592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            823258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            501359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            476226                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            466326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            566092                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           464225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           473927                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           463355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           475650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           463505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           513701                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            231780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232833                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            232076                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            231226                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            227574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            229260                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            232238                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            230746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            246869                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           227980                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           231381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           231126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           231918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           232134                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.03                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 355125948033                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44935230000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            523633060533                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     39515.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58265.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        10                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5416148                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1711515                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 60.27                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.09                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               9144478                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3850070                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 3269198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1776936                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  702241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  547550                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  442669                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  367347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  314810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  272684                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  231247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  198573                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 198256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 261420                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 126297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  91288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  70886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  53850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  37620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  20366                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   3021                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    787                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  22590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  26644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  82135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 158297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 201931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 218482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 225049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 226532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 231254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 235295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 240297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 246421                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 242654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 239752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 238198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 233599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 232841                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 235871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24910                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  18825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  14995                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  12283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  10314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   8800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   7580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   7089                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   6740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   6522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   6058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4071                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   3777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   3601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   3852                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   3922                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2869                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     21                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5572690                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    145.858073                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    92.623669                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   220.280372                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4101769     73.60%     73.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       851815     15.29%     88.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       115339      2.07%     90.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        80240      1.44%     92.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        70405      1.26%     93.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        57174      1.03%     94.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        44949      0.81%     95.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        33174      0.60%     96.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       217825      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5572690                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       227475                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      39.505396                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     26.592701                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    326.666357                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       227470    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        227475                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       227475                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.324075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.301771                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.902523                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           195668     86.02%     86.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4655      2.05%     88.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18083      7.95%     96.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             5904      2.60%     98.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1904      0.84%     99.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              666      0.29%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              296      0.13%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              145      0.06%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               65      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               38      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               20      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               13      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                8      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        227475                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              575170944                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                10075648                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               237652416                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               585246592                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            246404480                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       445.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       184.18                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    453.58                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    190.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.48                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.44                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1290294081000                       # Total gap between requests
system.mem_ctrls.avgGap                      99295.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     10076416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    202674240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       676864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    130954432                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    230788992                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    237652416                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 7809394.312882645987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 157075993.808097302914                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 524581.147919557872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 101491919.002508163452                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 178865406.271507501602                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 184184676.967804908752                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       157445                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3317545                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        10576                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2052537                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3606375                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3850070                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5700208956                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 166768301175                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    461372477                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 115599497957                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 235103679968                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 31137049922648                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36204.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     50268.59                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     43624.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     56320.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     65191.14                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8087398.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    56.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          19166637420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          10187290410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         27751616340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9736646760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     101854452960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     285850973520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     254756354400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       709303971810                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.722680                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 658730183256                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  43085640000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 588478352744                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          20622454860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10961068140                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         36415892100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9646878420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     101854452960.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     422058089160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     140055625440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       741614461080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.763860                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 359135629488                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  43085640000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 888072906512                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                177                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    11817195224.719101                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   60169606129.665009                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           85     95.51%     95.51% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.12%     96.63% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.12%     97.75% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.12%     98.88% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+11-5.5e+11            1      1.12%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        17000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 501498192000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             89                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238563801000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1051730375000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23357873                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23357873                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23357873                       # number of overall hits
system.cpu1.icache.overall_hits::total       23357873                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        37037                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         37037                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        37037                       # number of overall misses
system.cpu1.icache.overall_misses::total        37037                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1481805000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1481805000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1481805000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1481805000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23394910                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23394910                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23394910                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23394910                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001583                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001583                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001583                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001583                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 40008.775009                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 40008.775009                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 40008.775009                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 40008.775009                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          212                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    42.400000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        31861                       # number of writebacks
system.cpu1.icache.writebacks::total            31861                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5144                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5144                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5144                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5144                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        31893                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        31893                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        31893                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        31893                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1301080000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1301080000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1301080000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1301080000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001363                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001363                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001363                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001363                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40795.158812                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40795.158812                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40795.158812                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40795.158812                       # average overall mshr miss latency
system.cpu1.icache.replacements                 31861                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23357873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23357873                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        37037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        37037                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1481805000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1481805000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23394910                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23394910                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001583                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 40008.775009                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 40008.775009                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5144                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5144                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        31893                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        31893                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1301080000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1301080000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001363                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40795.158812                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40795.158812                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.216651                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           22629641                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            31861                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           710.261480                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        334470000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.216651                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975520                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975520                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46821713                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46821713                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     31908020                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        31908020                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     31908020                       # number of overall hits
system.cpu1.dcache.overall_hits::total       31908020                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     10139137                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      10139137                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     10139137                       # number of overall misses
system.cpu1.dcache.overall_misses::total     10139137                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 790159845307                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 790159845307                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 790159845307                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 790159845307                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42047157                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42047157                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42047157                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42047157                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.241137                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.241137                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.241137                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.241137                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 77931.666700                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77931.666700                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 77931.666700                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77931.666700                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7815637                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       261343                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           130855                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3502                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    59.727462                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    74.626785                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2952868                       # number of writebacks
system.cpu1.dcache.writebacks::total          2952868                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7958490                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7958490                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7958490                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7958490                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2180647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2180647                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2180647                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2180647                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 165806457312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 165806457312                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 165806457312                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 165806457312                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051862                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051862                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051862                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051862                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 76035.441459                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 76035.441459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 76035.441459                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 76035.441459                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2952868                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27136156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27136156                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5889472                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5889472                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 440179305500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 440179305500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33025628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33025628                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.178330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.178330                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 74740.028563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 74740.028563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4629064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4629064                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1260408                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1260408                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  88291797500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  88291797500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.038165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.038165                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 70050.172246                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 70050.172246                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4771864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4771864                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4249665                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4249665                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 349980539807                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 349980539807                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9021529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9021529                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.471058                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.471058                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 82354.853808                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 82354.853808                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3329426                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3329426                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       920239                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       920239                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  77514659812                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  77514659812                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.102005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.102005                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84233.182697                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84233.182697                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          310                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          166                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      7428000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      7428000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.348739                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.348739                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44746.987952                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44746.987952                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          120                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3292000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3292000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096639                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096639                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 71565.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 71565.217391                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          344                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          107                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       664500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       664500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.237251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.237251                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6210.280374                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6210.280374                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          107                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       558500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       558500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.237251                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.237251                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5219.626168                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5219.626168                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326723                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773279                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  75187117500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  75187117500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2100002                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368228                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 97231.552260                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 97231.552260                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773279                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  74413838500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  74413838500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368228                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 96231.552260                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 96231.552260                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.141337                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36187571                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2953814                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.251134                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        334481500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.141337                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.910667                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.910667                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91250018                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91250018                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1290294176000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          63528015                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     11725801                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     62038836                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        11692017                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6581861                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             345                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           269                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            614                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6387780                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6387780                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      34768032                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     28759984                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          456                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          456                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    104208383                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     96581861                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        95647                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8860105                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             209745996                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4446223616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4120753728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4080256                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    377972544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             8949030144                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        22126252                       # Total snoops (count)
system.tol2bus.snoopTraffic                 246517568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         92042033                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.076739                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.270011                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               85073444     92.43%     92.43% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6873973      7.47%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  94616      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           92042033                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       139832479316                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48302692992                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       52152567581                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4432640655                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          47939300                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2383325724000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 147018                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748208                       # Number of bytes of host memory used
host_op_rate                                   147878                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 16716.84                       # Real time elapsed on the host
host_tick_rate                               65385075                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457679327                       # Number of instructions simulated
sim_ops                                    2472046404                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.093032                       # Number of seconds simulated
sim_ticks                                1093031548000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.464584                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              171715216                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           189814852                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19655665                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        232486942                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17219856                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17546341                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          326485                       # Number of indirect misses.
system.cpu0.branchPred.lookups              317380019                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       273367                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25027                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18843006                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131791977                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18014724                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11642728                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      499214313                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           534839340                       # Number of instructions committed
system.cpu0.commit.committedOps             540636315                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2097004671                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.257814                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.992086                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1862931225     88.84%     88.84% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    120563871      5.75%     94.59% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46968506      2.24%     96.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28615016      1.36%     98.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9768967      0.47%     98.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5915170      0.28%     98.94% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2069470      0.10%     99.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2157722      0.10%     99.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18014724      0.86%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2097004671                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14726079                       # Number of function calls committed.
system.cpu0.commit.int_insts                512556201                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124597445                       # Number of loads committed
system.cpu0.commit.membars                    8701800                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8702635      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396994613     73.43%     75.04% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124622000     23.05%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10211043      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        540636315                       # Class of committed instruction
system.cpu0.commit.refs                     134833581                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  534839340                       # Number of Instructions Simulated
system.cpu0.committedOps                    540636315                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.082347                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.082347                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1395187699                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               818295                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           145685859                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1120185580                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178675979                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                564585592                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18844275                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               648196                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             16950922                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  317380019                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                192118379                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1943574181                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3081311                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          131                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1291475469                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 255                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         6456                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39314304                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.145360                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         211006292                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         188935072                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.591497                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2174244467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.603269                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.974960                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1347251134     61.96%     61.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               488013822     22.45%     84.41% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               271432143     12.48%     96.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32154257      1.48%     98.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8373107      0.39%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17512808      0.81%     99.56% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3316623      0.15%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6167592      0.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22981      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2174244467                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2157                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1411                       # number of floating regfile writes
system.cpu0.idleCycles                        9155417                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            19980885                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               206795518                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.406740                       # Inst execution rate
system.cpu0.iew.exec_refs                   223250983                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12009501                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              224098442                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            238371603                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5835903                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         12015667                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16526380                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1038219877                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            211241482                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17930495                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            888074983                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1772673                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             76339181                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18844275                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             78931295                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2023511                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          167807                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          573                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1207                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11318                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    113774158                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6290244                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1207                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9008290                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      10972595                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                649998729                       # num instructions consuming a value
system.cpu0.iew.wb_count                    859982237                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.755622                       # average fanout of values written-back
system.cpu0.iew.wb_producers                491153605                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.393873                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     862468293                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1152106190                       # number of integer regfile reads
system.cpu0.int_regfile_writes              651750331                       # number of integer regfile writes
system.cpu0.ipc                              0.244957                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.244957                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8703251      0.96%      0.96% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            667713972     73.70%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32624      0.00%     74.66% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                82703      0.01%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 89      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                863      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                36      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           217431633     24.00%     98.67% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12038967      1.33%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            595      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            66      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             906005477                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2430                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4757                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2284                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2665                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2818713                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003111                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1226456     43.51%     43.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     43.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    114      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     43.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1563065     55.45%     98.97% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28911      1.03%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               87      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             900118509                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        3990688759                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    859979953                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1535801820                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1018042892                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                906005477                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20176985                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      497583565                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1619381                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8534257                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    230233201                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2174244467                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.416699                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.911118                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1654734320     76.11%     76.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          277225472     12.75%     88.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163161726      7.50%     96.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42565805      1.96%     98.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           18209978      0.84%     99.16% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11094989      0.51%     99.67% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5105258      0.23%     99.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1362619      0.06%     99.96% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             784300      0.04%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2174244467                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.414952                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11597224                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1699449                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           238371603                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16526380                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3070                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2183399884                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2664558                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              394757706                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            400221391                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               8825011                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193947838                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              79664330                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2070334                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1429601701                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1080334678                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          812721905                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                561056857                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9231184                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18844275                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            104822306                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               412500519                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2362                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1429599339                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     900815485                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6227756                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 54788291                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6229271                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3118836272                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2157544492                       # The number of ROB writes
system.cpu0.timesIdled                         346116                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  393                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.905953                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              154344378                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           169784677                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16658935                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        194904982                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14393098                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14471946                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           78848                       # Number of indirect misses.
system.cpu1.branchPred.lookups              270110190                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       250239                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2373                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15670153                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119492003                       # Number of branches committed
system.cpu1.commit.bw_lim_events             19417528                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8735887                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      409361491                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           486220150                       # Number of instructions committed
system.cpu1.commit.committedOps             490586503                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1552173552                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.316064                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.126918                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1348898737     86.90%     86.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    103695958      6.68%     93.58% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     39216962      2.53%     96.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     24170302      1.56%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      8867377      0.57%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4424201      0.29%     98.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1362431      0.09%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2120056      0.14%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     19417528      1.25%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1552173552                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12271372                       # Number of function calls committed.
system.cpu1.commit.int_insts                464742564                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113626204                       # Number of loads committed
system.cpu1.commit.membars                    6550277                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6550277      1.34%      1.34% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362313158     73.85%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.19% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113628577     23.16%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8094315      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        490586503                       # Class of committed instruction
system.cpu1.commit.refs                     121722892                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  486220150                       # Number of Instructions Simulated
system.cpu1.committedOps                    490586503                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.322881                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.322881                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            927157234                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               995177                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           133550813                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             971659151                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148940272                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                509688934                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15670553                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               715164                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             13757773                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  270110190                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                163456276                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1426010567                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2700948                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1103252878                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               33318670                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.167183                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         172544864                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         168737476                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.682853                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1615214766                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.693427                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.986020                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               896510534     55.50%     55.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               423129096     26.20%     81.70% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               247756646     15.34%     97.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22336906      1.38%     98.42% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 4980795      0.31%     98.73% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                12611646      0.78%     99.51% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 3829473      0.24%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4054646      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5024      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1615214766                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         436877                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16640554                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               183983303                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.488822                       # Inst execution rate
system.cpu1.iew.exec_refs                   197391088                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9514076                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              134803201                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            207173920                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3994979                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         12777135                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12808013                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          898440203                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            187877012                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15308751                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            789765534                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1325494                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             76881453                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15670553                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             78648696                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1893992                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           17149                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          296                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     93547716                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4711325                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           296                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      6937460                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9703094                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                567397674                       # num instructions consuming a value
system.cpu1.iew.wb_count                    764158045                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.769642                       # average fanout of values written-back
system.cpu1.iew.wb_producers                436692919                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.472972                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     766372637                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1025170029                       # number of integer regfile reads
system.cpu1.int_regfile_writes              579499637                       # number of integer regfile writes
system.cpu1.ipc                              0.300944                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.300944                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6550593      0.81%      0.81% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            595775570     74.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 115      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           193212193     24.00%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9535718      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             805074285                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3224993                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004006                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1708344     52.97%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     52.97% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1516619     47.03%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   30      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             801748685                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3230330143                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    764158045                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1306294001                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 884368190                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                805074285                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14072013                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      407853700                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1741814                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5336126                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    171780656                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1615214766                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.498432                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.981704                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1156558610     71.60%     71.60% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          241504606     14.95%     86.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          147879504      9.16%     95.71% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           36544102      2.26%     97.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15333547      0.95%     98.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10373226      0.64%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4927685      0.31%     99.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1335951      0.08%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             757535      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1615214766                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.498297                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9381522                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1567522                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           207173920                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12808013                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    316                       # number of misc regfile reads
system.cpu1.numCycles                      1615651643                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   570179510                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              309093097                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            364769475                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               5745104                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               162605030                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              69128472                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1711273                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1235792721                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             936097884                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          705710287                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                505542437                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9178899                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15670553                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             90257684                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               340940812                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1235792721                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     532045965                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4347086                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 45736267                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4350095                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2432702328                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1863336151                       # The number of ROB writes
system.cpu1.timesIdled                           4850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         11593567                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2944132                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            16856097                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                190                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2744170                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     34251225                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      68012910                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1086088                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       462601                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31353292                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     21096625                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62708518                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       21559226                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           33799124                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5123457                       # Transaction distribution
system.membus.trans_dist::CleanEvict         28642075                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             3800                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1535                       # Transaction distribution
system.membus.trans_dist::ReadExReq            442903                       # Transaction distribution
system.membus.trans_dist::ReadExResp           442871                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      33799125                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    102254905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              102254905                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   2519388928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              2519388928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1804                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          34247378                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                34247378    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            34247378                       # Request fanout histogram
system.membus.respLayer1.occupancy       183941968316                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             16.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         95844101851                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               8.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                130                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           65                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        20497100                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   15951213.251564                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           65    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        38000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     45282500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             65                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1091699236500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1332311500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    191666299                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       191666299                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    191666299                       # number of overall hits
system.cpu0.icache.overall_hits::total      191666299                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       452079                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        452079                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       452079                       # number of overall misses
system.cpu0.icache.overall_misses::total       452079                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10936803494                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10936803494                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10936803494                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10936803494                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    192118378                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    192118378                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    192118378                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    192118378                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002353                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002353                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002353                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002353                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24192.239617                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24192.239617                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24192.239617                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24192.239617                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         4136                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               81                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    51.061728                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       407662                       # number of writebacks
system.cpu0.icache.writebacks::total           407662                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        44417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        44417                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        44417                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        44417                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       407662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       407662                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       407662                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       407662                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9746544494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9746544494                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9746544494                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9746544494                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002122                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002122                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002122                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002122                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23908.395911                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23908.395911                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23908.395911                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23908.395911                       # average overall mshr miss latency
system.cpu0.icache.replacements                407662                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    191666299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      191666299                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       452079                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       452079                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10936803494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10936803494                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    192118378                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    192118378                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002353                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002353                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24192.239617                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24192.239617                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        44417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        44417                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       407662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       407662                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9746544494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9746544494                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002122                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002122                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23908.395911                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23908.395911                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          192074191                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           407694                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           471.123419                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        384644418                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       384644418                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    169601075                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       169601075                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    169601075                       # number of overall hits
system.cpu0.dcache.overall_hits::total      169601075                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36236172                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36236172                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36236172                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36236172                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2828057208502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2828057208502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2828057208502                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2828057208502                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    205837247                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    205837247                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    205837247                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    205837247                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.176043                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.176043                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.176043                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.176043                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 78045.142531                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 78045.142531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 78045.142531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 78045.142531                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    161847735                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       310650                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2398103                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5141                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    67.489901                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.425987                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17797395                       # number of writebacks
system.cpu0.dcache.writebacks::total         17797395                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18439688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18439688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18439688                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18439688                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17796484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17796484                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17796484                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17796484                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1600071024866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1600071024866                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1600071024866                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1600071024866                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.086459                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.086459                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.086459                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.086459                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 89909.390241                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 89909.390241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 89909.390241                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 89909.390241                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17797395                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    165729246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      165729246                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     32811565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32811565                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2567969266000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2567969266000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    198540811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    198540811                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.165264                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.165264                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 78264.150643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 78264.150643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     15287631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     15287631                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17523934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17523934                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1576198176000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1576198176000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.088264                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.088264                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 89945.452659                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 89945.452659                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      3871829                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3871829                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3424607                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3424607                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 260087942502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 260087942502                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7296436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7296436                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.469353                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.469353                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75946.799882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75946.799882                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      3152057                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      3152057                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       272550                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       272550                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  23872848866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  23872848866                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037354                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037354                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 87590.713139                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 87590.713139                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2918468                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2918468                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13764                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    217209500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    217209500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2932232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2932232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004694                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004694                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 15780.986632                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 15780.986632                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6665                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6665                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7099                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7099                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    134940000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    134940000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002421                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 19008.311030                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19008.311030                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2913510                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2913510                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1158                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     16326000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     16326000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2914668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2914668                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000397                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 14098.445596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 14098.445596                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1120                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1120                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     15210000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     15210000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000384                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000384                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 13580.357143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 13580.357143                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        62000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        62000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        58000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21225                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21225                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3802                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    173836998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    173836998                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25027                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25027                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151916                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151916                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 45722.513940                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 45722.513940                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3801                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3801                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    170034998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    170034998                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151876                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151876                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 44734.279926                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 44734.279926                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995818                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          193275504                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17803348                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.856132                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995818                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999869                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        441221664                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       441221664                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              348723                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2872342                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1621                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1900478                       # number of demand (read+write) hits
system.l2.demand_hits::total                  5123164                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             348723                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2872342                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1621                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1900478                       # number of overall hits
system.l2.overall_hits::total                 5123164                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             58940                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          14922368                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4036                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11229658                       # number of demand (read+write) misses
system.l2.demand_misses::total               26215002                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            58940                       # number of overall misses
system.l2.overall_misses::.cpu0.data         14922368                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4036                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11229658                       # number of overall misses
system.l2.overall_misses::total              26215002                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4915367500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1534229770271                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    362236499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1160879724865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2700387099135                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4915367500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1534229770271                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    362236499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1160879724865                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2700387099135                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          407663                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17794710                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5657                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13130136                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31338166                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         407663                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17794710                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5657                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13130136                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31338166                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.144580                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.838585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.713452                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.855258                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.836520                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.144580                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.838585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.713452                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.855258                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.836520                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83396.123176                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 102814.095609                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89751.362488                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103376.231481                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 103009.227279                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83396.123176                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 102814.095609                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89751.362488                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103376.231481                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 103009.227279                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs             116532                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                      3511                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.190544                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   6656418                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5123457                       # number of writebacks
system.l2.writebacks::total                   5123457                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          16885                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             89                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           9866                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               26892                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         16885                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            89                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          9866                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              26892                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        58888                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     14905483                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3947                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11219792                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26188110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        58888                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     14905483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3947                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11219792                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      8065785                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         34253895                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4322784501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1384222399302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    319690999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1048134189890                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2436999064692                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4322784501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1384222399302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    319690999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1048134189890                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 746170001946                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3183169066638                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.144453                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.837636                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.697720                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.854507                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.835662                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.144453                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.837636                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.697720                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.854507                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.093041                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73406.882574                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92866.658484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80995.946035                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 93418.326284                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93057.462516                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73406.882574                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92866.658484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80995.946035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 93418.326284                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 92510.524635                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 92928.674728                       # average overall mshr miss latency
system.l2.replacements                       55290496                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5501990                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5501990                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      5501990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5501990                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     24793922                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24793922                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     24793922                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24793922                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      8065785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        8065785                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 746170001946                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 746170001946                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 92510.524635                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 92510.524635                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            2528                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            3160                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 5688                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1105                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1853                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2958                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     30208500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     49564500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     79773000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3633                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         5013                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8646                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.304156                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.369639                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.342124                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 27338.009050                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data 26748.246087                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 26968.559838                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               7                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1105                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1846                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2951                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     22185500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     37184500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     59370000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.304156                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.368243                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.341314                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20077.375566                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20143.282774                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20118.603863                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           324                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           299                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                623                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          302                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          294                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              596                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      5533000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4582000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     10115000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          626                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          593                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1219                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.482428                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.495784                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.488925                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18321.192053                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 15585.034014                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16971.476510                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          299                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          293                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          592                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      5965500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      5891000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     11856500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.477636                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.494098                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.485644                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19951.505017                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20105.802048                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20027.871622                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            43646                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             6640                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 50286                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         230051                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         215540                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              445591                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  22982840500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  21899219000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   44882059500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       273697                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222180                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            495877                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.840532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.970114                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.898592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 99903.241020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 101601.647026                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100724.789100                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         2328                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data          413                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             2741                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       227723                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       215127                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         442850                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  20605628500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  19729083500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  40334712000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.832026                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.968255                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.893064                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 90485.495536                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 91709.006773                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91079.850965                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        348723                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             350344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        58940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4036                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            62976                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4915367500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    362236499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5277603999                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       407663                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5657                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         413320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.144580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.713452                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.152366                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83396.123176                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89751.362488                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83803.417159                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           89                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           141                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        58888                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3947                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        62835                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4322784501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    319690999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4642475500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.144453                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.697720                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.152025                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73406.882574                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80995.946035                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73883.591947                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2828696                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1893838                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4722534                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     14692317                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11014118                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        25706435                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1511246929771                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1138980505865                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 2650227435636                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17521013                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12907956                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30428969                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.838554                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.853281                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.844801                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 102859.673513                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 103410.959086                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103095.876018                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        14557                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         9453                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        24010                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14677760                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11004665                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     25682425                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1363616770802                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1028405106390                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2392021877192                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.837723                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.852549                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.844012                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 92903.601830                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93451.741274                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 93138.474159                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          155                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               155                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           81                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              81                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2558000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      2558000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          236                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           236                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.343220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.343220                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 31580.246914                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 31580.246914                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           66                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       292500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       292500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.063559                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.063559                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19500                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999997                       # Cycle average of tags in use
system.l2.tags.total_refs                    69670654                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  55290781                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.260077                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.291414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.185700                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       17.888184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       12.045855                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    11.583672                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.348303                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002902                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.279503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000081                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.188216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.180995                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 548444573                       # Number of tag accesses
system.l2.tags.data_accesses                548444573                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3768832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     953956096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        252608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     718067776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    515442368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2191487680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3768832                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       252608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4021440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    327901248                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       327901248                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          58888                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       14905564                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3947                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11219809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      8053787                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            34241995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5123457                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5123457                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3448054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        872761722                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           231108                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        656950641                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    471571355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2004962880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3448054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       231108                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3679162                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      299992483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            299992483                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      299992483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3448054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       872761722                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          231108                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       656950641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    471571355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2304955363                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5110844.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     58889.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14825617.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3947.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11179332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   8040281.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000392736750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       309823                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       309823                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            60631678                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4814268                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    34241996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5123457                       # Number of write requests accepted
system.mem_ctrls.readBursts                  34241996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5123457                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 133930                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 12613                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1987530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1997950                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1963979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1992322                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1999995                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2599267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2462555                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2365105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2153889                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2472059                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2090078                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1995227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2021651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2031207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1993314                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1981938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            319643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            310255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            312859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            318599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            342928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            344030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            312787                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           313169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           303825                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           319952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           317490                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           317658                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.44                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1202277689122                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               170540330000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1841803926622                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35249.07                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53999.07                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14987654                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3468051                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 43.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              34241996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5123457                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8827181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 7715212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 5365995                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3613993                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2283241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1485958                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1023241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  779798                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  619960                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  501776                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 417184                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                 520869                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 299287                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 209566                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 166058                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 129452                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                  95142                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                  51381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   2569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  49298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  60540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 215771                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 275622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 299856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 318324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 329138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 337291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 337629                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 330891                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 333963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 330741                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 318277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 316282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 314000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 312809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 312165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 312166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   4264                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     20763213                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    120.887390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    86.754040                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   166.698344                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     15666557     75.45%     75.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3293658     15.86%     91.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       576312      2.78%     94.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       312389      1.50%     95.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       220631      1.06%     96.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       148964      0.72%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       100060      0.48%     97.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        75700      0.36%     98.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       368942      1.78%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     20763213                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       309823                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     110.090371                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     71.802177                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    109.169712                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         150998     48.74%     48.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        66020     21.31%     70.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191        41006     13.24%     83.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255        17697      5.71%     88.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319        12767      4.12%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         9507      3.07%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         6546      2.11%     98.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         3567      1.15%     99.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575         1263      0.41%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          305      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           67      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           14      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           10      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            3      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            3      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            4      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            5      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            6      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            9      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            9      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        309823                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       309823                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.496012                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.464696                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.062337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           243974     78.75%     78.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10290      3.32%     82.07% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            33937     10.95%     93.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14461      4.67%     97.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             4817      1.55%     99.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             1592      0.51%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              514      0.17%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              157      0.05%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               55      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        309823                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2182916224                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 8571520                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327094016                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2191487744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            327901248                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1997.12                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       299.25                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2004.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    299.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    15.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1093031619500                       # Total gap between requests
system.mem_ctrls.avgGap                      27766.27                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3768896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    948839488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       252608                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    715477248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    514577984                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327094016                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3448112.734619806521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 868080605.483127474785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 231107.693517369567                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 654580601.364307641983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 470780541.459723770618                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 299253957.123660266399                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        58889                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     14905564                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3947                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11219809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      8053787                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5123457                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1891962700                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 766665093475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    155223299                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 583368168506                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 489723478642                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 26780610515773                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32127.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51434.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39326.91                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     51994.48                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60806.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5227058.71                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    47.06                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          73179380820                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          38895774720                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        119519051820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13154446980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      86283163200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     492379654920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5088615840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       828500088300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        757.983692                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9082956928                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  36498800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1047449791072                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          75069895740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          39900618615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        124012532280                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13524158700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      86283163200                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     494031090270                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       3697933440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       836519392245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        765.320446                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5437750639                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  36498800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1051094997361                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                378                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1501083268.421053                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3302813650.344585                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          190    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11267192500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            190                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   807825727000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 285205821000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    163450212                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       163450212                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    163450212                       # number of overall hits
system.cpu1.icache.overall_hits::total      163450212                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6064                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6064                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6064                       # number of overall misses
system.cpu1.icache.overall_misses::total         6064                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    418112000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    418112000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    418112000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    418112000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    163456276                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    163456276                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    163456276                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    163456276                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 68949.868074                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 68949.868074                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 68949.868074                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 68949.868074                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          348                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    26.769231                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5657                       # number of writebacks
system.cpu1.icache.writebacks::total             5657                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          407                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          407                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          407                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          407                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5657                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5657                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5657                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5657                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    389168000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    389168000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    389168000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    389168000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000035                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000035                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68794.060456                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68794.060456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68794.060456                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68794.060456                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5657                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    163450212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      163450212                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6064                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6064                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    418112000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    418112000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    163456276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    163456276                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 68949.868074                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 68949.868074                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          407                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          407                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5657                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5657                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    389168000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    389168000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000035                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68794.060456                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68794.060456                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          164215994                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5689                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         28865.528915                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        326918209                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       326918209                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    149941072                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       149941072                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    149941072                       # number of overall hits
system.cpu1.dcache.overall_hits::total      149941072                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32165805                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32165805                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32165805                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32165805                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2454549057624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2454549057624                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2454549057624                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2454549057624                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    182106877                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    182106877                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    182106877                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    182106877                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176631                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176631                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176631                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176631                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 76309.268729                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 76309.268729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 76309.268729                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 76309.268729                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    147604426                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       337898                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2125536                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5282                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    69.443390                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    63.971602                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13131845                       # number of writebacks
system.cpu1.dcache.writebacks::total         13131845                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     19031824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     19031824                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     19031824                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     19031824                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13133981                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13133981                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13133981                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13133981                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1207750499275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1207750499275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1207750499275                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1207750499275                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.072122                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.072122                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.072122                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.072122                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 91956.163122                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 91956.163122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 91956.163122                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 91956.163122                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13131843                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    147311430                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      147311430                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     28884053                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     28884053                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2199519218500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2199519218500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    176195483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    176195483                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.163932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.163932                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 76149.950926                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 76149.950926                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     15974141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     15974141                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12909912                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12909912                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1185465822500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1185465822500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.073270                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.073270                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 91826.018837                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 91826.018837                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      2629642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2629642                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3281752                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3281752                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 255029839124                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 255029839124                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5911394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5911394                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.555157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.555157                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 77711.490425                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 77711.490425                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3057683                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3057683                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224069                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22284676775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22284676775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037905                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037905                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 99454.528627                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 99454.528627                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2175418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2175418                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         7776                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7776                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    157052500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    157052500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2183194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2183194                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003562                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 20197.080761                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 20197.080761                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1162                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         6614                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         6614                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    131016500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    131016500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003030                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003030                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 19808.965830                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19808.965830                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2181834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2181834                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1062                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1062                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15524000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15524000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2182896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2182896                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000487                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000487                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 14617.702448                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14617.702448                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1047                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1047                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     14481000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     14481000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000480                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000480                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 13830.945559                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 13830.945559                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        52500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        52500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        48500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            479                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1894                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1894                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    143574999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    143574999                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2373                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2373                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.798146                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.798146                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 75805.173706                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 75805.173706                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1894                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1894                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    141680999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    141680999                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.798146                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.798146                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 74805.173706                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 74805.173706                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.984247                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          167457400                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13137152                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.746857                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.984247                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999508                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999508                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        386087800                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       386087800                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1093031548000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30857260                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10625447                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25840564                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        50167039                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         14814664                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9478                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2159                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11637                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           496253                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          496253                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        413320                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30443941                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          236                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          236                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1222987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53405125                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        16971                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39411135                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              94056218                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     52180736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2277894720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       724096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1680766656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4011566208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        70122291                       # Total snoops (count)
system.tol2bus.snoopTraffic                 328884224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        101470924                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.227751                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.430114                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               78823447     77.68%     77.68% # Request fanout histogram
system.tol2bus.snoop_fanout::1               22184876     21.86%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 462601      0.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          101470924                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62697122381                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26717405838                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         611621243                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19718278704                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8534901                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             4504                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
