 
****************************************
Report : area
Design : mkViterbi
Version: U-2022.12
Date   : Fri Nov  7 18:28:30 2025
****************************************

Library(s) Used:

    saed32lvt_ss0p75v25c (File: /home/tools/pdk/SAED32nm_EDK_02_2024/lib/stdcell_lvt/db_nldm/saed32lvt_ss0p75v25c.db)

Number of ports:                          726
Number of nets:                          2960
Number of cells:                         2362
Number of combinational cells:           1867
Number of sequential cells:               465
Number of macros/black boxes:               0
Number of buf/inv:                        299
Number of references:                      58

Combinational area:               4273.685534
Buf/Inv area:                      388.077889
Noncombinational area:            3037.529184
Macro/Black Box area:                0.000000
Net Interconnect area:            1610.585543

Total cell area:                  7311.214718
Total area:                       8921.800260

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------
mkViterbi                         7311.2147    100.0  1940.1353  2147.5169  0.0000  mkViterbi
adder                             3055.8275     41.8  1843.5606   773.1061  0.0000  mkFP32_Adder
adder/clk_gate_man_carry_reg         8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_0
adder/clk_gate_res_reg               8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_1
adder/clk_gate_shifted_mantissa_2_reg    8.3868     0.1    3.3039    5.0829 0.0000  SNPS_CLOCK_GATE_HIGH_mkFP32_Adder_2
adder/rca                          316.1551      4.3   316.1551     0.0000  0.0000  mkBrentKungAdder24
adder/rcs1                          49.3039      0.7    49.3039     0.0000  0.0000  mkRippleCarrySubtractor_1
adder/rcs2                          48.5415      0.7    48.5415     0.0000  0.0000  mkRippleCarrySubtractor_0
clk_gate_bt_buffer_reg               8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_0
clk_gate_bt_max_reg                  8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_1
clk_gate_bt_t_ctr_reg                8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_2
clk_gate_curr_buffer_reg             8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_3
clk_gate_emission_buffer_reg         8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_4
clk_gate_i_ctr_reg                   8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_5
clk_gate_j_ctr_reg                   8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_6
clk_gate_machine_state_reg           8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_7
clk_gate_max_path_reg                8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_8
clk_gate_max_reg_reg                 8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_9
clk_gate_max_state_reg_reg           8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_10
clk_gate_n_reg_reg                   8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_11
clk_gate_outcome_buffer_reg          8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_12
clk_gate_outcome_idx_reg             8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_13
clk_gate_path_buffer_reg             8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_14
clk_gate_prev_buffer_reg             8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_15
clk_gate_t_ctr_reg                   8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_16
clk_gate_t_start_reg                 8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_17
clk_gate_transition_buffer_reg       8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_18
clk_gate_write_to_prev_flag_reg      8.3868      0.1     3.3039     5.0829  0.0000  SNPS_CLOCK_GATE_HIGH_mkViterbi_0_1
--------------------------------  ---------  -------  ---------  ---------  ------  -----------------------------------
Total                                                 4273.6855  3037.5292  0.0000

1
