/* Inside of teh 74LS173 are 4 latch handlers connected in order to store 4 bits of data */
DEFINE CUSTOM BLOCK latchHandler (IN d de nde clk clr en OUT q) {
    INSERT BLOCKS
        AND a1 Q nde o,
        AND a2 d de o,
        OR or a1o a2o D,
        D_LATCH latch,
        NOT q i o,
        DTS_BUFFER buf;
    INSERT EDGES
        BTWN latch.Q AND a1.Q,
        BTWN THIS.nde AND a1.nde,
        BTWN THIS.d AND a2.d,
        BTWN THIS.de AND a2.de,
        BTWN THIS.clk AND latch.C,
        BTWN THIS.clr AND latch.R,
        BTWN a1.o AND or.a1o,
        BTWN a2.o AND or.a2o,
        BTWN or.D AND latch.D,
        BTWN latch.NQ AND q.i,
        BTWN q.o AND buf.in,
        BTWN THIS.en AND buf.en,
        BTWN buf.out AND THIS.q;
};

DEFINE CUSTOM BLOCK 74LS173 (IN m n ng1 ng2 clk clr 1d 2d 3d 4d OUT 1q 2q 3q 4q) {
    /* the output control pins */
    INSERT BLOCKS
        NOT notm i o,
        NOT notn i o,
        AND oc m n o;
    INSERT EDGES
        BTWN THIS.m AND notm.i,
        BTWN THIS.n AND notn.i,
        BTWN notm.o AND oc.m,
        BTWN notn.o AND oc.n;

    /* the data enable pins */
    INSERT BLOCKS
        NOT notng1 i o,
        NOT notng2 i o,
        AND de g1 g2 o,
        NOT nde i o;
    INSERT EDGES
        BTWN THIS.ng1 AND notng1.i,
        BTWN THIS.ng2 AND notng2.i,
        BTWN notng1.o AND de.g1,
        BTWN notng2.o AND de.g2,
        BTWN de.o AND nde.i;

    /* the blocks where the d latches are located */
    INSERT BLOCKS
        CUSTOM latchHandler h1;
    INSERT EDGES
        BTWN THIS.1d AND h1.d,
        BTWN de.o AND h1.de,
        BTWN nde.o AND h1.nde,
        BTWN THIS.clk AND h1.clk,
        BTWN THIS.clr AND h1.clr,
        BTWN oc.o AND h1.en,
        BTWN h1.q AND THIS.1q;
    INSERT BLOCKS
        CUSTOM latchHandler h2;
    INSERT EDGES
        BTWN THIS.2d AND h2.d,
        BTWN de.o AND h2.de,
        BTWN nde.o AND h2.nde,
        BTWN THIS.clk AND h2.clk,
        BTWN THIS.clr AND h2.clr,
        BTWN oc.o AND h2.en,
        BTWN h2.q AND THIS.2q;
    INSERT BLOCKS
        CUSTOM latchHandler h3;
    INSERT EDGES
        BTWN THIS.3d AND h3.d,
        BTWN de.o AND h3.de,
        BTWN nde.o AND h3.nde,
        BTWN THIS.clk AND h3.clk,
        BTWN THIS.clr AND h3.clr,
        BTWN oc.o AND h3.en,
        BTWN h3.q AND THIS.3q;
    INSERT BLOCKS
        CUSTOM latchHandler h4;
    INSERT EDGES
        BTWN THIS.4d AND h4.d,
        BTWN de.o AND h4.de,
        BTWN nde.o AND h4.nde,
        BTWN THIS.clk AND h4.clk,
        BTWN THIS.clr AND h4.clr,
        BTWN oc.o AND h4.en,
        BTWN h4.q AND THIS.4q;
};

/* Buffer register
 a low nLb and posedge clk loads W into the register
*/
DEFINE CUSTOM BLOCK Bregister (
    IN nlb clk clr input0 input1 input2 input3 input4 input5 input6 input7 input8
    OUT output0 output1 output2 output3 output4 output5 output6 output7 output8
) {
    INSERT BLOCKS
        CUSTOM 74LS173 l1,
        CUSTOM 74LS173 l2,
        GND g
        ;
    INSERT EDGES
        BTWN g.val AND (l1.m, l1.n, l2.m, l2.n),
        BTWN THIS.nlb AND (l1.ng1, l1.ng2, l2.ng1, l2.ng2),
        BTWN THIS.clr AND (l1.clr, l2.clr),
        BTWN THIS.clk AND (l1.clk, l2.clk),

        BTWN THIS.input0 AND l1.1d,
        BTWN THIS.input1 AND l1.2d,
        BTWN THIS.input2 AND l1.3d,
        BTWN THIS.input3 AND l1.4d,
        BTWN THIS.input4 AND l2.1d,
        BTWN THIS.input5 AND l2.2d,
        BTWN THIS.input6 AND l2.3d,
        BTWN THIS.input7 AND l2.4d

        BTWN THIS.input0 AND l1.1d,
        BTWN THIS.input1 AND l1.2d,
        BTWN THIS.input2 AND l1.3d,
        BTWN THIS.input3 AND l1.4d,
        BTWN THIS.input4 AND l2.1d,
        BTWN THIS.input5 AND l2.2d,
        BTWN THIS.input6 AND l2.3d,
        BTWN THIS.input7 AND l2.4d
        ;

};
