
32F1_USB.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007564  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08007670  08007670  00017670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076dc  080076dc  00020180  2**0
                  CONTENTS
  4 .ARM          00000000  080076dc  080076dc  00020180  2**0
                  CONTENTS
  5 .preinit_array 00000000  080076dc  080076dc  00020180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076dc  080076dc  000176dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076e0  080076e0  000176e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000180  20000000  080076e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001210  20000180  08007864  00020180  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001390  08007864  00021390  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016534  00000000  00000000  000201a9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003056  00000000  00000000  000366dd  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000ff0  00000000  00000000  00039738  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e78  00000000  00000000  0003a728  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001ac34  00000000  00000000  0003b5a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00012f2b  00000000  00000000  000561d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008cbe4  00000000  00000000  000690ff  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f5ce3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000040d8  00000000  00000000  000f5d60  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000180 	.word	0x20000180
 8000128:	00000000 	.word	0x00000000
 800012c:	08007658 	.word	0x08007658

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000184 	.word	0x20000184
 8000148:	08007658 	.word	0x08007658

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4a07      	ldr	r2, [pc, #28]	; (8000174 <HAL_Init+0x28>)
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 f923 	bl	80003a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f006 fcde 	bl	8006b28 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 f93b 	bl	8000412 <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 f903 	bl	80003be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	2000011c 	.word	0x2000011c
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	200003c4 	.word	0x200003c4

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	200003c4 	.word	0x200003c4

08000210 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000210:	b480      	push	{r7}
 8000212:	b085      	sub	sp, #20
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000218:	687b      	ldr	r3, [r7, #4]
 800021a:	f003 0307 	and.w	r3, r3, #7
 800021e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000220:	4b0c      	ldr	r3, [pc, #48]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000222:	68db      	ldr	r3, [r3, #12]
 8000224:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000226:	68ba      	ldr	r2, [r7, #8]
 8000228:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800022c:	4013      	ands	r3, r2
 800022e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000230:	68fb      	ldr	r3, [r7, #12]
 8000232:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000234:	68bb      	ldr	r3, [r7, #8]
 8000236:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000238:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800023c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000240:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000242:	4a04      	ldr	r2, [pc, #16]	; (8000254 <__NVIC_SetPriorityGrouping+0x44>)
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	60d3      	str	r3, [r2, #12]
}
 8000248:	bf00      	nop
 800024a:	3714      	adds	r7, #20
 800024c:	46bd      	mov	sp, r7
 800024e:	bc80      	pop	{r7}
 8000250:	4770      	bx	lr
 8000252:	bf00      	nop
 8000254:	e000ed00 	.word	0xe000ed00

08000258 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000258:	b480      	push	{r7}
 800025a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800025c:	4b04      	ldr	r3, [pc, #16]	; (8000270 <__NVIC_GetPriorityGrouping+0x18>)
 800025e:	68db      	ldr	r3, [r3, #12]
 8000260:	0a1b      	lsrs	r3, r3, #8
 8000262:	f003 0307 	and.w	r3, r3, #7
}
 8000266:	4618      	mov	r0, r3
 8000268:	46bd      	mov	sp, r7
 800026a:	bc80      	pop	{r7}
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop
 8000270:	e000ed00 	.word	0xe000ed00

08000274 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000274:	b480      	push	{r7}
 8000276:	b083      	sub	sp, #12
 8000278:	af00      	add	r7, sp, #0
 800027a:	4603      	mov	r3, r0
 800027c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800027e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000282:	2b00      	cmp	r3, #0
 8000284:	db0b      	blt.n	800029e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000286:	79fb      	ldrb	r3, [r7, #7]
 8000288:	f003 021f 	and.w	r2, r3, #31
 800028c:	4906      	ldr	r1, [pc, #24]	; (80002a8 <__NVIC_EnableIRQ+0x34>)
 800028e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000292:	095b      	lsrs	r3, r3, #5
 8000294:	2001      	movs	r0, #1
 8000296:	fa00 f202 	lsl.w	r2, r0, r2
 800029a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800029e:	bf00      	nop
 80002a0:	370c      	adds	r7, #12
 80002a2:	46bd      	mov	sp, r7
 80002a4:	bc80      	pop	{r7}
 80002a6:	4770      	bx	lr
 80002a8:	e000e100 	.word	0xe000e100

080002ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80002ac:	b480      	push	{r7}
 80002ae:	b083      	sub	sp, #12
 80002b0:	af00      	add	r7, sp, #0
 80002b2:	4603      	mov	r3, r0
 80002b4:	6039      	str	r1, [r7, #0]
 80002b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80002b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	db0a      	blt.n	80002d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002c0:	683b      	ldr	r3, [r7, #0]
 80002c2:	b2da      	uxtb	r2, r3
 80002c4:	490c      	ldr	r1, [pc, #48]	; (80002f8 <__NVIC_SetPriority+0x4c>)
 80002c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002ca:	0112      	lsls	r2, r2, #4
 80002cc:	b2d2      	uxtb	r2, r2
 80002ce:	440b      	add	r3, r1
 80002d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002d4:	e00a      	b.n	80002ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002d6:	683b      	ldr	r3, [r7, #0]
 80002d8:	b2da      	uxtb	r2, r3
 80002da:	4908      	ldr	r1, [pc, #32]	; (80002fc <__NVIC_SetPriority+0x50>)
 80002dc:	79fb      	ldrb	r3, [r7, #7]
 80002de:	f003 030f 	and.w	r3, r3, #15
 80002e2:	3b04      	subs	r3, #4
 80002e4:	0112      	lsls	r2, r2, #4
 80002e6:	b2d2      	uxtb	r2, r2
 80002e8:	440b      	add	r3, r1
 80002ea:	761a      	strb	r2, [r3, #24]
}
 80002ec:	bf00      	nop
 80002ee:	370c      	adds	r7, #12
 80002f0:	46bd      	mov	sp, r7
 80002f2:	bc80      	pop	{r7}
 80002f4:	4770      	bx	lr
 80002f6:	bf00      	nop
 80002f8:	e000e100 	.word	0xe000e100
 80002fc:	e000ed00 	.word	0xe000ed00

08000300 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000300:	b480      	push	{r7}
 8000302:	b089      	sub	sp, #36	; 0x24
 8000304:	af00      	add	r7, sp, #0
 8000306:	60f8      	str	r0, [r7, #12]
 8000308:	60b9      	str	r1, [r7, #8]
 800030a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800030c:	68fb      	ldr	r3, [r7, #12]
 800030e:	f003 0307 	and.w	r3, r3, #7
 8000312:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000314:	69fb      	ldr	r3, [r7, #28]
 8000316:	f1c3 0307 	rsb	r3, r3, #7
 800031a:	2b04      	cmp	r3, #4
 800031c:	bf28      	it	cs
 800031e:	2304      	movcs	r3, #4
 8000320:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000322:	69fb      	ldr	r3, [r7, #28]
 8000324:	3304      	adds	r3, #4
 8000326:	2b06      	cmp	r3, #6
 8000328:	d902      	bls.n	8000330 <NVIC_EncodePriority+0x30>
 800032a:	69fb      	ldr	r3, [r7, #28]
 800032c:	3b03      	subs	r3, #3
 800032e:	e000      	b.n	8000332 <NVIC_EncodePriority+0x32>
 8000330:	2300      	movs	r3, #0
 8000332:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000334:	f04f 32ff 	mov.w	r2, #4294967295
 8000338:	69bb      	ldr	r3, [r7, #24]
 800033a:	fa02 f303 	lsl.w	r3, r2, r3
 800033e:	43da      	mvns	r2, r3
 8000340:	68bb      	ldr	r3, [r7, #8]
 8000342:	401a      	ands	r2, r3
 8000344:	697b      	ldr	r3, [r7, #20]
 8000346:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000348:	f04f 31ff 	mov.w	r1, #4294967295
 800034c:	697b      	ldr	r3, [r7, #20]
 800034e:	fa01 f303 	lsl.w	r3, r1, r3
 8000352:	43d9      	mvns	r1, r3
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000358:	4313      	orrs	r3, r2
         );
}
 800035a:	4618      	mov	r0, r3
 800035c:	3724      	adds	r7, #36	; 0x24
 800035e:	46bd      	mov	sp, r7
 8000360:	bc80      	pop	{r7}
 8000362:	4770      	bx	lr

08000364 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000364:	b580      	push	{r7, lr}
 8000366:	b082      	sub	sp, #8
 8000368:	af00      	add	r7, sp, #0
 800036a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800036c:	687b      	ldr	r3, [r7, #4]
 800036e:	3b01      	subs	r3, #1
 8000370:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000374:	d301      	bcc.n	800037a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000376:	2301      	movs	r3, #1
 8000378:	e00f      	b.n	800039a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800037a:	4a0a      	ldr	r2, [pc, #40]	; (80003a4 <SysTick_Config+0x40>)
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	3b01      	subs	r3, #1
 8000380:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000382:	210f      	movs	r1, #15
 8000384:	f04f 30ff 	mov.w	r0, #4294967295
 8000388:	f7ff ff90 	bl	80002ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800038c:	4b05      	ldr	r3, [pc, #20]	; (80003a4 <SysTick_Config+0x40>)
 800038e:	2200      	movs	r2, #0
 8000390:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000392:	4b04      	ldr	r3, [pc, #16]	; (80003a4 <SysTick_Config+0x40>)
 8000394:	2207      	movs	r2, #7
 8000396:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000398:	2300      	movs	r3, #0
}
 800039a:	4618      	mov	r0, r3
 800039c:	3708      	adds	r7, #8
 800039e:	46bd      	mov	sp, r7
 80003a0:	bd80      	pop	{r7, pc}
 80003a2:	bf00      	nop
 80003a4:	e000e010 	.word	0xe000e010

080003a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80003a8:	b580      	push	{r7, lr}
 80003aa:	b082      	sub	sp, #8
 80003ac:	af00      	add	r7, sp, #0
 80003ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80003b0:	6878      	ldr	r0, [r7, #4]
 80003b2:	f7ff ff2d 	bl	8000210 <__NVIC_SetPriorityGrouping>
}
 80003b6:	bf00      	nop
 80003b8:	3708      	adds	r7, #8
 80003ba:	46bd      	mov	sp, r7
 80003bc:	bd80      	pop	{r7, pc}

080003be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80003be:	b580      	push	{r7, lr}
 80003c0:	b086      	sub	sp, #24
 80003c2:	af00      	add	r7, sp, #0
 80003c4:	4603      	mov	r3, r0
 80003c6:	60b9      	str	r1, [r7, #8]
 80003c8:	607a      	str	r2, [r7, #4]
 80003ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003cc:	2300      	movs	r3, #0
 80003ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003d0:	f7ff ff42 	bl	8000258 <__NVIC_GetPriorityGrouping>
 80003d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003d6:	687a      	ldr	r2, [r7, #4]
 80003d8:	68b9      	ldr	r1, [r7, #8]
 80003da:	6978      	ldr	r0, [r7, #20]
 80003dc:	f7ff ff90 	bl	8000300 <NVIC_EncodePriority>
 80003e0:	4602      	mov	r2, r0
 80003e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003e6:	4611      	mov	r1, r2
 80003e8:	4618      	mov	r0, r3
 80003ea:	f7ff ff5f 	bl	80002ac <__NVIC_SetPriority>
}
 80003ee:	bf00      	nop
 80003f0:	3718      	adds	r7, #24
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}

080003f6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80003f6:	b580      	push	{r7, lr}
 80003f8:	b082      	sub	sp, #8
 80003fa:	af00      	add	r7, sp, #0
 80003fc:	4603      	mov	r3, r0
 80003fe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000400:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000404:	4618      	mov	r0, r3
 8000406:	f7ff ff35 	bl	8000274 <__NVIC_EnableIRQ>
}
 800040a:	bf00      	nop
 800040c:	3708      	adds	r7, #8
 800040e:	46bd      	mov	sp, r7
 8000410:	bd80      	pop	{r7, pc}

08000412 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000412:	b580      	push	{r7, lr}
 8000414:	b082      	sub	sp, #8
 8000416:	af00      	add	r7, sp, #0
 8000418:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800041a:	6878      	ldr	r0, [r7, #4]
 800041c:	f7ff ffa2 	bl	8000364 <SysTick_Config>
 8000420:	4603      	mov	r3, r0
}
 8000422:	4618      	mov	r0, r3
 8000424:	3708      	adds	r7, #8
 8000426:	46bd      	mov	sp, r7
 8000428:	bd80      	pop	{r7, pc}
	...

0800042c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800042c:	b480      	push	{r7}
 800042e:	b08b      	sub	sp, #44	; 0x2c
 8000430:	af00      	add	r7, sp, #0
 8000432:	6078      	str	r0, [r7, #4]
 8000434:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000436:	2300      	movs	r3, #0
 8000438:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800043a:	2300      	movs	r3, #0
 800043c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800043e:	e127      	b.n	8000690 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000440:	2201      	movs	r2, #1
 8000442:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000444:	fa02 f303 	lsl.w	r3, r2, r3
 8000448:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800044a:	683b      	ldr	r3, [r7, #0]
 800044c:	681b      	ldr	r3, [r3, #0]
 800044e:	69fa      	ldr	r2, [r7, #28]
 8000450:	4013      	ands	r3, r2
 8000452:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000454:	69ba      	ldr	r2, [r7, #24]
 8000456:	69fb      	ldr	r3, [r7, #28]
 8000458:	429a      	cmp	r2, r3
 800045a:	f040 8116 	bne.w	800068a <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	685b      	ldr	r3, [r3, #4]
 8000462:	2b12      	cmp	r3, #18
 8000464:	d034      	beq.n	80004d0 <HAL_GPIO_Init+0xa4>
 8000466:	2b12      	cmp	r3, #18
 8000468:	d80d      	bhi.n	8000486 <HAL_GPIO_Init+0x5a>
 800046a:	2b02      	cmp	r3, #2
 800046c:	d02b      	beq.n	80004c6 <HAL_GPIO_Init+0x9a>
 800046e:	2b02      	cmp	r3, #2
 8000470:	d804      	bhi.n	800047c <HAL_GPIO_Init+0x50>
 8000472:	2b00      	cmp	r3, #0
 8000474:	d031      	beq.n	80004da <HAL_GPIO_Init+0xae>
 8000476:	2b01      	cmp	r3, #1
 8000478:	d01c      	beq.n	80004b4 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800047a:	e048      	b.n	800050e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800047c:	2b03      	cmp	r3, #3
 800047e:	d043      	beq.n	8000508 <HAL_GPIO_Init+0xdc>
 8000480:	2b11      	cmp	r3, #17
 8000482:	d01b      	beq.n	80004bc <HAL_GPIO_Init+0x90>
          break;
 8000484:	e043      	b.n	800050e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000486:	4a89      	ldr	r2, [pc, #548]	; (80006ac <HAL_GPIO_Init+0x280>)
 8000488:	4293      	cmp	r3, r2
 800048a:	d026      	beq.n	80004da <HAL_GPIO_Init+0xae>
 800048c:	4a87      	ldr	r2, [pc, #540]	; (80006ac <HAL_GPIO_Init+0x280>)
 800048e:	4293      	cmp	r3, r2
 8000490:	d806      	bhi.n	80004a0 <HAL_GPIO_Init+0x74>
 8000492:	4a87      	ldr	r2, [pc, #540]	; (80006b0 <HAL_GPIO_Init+0x284>)
 8000494:	4293      	cmp	r3, r2
 8000496:	d020      	beq.n	80004da <HAL_GPIO_Init+0xae>
 8000498:	4a86      	ldr	r2, [pc, #536]	; (80006b4 <HAL_GPIO_Init+0x288>)
 800049a:	4293      	cmp	r3, r2
 800049c:	d01d      	beq.n	80004da <HAL_GPIO_Init+0xae>
          break;
 800049e:	e036      	b.n	800050e <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 80004a0:	4a85      	ldr	r2, [pc, #532]	; (80006b8 <HAL_GPIO_Init+0x28c>)
 80004a2:	4293      	cmp	r3, r2
 80004a4:	d019      	beq.n	80004da <HAL_GPIO_Init+0xae>
 80004a6:	4a85      	ldr	r2, [pc, #532]	; (80006bc <HAL_GPIO_Init+0x290>)
 80004a8:	4293      	cmp	r3, r2
 80004aa:	d016      	beq.n	80004da <HAL_GPIO_Init+0xae>
 80004ac:	4a84      	ldr	r2, [pc, #528]	; (80006c0 <HAL_GPIO_Init+0x294>)
 80004ae:	4293      	cmp	r3, r2
 80004b0:	d013      	beq.n	80004da <HAL_GPIO_Init+0xae>
          break;
 80004b2:	e02c      	b.n	800050e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004b4:	683b      	ldr	r3, [r7, #0]
 80004b6:	68db      	ldr	r3, [r3, #12]
 80004b8:	623b      	str	r3, [r7, #32]
          break;
 80004ba:	e028      	b.n	800050e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	68db      	ldr	r3, [r3, #12]
 80004c0:	3304      	adds	r3, #4
 80004c2:	623b      	str	r3, [r7, #32]
          break;
 80004c4:	e023      	b.n	800050e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004c6:	683b      	ldr	r3, [r7, #0]
 80004c8:	68db      	ldr	r3, [r3, #12]
 80004ca:	3308      	adds	r3, #8
 80004cc:	623b      	str	r3, [r7, #32]
          break;
 80004ce:	e01e      	b.n	800050e <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80004d0:	683b      	ldr	r3, [r7, #0]
 80004d2:	68db      	ldr	r3, [r3, #12]
 80004d4:	330c      	adds	r3, #12
 80004d6:	623b      	str	r3, [r7, #32]
          break;
 80004d8:	e019      	b.n	800050e <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004da:	683b      	ldr	r3, [r7, #0]
 80004dc:	689b      	ldr	r3, [r3, #8]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	d102      	bne.n	80004e8 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80004e2:	2304      	movs	r3, #4
 80004e4:	623b      	str	r3, [r7, #32]
          break;
 80004e6:	e012      	b.n	800050e <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004e8:	683b      	ldr	r3, [r7, #0]
 80004ea:	689b      	ldr	r3, [r3, #8]
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d105      	bne.n	80004fc <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004f0:	2308      	movs	r3, #8
 80004f2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	69fa      	ldr	r2, [r7, #28]
 80004f8:	611a      	str	r2, [r3, #16]
          break;
 80004fa:	e008      	b.n	800050e <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004fc:	2308      	movs	r3, #8
 80004fe:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	69fa      	ldr	r2, [r7, #28]
 8000504:	615a      	str	r2, [r3, #20]
          break;
 8000506:	e002      	b.n	800050e <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000508:	2300      	movs	r3, #0
 800050a:	623b      	str	r3, [r7, #32]
          break;
 800050c:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800050e:	69bb      	ldr	r3, [r7, #24]
 8000510:	2bff      	cmp	r3, #255	; 0xff
 8000512:	d801      	bhi.n	8000518 <HAL_GPIO_Init+0xec>
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	e001      	b.n	800051c <HAL_GPIO_Init+0xf0>
 8000518:	687b      	ldr	r3, [r7, #4]
 800051a:	3304      	adds	r3, #4
 800051c:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800051e:	69bb      	ldr	r3, [r7, #24]
 8000520:	2bff      	cmp	r3, #255	; 0xff
 8000522:	d802      	bhi.n	800052a <HAL_GPIO_Init+0xfe>
 8000524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000526:	009b      	lsls	r3, r3, #2
 8000528:	e002      	b.n	8000530 <HAL_GPIO_Init+0x104>
 800052a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800052c:	3b08      	subs	r3, #8
 800052e:	009b      	lsls	r3, r3, #2
 8000530:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000532:	697b      	ldr	r3, [r7, #20]
 8000534:	681a      	ldr	r2, [r3, #0]
 8000536:	210f      	movs	r1, #15
 8000538:	693b      	ldr	r3, [r7, #16]
 800053a:	fa01 f303 	lsl.w	r3, r1, r3
 800053e:	43db      	mvns	r3, r3
 8000540:	401a      	ands	r2, r3
 8000542:	6a39      	ldr	r1, [r7, #32]
 8000544:	693b      	ldr	r3, [r7, #16]
 8000546:	fa01 f303 	lsl.w	r3, r1, r3
 800054a:	431a      	orrs	r2, r3
 800054c:	697b      	ldr	r3, [r7, #20]
 800054e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000550:	683b      	ldr	r3, [r7, #0]
 8000552:	685b      	ldr	r3, [r3, #4]
 8000554:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000558:	2b00      	cmp	r3, #0
 800055a:	f000 8096 	beq.w	800068a <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800055e:	4b59      	ldr	r3, [pc, #356]	; (80006c4 <HAL_GPIO_Init+0x298>)
 8000560:	699b      	ldr	r3, [r3, #24]
 8000562:	4a58      	ldr	r2, [pc, #352]	; (80006c4 <HAL_GPIO_Init+0x298>)
 8000564:	f043 0301 	orr.w	r3, r3, #1
 8000568:	6193      	str	r3, [r2, #24]
 800056a:	4b56      	ldr	r3, [pc, #344]	; (80006c4 <HAL_GPIO_Init+0x298>)
 800056c:	699b      	ldr	r3, [r3, #24]
 800056e:	f003 0301 	and.w	r3, r3, #1
 8000572:	60bb      	str	r3, [r7, #8]
 8000574:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000576:	4a54      	ldr	r2, [pc, #336]	; (80006c8 <HAL_GPIO_Init+0x29c>)
 8000578:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800057a:	089b      	lsrs	r3, r3, #2
 800057c:	3302      	adds	r3, #2
 800057e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000582:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000584:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000586:	f003 0303 	and.w	r3, r3, #3
 800058a:	009b      	lsls	r3, r3, #2
 800058c:	220f      	movs	r2, #15
 800058e:	fa02 f303 	lsl.w	r3, r2, r3
 8000592:	43db      	mvns	r3, r3
 8000594:	68fa      	ldr	r2, [r7, #12]
 8000596:	4013      	ands	r3, r2
 8000598:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	4a4b      	ldr	r2, [pc, #300]	; (80006cc <HAL_GPIO_Init+0x2a0>)
 800059e:	4293      	cmp	r3, r2
 80005a0:	d013      	beq.n	80005ca <HAL_GPIO_Init+0x19e>
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	4a4a      	ldr	r2, [pc, #296]	; (80006d0 <HAL_GPIO_Init+0x2a4>)
 80005a6:	4293      	cmp	r3, r2
 80005a8:	d00d      	beq.n	80005c6 <HAL_GPIO_Init+0x19a>
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	4a49      	ldr	r2, [pc, #292]	; (80006d4 <HAL_GPIO_Init+0x2a8>)
 80005ae:	4293      	cmp	r3, r2
 80005b0:	d007      	beq.n	80005c2 <HAL_GPIO_Init+0x196>
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4a48      	ldr	r2, [pc, #288]	; (80006d8 <HAL_GPIO_Init+0x2ac>)
 80005b6:	4293      	cmp	r3, r2
 80005b8:	d101      	bne.n	80005be <HAL_GPIO_Init+0x192>
 80005ba:	2303      	movs	r3, #3
 80005bc:	e006      	b.n	80005cc <HAL_GPIO_Init+0x1a0>
 80005be:	2304      	movs	r3, #4
 80005c0:	e004      	b.n	80005cc <HAL_GPIO_Init+0x1a0>
 80005c2:	2302      	movs	r3, #2
 80005c4:	e002      	b.n	80005cc <HAL_GPIO_Init+0x1a0>
 80005c6:	2301      	movs	r3, #1
 80005c8:	e000      	b.n	80005cc <HAL_GPIO_Init+0x1a0>
 80005ca:	2300      	movs	r3, #0
 80005cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005ce:	f002 0203 	and.w	r2, r2, #3
 80005d2:	0092      	lsls	r2, r2, #2
 80005d4:	4093      	lsls	r3, r2
 80005d6:	68fa      	ldr	r2, [r7, #12]
 80005d8:	4313      	orrs	r3, r2
 80005da:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80005dc:	493a      	ldr	r1, [pc, #232]	; (80006c8 <HAL_GPIO_Init+0x29c>)
 80005de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005e0:	089b      	lsrs	r3, r3, #2
 80005e2:	3302      	adds	r3, #2
 80005e4:	68fa      	ldr	r2, [r7, #12]
 80005e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005ea:	683b      	ldr	r3, [r7, #0]
 80005ec:	685b      	ldr	r3, [r3, #4]
 80005ee:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005f2:	2b00      	cmp	r3, #0
 80005f4:	d006      	beq.n	8000604 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80005f6:	4b39      	ldr	r3, [pc, #228]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 80005f8:	681a      	ldr	r2, [r3, #0]
 80005fa:	4938      	ldr	r1, [pc, #224]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 80005fc:	69bb      	ldr	r3, [r7, #24]
 80005fe:	4313      	orrs	r3, r2
 8000600:	600b      	str	r3, [r1, #0]
 8000602:	e006      	b.n	8000612 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000604:	4b35      	ldr	r3, [pc, #212]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000606:	681a      	ldr	r2, [r3, #0]
 8000608:	69bb      	ldr	r3, [r7, #24]
 800060a:	43db      	mvns	r3, r3
 800060c:	4933      	ldr	r1, [pc, #204]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 800060e:	4013      	ands	r3, r2
 8000610:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	685b      	ldr	r3, [r3, #4]
 8000616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800061a:	2b00      	cmp	r3, #0
 800061c:	d006      	beq.n	800062c <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800061e:	4b2f      	ldr	r3, [pc, #188]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000620:	685a      	ldr	r2, [r3, #4]
 8000622:	492e      	ldr	r1, [pc, #184]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	4313      	orrs	r3, r2
 8000628:	604b      	str	r3, [r1, #4]
 800062a:	e006      	b.n	800063a <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800062c:	4b2b      	ldr	r3, [pc, #172]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 800062e:	685a      	ldr	r2, [r3, #4]
 8000630:	69bb      	ldr	r3, [r7, #24]
 8000632:	43db      	mvns	r3, r3
 8000634:	4929      	ldr	r1, [pc, #164]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000636:	4013      	ands	r3, r2
 8000638:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	685b      	ldr	r3, [r3, #4]
 800063e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000642:	2b00      	cmp	r3, #0
 8000644:	d006      	beq.n	8000654 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000646:	4b25      	ldr	r3, [pc, #148]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000648:	689a      	ldr	r2, [r3, #8]
 800064a:	4924      	ldr	r1, [pc, #144]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 800064c:	69bb      	ldr	r3, [r7, #24]
 800064e:	4313      	orrs	r3, r2
 8000650:	608b      	str	r3, [r1, #8]
 8000652:	e006      	b.n	8000662 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000654:	4b21      	ldr	r3, [pc, #132]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000656:	689a      	ldr	r2, [r3, #8]
 8000658:	69bb      	ldr	r3, [r7, #24]
 800065a:	43db      	mvns	r3, r3
 800065c:	491f      	ldr	r1, [pc, #124]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 800065e:	4013      	ands	r3, r2
 8000660:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000662:	683b      	ldr	r3, [r7, #0]
 8000664:	685b      	ldr	r3, [r3, #4]
 8000666:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800066a:	2b00      	cmp	r3, #0
 800066c:	d006      	beq.n	800067c <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800066e:	4b1b      	ldr	r3, [pc, #108]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000670:	68da      	ldr	r2, [r3, #12]
 8000672:	491a      	ldr	r1, [pc, #104]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000674:	69bb      	ldr	r3, [r7, #24]
 8000676:	4313      	orrs	r3, r2
 8000678:	60cb      	str	r3, [r1, #12]
 800067a:	e006      	b.n	800068a <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800067c:	4b17      	ldr	r3, [pc, #92]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 800067e:	68da      	ldr	r2, [r3, #12]
 8000680:	69bb      	ldr	r3, [r7, #24]
 8000682:	43db      	mvns	r3, r3
 8000684:	4915      	ldr	r1, [pc, #84]	; (80006dc <HAL_GPIO_Init+0x2b0>)
 8000686:	4013      	ands	r3, r2
 8000688:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800068a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800068c:	3301      	adds	r3, #1
 800068e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000690:	683b      	ldr	r3, [r7, #0]
 8000692:	681a      	ldr	r2, [r3, #0]
 8000694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000696:	fa22 f303 	lsr.w	r3, r2, r3
 800069a:	2b00      	cmp	r3, #0
 800069c:	f47f aed0 	bne.w	8000440 <HAL_GPIO_Init+0x14>
  }
}
 80006a0:	bf00      	nop
 80006a2:	372c      	adds	r7, #44	; 0x2c
 80006a4:	46bd      	mov	sp, r7
 80006a6:	bc80      	pop	{r7}
 80006a8:	4770      	bx	lr
 80006aa:	bf00      	nop
 80006ac:	10210000 	.word	0x10210000
 80006b0:	10110000 	.word	0x10110000
 80006b4:	10120000 	.word	0x10120000
 80006b8:	10310000 	.word	0x10310000
 80006bc:	10320000 	.word	0x10320000
 80006c0:	10220000 	.word	0x10220000
 80006c4:	40021000 	.word	0x40021000
 80006c8:	40010000 	.word	0x40010000
 80006cc:	40010800 	.word	0x40010800
 80006d0:	40010c00 	.word	0x40010c00
 80006d4:	40011000 	.word	0x40011000
 80006d8:	40011400 	.word	0x40011400
 80006dc:	40010400 	.word	0x40010400

080006e0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80006e0:	b480      	push	{r7}
 80006e2:	b085      	sub	sp, #20
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
 80006e8:	460b      	mov	r3, r1
 80006ea:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	689a      	ldr	r2, [r3, #8]
 80006f0:	887b      	ldrh	r3, [r7, #2]
 80006f2:	4013      	ands	r3, r2
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d002      	beq.n	80006fe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80006f8:	2301      	movs	r3, #1
 80006fa:	73fb      	strb	r3, [r7, #15]
 80006fc:	e001      	b.n	8000702 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80006fe:	2300      	movs	r3, #0
 8000700:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000702:	7bfb      	ldrb	r3, [r7, #15]
}
 8000704:	4618      	mov	r0, r3
 8000706:	3714      	adds	r7, #20
 8000708:	46bd      	mov	sp, r7
 800070a:	bc80      	pop	{r7}
 800070c:	4770      	bx	lr

0800070e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800070e:	b480      	push	{r7}
 8000710:	b083      	sub	sp, #12
 8000712:	af00      	add	r7, sp, #0
 8000714:	6078      	str	r0, [r7, #4]
 8000716:	460b      	mov	r3, r1
 8000718:	807b      	strh	r3, [r7, #2]
 800071a:	4613      	mov	r3, r2
 800071c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800071e:	787b      	ldrb	r3, [r7, #1]
 8000720:	2b00      	cmp	r3, #0
 8000722:	d003      	beq.n	800072c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000724:	887a      	ldrh	r2, [r7, #2]
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800072a:	e003      	b.n	8000734 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800072c:	887b      	ldrh	r3, [r7, #2]
 800072e:	041a      	lsls	r2, r3, #16
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	611a      	str	r2, [r3, #16]
}
 8000734:	bf00      	nop
 8000736:	370c      	adds	r7, #12
 8000738:	46bd      	mov	sp, r7
 800073a:	bc80      	pop	{r7}
 800073c:	4770      	bx	lr

0800073e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800073e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000740:	b08b      	sub	sp, #44	; 0x2c
 8000742:	af06      	add	r7, sp, #24
 8000744:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d101      	bne.n	8000750 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800074c:	2301      	movs	r3, #1
 800074e:	e0fd      	b.n	800094c <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8000756:	b2db      	uxtb	r3, r3
 8000758:	2b00      	cmp	r3, #0
 800075a:	d106      	bne.n	800076a <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	2200      	movs	r2, #0
 8000760:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8000764:	6878      	ldr	r0, [r7, #4]
 8000766:	f006 fb61 	bl	8006e2c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	2203      	movs	r2, #3
 800076e:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	4618      	mov	r0, r3
 8000778:	f002 fc20 	bl	8002fbc <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	603b      	str	r3, [r7, #0]
 8000782:	687e      	ldr	r6, [r7, #4]
 8000784:	466d      	mov	r5, sp
 8000786:	f106 0410 	add.w	r4, r6, #16
 800078a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800078c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800078e:	6823      	ldr	r3, [r4, #0]
 8000790:	602b      	str	r3, [r5, #0]
 8000792:	1d33      	adds	r3, r6, #4
 8000794:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000796:	6838      	ldr	r0, [r7, #0]
 8000798:	f002 fbea 	bl	8002f70 <USB_CoreInit>
 800079c:	4603      	mov	r3, r0
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d005      	beq.n	80007ae <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	2202      	movs	r2, #2
 80007a6:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 80007aa:	2301      	movs	r3, #1
 80007ac:	e0ce      	b.n	800094c <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	2100      	movs	r1, #0
 80007b4:	4618      	mov	r0, r3
 80007b6:	f002 fc1b 	bl	8002ff0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80007ba:	2300      	movs	r3, #0
 80007bc:	73fb      	strb	r3, [r7, #15]
 80007be:	e04c      	b.n	800085a <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80007c0:	7bfb      	ldrb	r3, [r7, #15]
 80007c2:	6879      	ldr	r1, [r7, #4]
 80007c4:	1c5a      	adds	r2, r3, #1
 80007c6:	4613      	mov	r3, r2
 80007c8:	009b      	lsls	r3, r3, #2
 80007ca:	4413      	add	r3, r2
 80007cc:	00db      	lsls	r3, r3, #3
 80007ce:	440b      	add	r3, r1
 80007d0:	3301      	adds	r3, #1
 80007d2:	2201      	movs	r2, #1
 80007d4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80007d6:	7bfb      	ldrb	r3, [r7, #15]
 80007d8:	6879      	ldr	r1, [r7, #4]
 80007da:	1c5a      	adds	r2, r3, #1
 80007dc:	4613      	mov	r3, r2
 80007de:	009b      	lsls	r3, r3, #2
 80007e0:	4413      	add	r3, r2
 80007e2:	00db      	lsls	r3, r3, #3
 80007e4:	440b      	add	r3, r1
 80007e6:	7bfa      	ldrb	r2, [r7, #15]
 80007e8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80007ea:	7bfa      	ldrb	r2, [r7, #15]
 80007ec:	7bfb      	ldrb	r3, [r7, #15]
 80007ee:	b298      	uxth	r0, r3
 80007f0:	6879      	ldr	r1, [r7, #4]
 80007f2:	4613      	mov	r3, r2
 80007f4:	009b      	lsls	r3, r3, #2
 80007f6:	4413      	add	r3, r2
 80007f8:	00db      	lsls	r3, r3, #3
 80007fa:	440b      	add	r3, r1
 80007fc:	3336      	adds	r3, #54	; 0x36
 80007fe:	4602      	mov	r2, r0
 8000800:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8000802:	7bfb      	ldrb	r3, [r7, #15]
 8000804:	6879      	ldr	r1, [r7, #4]
 8000806:	1c5a      	adds	r2, r3, #1
 8000808:	4613      	mov	r3, r2
 800080a:	009b      	lsls	r3, r3, #2
 800080c:	4413      	add	r3, r2
 800080e:	00db      	lsls	r3, r3, #3
 8000810:	440b      	add	r3, r1
 8000812:	3303      	adds	r3, #3
 8000814:	2200      	movs	r2, #0
 8000816:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8000818:	7bfa      	ldrb	r2, [r7, #15]
 800081a:	6879      	ldr	r1, [r7, #4]
 800081c:	4613      	mov	r3, r2
 800081e:	009b      	lsls	r3, r3, #2
 8000820:	4413      	add	r3, r2
 8000822:	00db      	lsls	r3, r3, #3
 8000824:	440b      	add	r3, r1
 8000826:	3338      	adds	r3, #56	; 0x38
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800082c:	7bfa      	ldrb	r2, [r7, #15]
 800082e:	6879      	ldr	r1, [r7, #4]
 8000830:	4613      	mov	r3, r2
 8000832:	009b      	lsls	r3, r3, #2
 8000834:	4413      	add	r3, r2
 8000836:	00db      	lsls	r3, r3, #3
 8000838:	440b      	add	r3, r1
 800083a:	333c      	adds	r3, #60	; 0x3c
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8000840:	7bfa      	ldrb	r2, [r7, #15]
 8000842:	6879      	ldr	r1, [r7, #4]
 8000844:	4613      	mov	r3, r2
 8000846:	009b      	lsls	r3, r3, #2
 8000848:	4413      	add	r3, r2
 800084a:	00db      	lsls	r3, r3, #3
 800084c:	440b      	add	r3, r1
 800084e:	3340      	adds	r3, #64	; 0x40
 8000850:	2200      	movs	r2, #0
 8000852:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000854:	7bfb      	ldrb	r3, [r7, #15]
 8000856:	3301      	adds	r3, #1
 8000858:	73fb      	strb	r3, [r7, #15]
 800085a:	7bfa      	ldrb	r2, [r7, #15]
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	685b      	ldr	r3, [r3, #4]
 8000860:	429a      	cmp	r2, r3
 8000862:	d3ad      	bcc.n	80007c0 <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8000864:	2300      	movs	r3, #0
 8000866:	73fb      	strb	r3, [r7, #15]
 8000868:	e044      	b.n	80008f4 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800086a:	7bfa      	ldrb	r2, [r7, #15]
 800086c:	6879      	ldr	r1, [r7, #4]
 800086e:	4613      	mov	r3, r2
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	4413      	add	r3, r2
 8000874:	00db      	lsls	r3, r3, #3
 8000876:	440b      	add	r3, r1
 8000878:	f203 1369 	addw	r3, r3, #361	; 0x169
 800087c:	2200      	movs	r2, #0
 800087e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8000880:	7bfa      	ldrb	r2, [r7, #15]
 8000882:	6879      	ldr	r1, [r7, #4]
 8000884:	4613      	mov	r3, r2
 8000886:	009b      	lsls	r3, r3, #2
 8000888:	4413      	add	r3, r2
 800088a:	00db      	lsls	r3, r3, #3
 800088c:	440b      	add	r3, r1
 800088e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000892:	7bfa      	ldrb	r2, [r7, #15]
 8000894:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8000896:	7bfa      	ldrb	r2, [r7, #15]
 8000898:	6879      	ldr	r1, [r7, #4]
 800089a:	4613      	mov	r3, r2
 800089c:	009b      	lsls	r3, r3, #2
 800089e:	4413      	add	r3, r2
 80008a0:	00db      	lsls	r3, r3, #3
 80008a2:	440b      	add	r3, r1
 80008a4:	f203 136b 	addw	r3, r3, #363	; 0x16b
 80008a8:	2200      	movs	r2, #0
 80008aa:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80008ac:	7bfa      	ldrb	r2, [r7, #15]
 80008ae:	6879      	ldr	r1, [r7, #4]
 80008b0:	4613      	mov	r3, r2
 80008b2:	009b      	lsls	r3, r3, #2
 80008b4:	4413      	add	r3, r2
 80008b6:	00db      	lsls	r3, r3, #3
 80008b8:	440b      	add	r3, r1
 80008ba:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 80008be:	2200      	movs	r2, #0
 80008c0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80008c2:	7bfa      	ldrb	r2, [r7, #15]
 80008c4:	6879      	ldr	r1, [r7, #4]
 80008c6:	4613      	mov	r3, r2
 80008c8:	009b      	lsls	r3, r3, #2
 80008ca:	4413      	add	r3, r2
 80008cc:	00db      	lsls	r3, r3, #3
 80008ce:	440b      	add	r3, r1
 80008d0:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 80008d4:	2200      	movs	r2, #0
 80008d6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80008d8:	7bfa      	ldrb	r2, [r7, #15]
 80008da:	6879      	ldr	r1, [r7, #4]
 80008dc:	4613      	mov	r3, r2
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	4413      	add	r3, r2
 80008e2:	00db      	lsls	r3, r3, #3
 80008e4:	440b      	add	r3, r1
 80008e6:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 80008ea:	2200      	movs	r2, #0
 80008ec:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80008ee:	7bfb      	ldrb	r3, [r7, #15]
 80008f0:	3301      	adds	r3, #1
 80008f2:	73fb      	strb	r3, [r7, #15]
 80008f4:	7bfa      	ldrb	r2, [r7, #15]
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	685b      	ldr	r3, [r3, #4]
 80008fa:	429a      	cmp	r2, r3
 80008fc:	d3b5      	bcc.n	800086a <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	603b      	str	r3, [r7, #0]
 8000904:	687e      	ldr	r6, [r7, #4]
 8000906:	466d      	mov	r5, sp
 8000908:	f106 0410 	add.w	r4, r6, #16
 800090c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800090e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000910:	6823      	ldr	r3, [r4, #0]
 8000912:	602b      	str	r3, [r5, #0]
 8000914:	1d33      	adds	r3, r6, #4
 8000916:	cb0e      	ldmia	r3, {r1, r2, r3}
 8000918:	6838      	ldr	r0, [r7, #0]
 800091a:	f002 fb75 	bl	8003008 <USB_DevInit>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d005      	beq.n	8000930 <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	2202      	movs	r2, #2
 8000928:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 800092c:	2301      	movs	r3, #1
 800092e:	e00d      	b.n	800094c <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	2200      	movs	r2, #0
 8000934:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	2201      	movs	r2, #1
 800093c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	681b      	ldr	r3, [r3, #0]
 8000944:	4618      	mov	r0, r3
 8000946:	f004 fb0f 	bl	8004f68 <USB_DevDisconnect>

  return HAL_OK;
 800094a:	2300      	movs	r3, #0
}
 800094c:	4618      	mov	r0, r3
 800094e:	3714      	adds	r7, #20
 8000950:	46bd      	mov	sp, r7
 8000952:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000954 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	b082      	sub	sp, #8
 8000958:	af00      	add	r7, sp, #0
 800095a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8000962:	2b01      	cmp	r3, #1
 8000964:	d101      	bne.n	800096a <HAL_PCD_Start+0x16>
 8000966:	2302      	movs	r3, #2
 8000968:	e016      	b.n	8000998 <HAL_PCD_Start+0x44>
 800096a:	687b      	ldr	r3, [r7, #4]
 800096c:	2201      	movs	r2, #1
 800096e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4618      	mov	r0, r3
 8000978:	f002 fb0a 	bl	8002f90 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 800097c:	2101      	movs	r1, #1
 800097e:	6878      	ldr	r0, [r7, #4]
 8000980:	f006 fcc7 	bl	8007312 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8000984:	687b      	ldr	r3, [r7, #4]
 8000986:	681b      	ldr	r3, [r3, #0]
 8000988:	4618      	mov	r0, r3
 800098a:	f004 fae3 	bl	8004f54 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	2200      	movs	r2, #0
 8000992:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8000996:	2300      	movs	r3, #0
}
 8000998:	4618      	mov	r0, r3
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}

080009a0 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b088      	sub	sp, #32
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	681b      	ldr	r3, [r3, #0]
 80009ac:	4618      	mov	r0, r3
 80009ae:	f004 fae5 	bl	8004f7c <USB_ReadInterrupts>
 80009b2:	4603      	mov	r3, r0
 80009b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80009b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80009bc:	d102      	bne.n	80009c4 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 80009be:	6878      	ldr	r0, [r7, #4]
 80009c0:	f000 fb61 	bl	8001086 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	4618      	mov	r0, r3
 80009ca:	f004 fad7 	bl	8004f7c <USB_ReadInterrupts>
 80009ce:	4603      	mov	r3, r0
 80009d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009d8:	d112      	bne.n	8000a00 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 80009da:	687b      	ldr	r3, [r7, #4]
 80009dc:	681b      	ldr	r3, [r3, #0]
 80009de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80009e2:	b29a      	uxth	r2, r3
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80009ec:	b292      	uxth	r2, r2
 80009ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80009f2:	6878      	ldr	r0, [r7, #4]
 80009f4:	f006 fa95 	bl	8006f22 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80009f8:	2100      	movs	r1, #0
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f000 f925 	bl	8000c4a <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	4618      	mov	r0, r3
 8000a06:	f004 fab9 	bl	8004f7c <USB_ReadInterrupts>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a10:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8000a14:	d10b      	bne.n	8000a2e <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000a1e:	b29a      	uxth	r2, r3
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	681b      	ldr	r3, [r3, #0]
 8000a24:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8000a28:	b292      	uxth	r2, r2
 8000a2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4618      	mov	r0, r3
 8000a34:	f004 faa2 	bl	8004f7c <USB_ReadInterrupts>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000a3e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000a42:	d10b      	bne.n	8000a5c <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	681b      	ldr	r3, [r3, #0]
 8000a48:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000a4c:	b29a      	uxth	r2, r3
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000a56:	b292      	uxth	r2, r2
 8000a58:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	4618      	mov	r0, r3
 8000a62:	f004 fa8b 	bl	8004f7c <USB_ReadInterrupts>
 8000a66:	4603      	mov	r3, r0
 8000a68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a6c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8000a70:	d126      	bne.n	8000ac0 <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000a7a:	b29a      	uxth	r2, r3
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	f022 0204 	bic.w	r2, r2, #4
 8000a84:	b292      	uxth	r2, r2
 8000a86:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8000a8a:	687b      	ldr	r3, [r7, #4]
 8000a8c:	681b      	ldr	r3, [r3, #0]
 8000a8e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000a92:	b29a      	uxth	r2, r3
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	f022 0208 	bic.w	r2, r2, #8
 8000a9c:	b292      	uxth	r2, r2
 8000a9e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8000aa2:	6878      	ldr	r0, [r7, #4]
 8000aa4:	f006 fa76 	bl	8006f94 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8000aa8:	687b      	ldr	r3, [r7, #4]
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000ab0:	b29a      	uxth	r2, r3
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681b      	ldr	r3, [r3, #0]
 8000ab6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8000aba:	b292      	uxth	r2, r2
 8000abc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	4618      	mov	r0, r3
 8000ac6:	f004 fa59 	bl	8004f7c <USB_ReadInterrupts>
 8000aca:	4603      	mov	r3, r0
 8000acc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000ad0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000ad4:	f040 8084 	bne.w	8000be0 <HAL_PCD_IRQHandler+0x240>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8000ad8:	2300      	movs	r3, #0
 8000ada:	77fb      	strb	r3, [r7, #31]
 8000adc:	e011      	b.n	8000b02 <HAL_PCD_IRQHandler+0x162>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	461a      	mov	r2, r3
 8000ae4:	7ffb      	ldrb	r3, [r7, #31]
 8000ae6:	009b      	lsls	r3, r3, #2
 8000ae8:	441a      	add	r2, r3
 8000aea:	7ffb      	ldrb	r3, [r7, #31]
 8000aec:	8812      	ldrh	r2, [r2, #0]
 8000aee:	b292      	uxth	r2, r2
 8000af0:	005b      	lsls	r3, r3, #1
 8000af2:	f107 0120 	add.w	r1, r7, #32
 8000af6:	440b      	add	r3, r1
 8000af8:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8000afc:	7ffb      	ldrb	r3, [r7, #31]
 8000afe:	3301      	adds	r3, #1
 8000b00:	77fb      	strb	r3, [r7, #31]
 8000b02:	7ffb      	ldrb	r3, [r7, #31]
 8000b04:	2b07      	cmp	r3, #7
 8000b06:	d9ea      	bls.n	8000ade <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000b10:	b29a      	uxth	r2, r3
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	f042 0201 	orr.w	r2, r2, #1
 8000b1a:	b292      	uxth	r2, r2
 8000b1c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8000b20:	687b      	ldr	r3, [r7, #4]
 8000b22:	681b      	ldr	r3, [r3, #0]
 8000b24:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	687b      	ldr	r3, [r7, #4]
 8000b2c:	681b      	ldr	r3, [r3, #0]
 8000b2e:	f022 0201 	bic.w	r2, r2, #1
 8000b32:	b292      	uxth	r2, r2
 8000b34:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8000b38:	bf00      	nop
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d0f6      	beq.n	8000b3a <HAL_PCD_IRQHandler+0x19a>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	681b      	ldr	r3, [r3, #0]
 8000b50:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000b54:	b29a      	uxth	r2, r3
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	681b      	ldr	r3, [r3, #0]
 8000b5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000b5e:	b292      	uxth	r2, r2
 8000b60:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8000b64:	2300      	movs	r3, #0
 8000b66:	77fb      	strb	r3, [r7, #31]
 8000b68:	e010      	b.n	8000b8c <HAL_PCD_IRQHandler+0x1ec>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8000b6a:	7ffb      	ldrb	r3, [r7, #31]
 8000b6c:	687a      	ldr	r2, [r7, #4]
 8000b6e:	6812      	ldr	r2, [r2, #0]
 8000b70:	4611      	mov	r1, r2
 8000b72:	7ffa      	ldrb	r2, [r7, #31]
 8000b74:	0092      	lsls	r2, r2, #2
 8000b76:	440a      	add	r2, r1
 8000b78:	005b      	lsls	r3, r3, #1
 8000b7a:	f107 0120 	add.w	r1, r7, #32
 8000b7e:	440b      	add	r3, r1
 8000b80:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8000b84:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8000b86:	7ffb      	ldrb	r3, [r7, #31]
 8000b88:	3301      	adds	r3, #1
 8000b8a:	77fb      	strb	r3, [r7, #31]
 8000b8c:	7ffb      	ldrb	r3, [r7, #31]
 8000b8e:	2b07      	cmp	r3, #7
 8000b90:	d9eb      	bls.n	8000b6a <HAL_PCD_IRQHandler+0x1ca>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	681b      	ldr	r3, [r3, #0]
 8000b96:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000b9a:	b29a      	uxth	r2, r3
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	f042 0208 	orr.w	r2, r2, #8
 8000ba4:	b292      	uxth	r2, r2
 8000ba6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000bb2:	b29a      	uxth	r2, r3
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8000bbc:	b292      	uxth	r2, r2
 8000bbe:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8000bc2:	687b      	ldr	r3, [r7, #4]
 8000bc4:	681b      	ldr	r3, [r3, #0]
 8000bc6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8000bca:	b29a      	uxth	r2, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f042 0204 	orr.w	r2, r2, #4
 8000bd4:	b292      	uxth	r2, r2
 8000bd6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8000bda:	6878      	ldr	r0, [r7, #4]
 8000bdc:	f006 f9c0 	bl	8006f60 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8000be0:	687b      	ldr	r3, [r7, #4]
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4618      	mov	r0, r3
 8000be6:	f004 f9c9 	bl	8004f7c <USB_ReadInterrupts>
 8000bea:	4603      	mov	r3, r0
 8000bec:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000bf0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8000bf4:	d10e      	bne.n	8000c14 <HAL_PCD_IRQHandler+0x274>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000bfe:	b29a      	uxth	r2, r3
 8000c00:	687b      	ldr	r3, [r7, #4]
 8000c02:	681b      	ldr	r3, [r3, #0]
 8000c04:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8000c08:	b292      	uxth	r2, r2
 8000c0a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	f006 f979 	bl	8006f06 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	4618      	mov	r0, r3
 8000c1a:	f004 f9af 	bl	8004f7c <USB_ReadInterrupts>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000c24:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000c28:	d10b      	bne.n	8000c42 <HAL_PCD_IRQHandler+0x2a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8000c2a:	687b      	ldr	r3, [r7, #4]
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8000c32:	b29a      	uxth	r2, r3
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	681b      	ldr	r3, [r3, #0]
 8000c38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8000c3c:	b292      	uxth	r2, r2
 8000c3e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8000c42:	bf00      	nop
 8000c44:	3720      	adds	r7, #32
 8000c46:	46bd      	mov	sp, r7
 8000c48:	bd80      	pop	{r7, pc}

08000c4a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
 8000c52:	460b      	mov	r3, r1
 8000c54:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8000c5c:	2b01      	cmp	r3, #1
 8000c5e:	d101      	bne.n	8000c64 <HAL_PCD_SetAddress+0x1a>
 8000c60:	2302      	movs	r3, #2
 8000c62:	e013      	b.n	8000c8c <HAL_PCD_SetAddress+0x42>
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	2201      	movs	r2, #1
 8000c68:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	78fa      	ldrb	r2, [r7, #3]
 8000c70:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	681b      	ldr	r3, [r3, #0]
 8000c78:	78fa      	ldrb	r2, [r7, #3]
 8000c7a:	4611      	mov	r1, r2
 8000c7c:	4618      	mov	r0, r3
 8000c7e:	f004 f956 	bl	8004f2e <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	2200      	movs	r2, #0
 8000c86:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8000c8a:	2300      	movs	r3, #0
}
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	3708      	adds	r7, #8
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bd80      	pop	{r7, pc}

08000c94 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8000c94:	b580      	push	{r7, lr}
 8000c96:	b084      	sub	sp, #16
 8000c98:	af00      	add	r7, sp, #0
 8000c9a:	6078      	str	r0, [r7, #4]
 8000c9c:	4608      	mov	r0, r1
 8000c9e:	4611      	mov	r1, r2
 8000ca0:	461a      	mov	r2, r3
 8000ca2:	4603      	mov	r3, r0
 8000ca4:	70fb      	strb	r3, [r7, #3]
 8000ca6:	460b      	mov	r3, r1
 8000ca8:	803b      	strh	r3, [r7, #0]
 8000caa:	4613      	mov	r3, r2
 8000cac:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8000cb2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	da0e      	bge.n	8000cd8 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000cba:	78fb      	ldrb	r3, [r7, #3]
 8000cbc:	f003 0307 	and.w	r3, r3, #7
 8000cc0:	1c5a      	adds	r2, r3, #1
 8000cc2:	4613      	mov	r3, r2
 8000cc4:	009b      	lsls	r3, r3, #2
 8000cc6:	4413      	add	r3, r2
 8000cc8:	00db      	lsls	r3, r3, #3
 8000cca:	687a      	ldr	r2, [r7, #4]
 8000ccc:	4413      	add	r3, r2
 8000cce:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	705a      	strb	r2, [r3, #1]
 8000cd6:	e00e      	b.n	8000cf6 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000cd8:	78fb      	ldrb	r3, [r7, #3]
 8000cda:	f003 0207 	and.w	r2, r3, #7
 8000cde:	4613      	mov	r3, r2
 8000ce0:	009b      	lsls	r3, r3, #2
 8000ce2:	4413      	add	r3, r2
 8000ce4:	00db      	lsls	r3, r3, #3
 8000ce6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000cea:	687a      	ldr	r2, [r7, #4]
 8000cec:	4413      	add	r3, r2
 8000cee:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8000cf6:	78fb      	ldrb	r3, [r7, #3]
 8000cf8:	f003 0307 	and.w	r3, r3, #7
 8000cfc:	b2da      	uxtb	r2, r3
 8000cfe:	68fb      	ldr	r3, [r7, #12]
 8000d00:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8000d02:	883a      	ldrh	r2, [r7, #0]
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	78ba      	ldrb	r2, [r7, #2]
 8000d0c:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8000d0e:	68fb      	ldr	r3, [r7, #12]
 8000d10:	785b      	ldrb	r3, [r3, #1]
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d004      	beq.n	8000d20 <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8000d16:	68fb      	ldr	r3, [r7, #12]
 8000d18:	781b      	ldrb	r3, [r3, #0]
 8000d1a:	b29a      	uxth	r2, r3
 8000d1c:	68fb      	ldr	r3, [r7, #12]
 8000d1e:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8000d20:	78bb      	ldrb	r3, [r7, #2]
 8000d22:	2b02      	cmp	r3, #2
 8000d24:	d102      	bne.n	8000d2c <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8000d26:	68fb      	ldr	r3, [r7, #12]
 8000d28:	2200      	movs	r2, #0
 8000d2a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8000d2c:	687b      	ldr	r3, [r7, #4]
 8000d2e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8000d32:	2b01      	cmp	r3, #1
 8000d34:	d101      	bne.n	8000d3a <HAL_PCD_EP_Open+0xa6>
 8000d36:	2302      	movs	r3, #2
 8000d38:	e00e      	b.n	8000d58 <HAL_PCD_EP_Open+0xc4>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	681b      	ldr	r3, [r3, #0]
 8000d46:	68f9      	ldr	r1, [r7, #12]
 8000d48:	4618      	mov	r0, r3
 8000d4a:	f002 f97d 	bl	8003048 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	2200      	movs	r2, #0
 8000d52:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8000d56:	7afb      	ldrb	r3, [r7, #11]
}
 8000d58:	4618      	mov	r0, r3
 8000d5a:	3710      	adds	r7, #16
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	bd80      	pop	{r7, pc}

08000d60 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	b084      	sub	sp, #16
 8000d64:	af00      	add	r7, sp, #0
 8000d66:	6078      	str	r0, [r7, #4]
 8000d68:	460b      	mov	r3, r1
 8000d6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8000d6c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	da0e      	bge.n	8000d92 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000d74:	78fb      	ldrb	r3, [r7, #3]
 8000d76:	f003 0307 	and.w	r3, r3, #7
 8000d7a:	1c5a      	adds	r2, r3, #1
 8000d7c:	4613      	mov	r3, r2
 8000d7e:	009b      	lsls	r3, r3, #2
 8000d80:	4413      	add	r3, r2
 8000d82:	00db      	lsls	r3, r3, #3
 8000d84:	687a      	ldr	r2, [r7, #4]
 8000d86:	4413      	add	r3, r2
 8000d88:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8000d8a:	68fb      	ldr	r3, [r7, #12]
 8000d8c:	2201      	movs	r2, #1
 8000d8e:	705a      	strb	r2, [r3, #1]
 8000d90:	e00e      	b.n	8000db0 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000d92:	78fb      	ldrb	r3, [r7, #3]
 8000d94:	f003 0207 	and.w	r2, r3, #7
 8000d98:	4613      	mov	r3, r2
 8000d9a:	009b      	lsls	r3, r3, #2
 8000d9c:	4413      	add	r3, r2
 8000d9e:	00db      	lsls	r3, r3, #3
 8000da0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000da4:	687a      	ldr	r2, [r7, #4]
 8000da6:	4413      	add	r3, r2
 8000da8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8000daa:	68fb      	ldr	r3, [r7, #12]
 8000dac:	2200      	movs	r2, #0
 8000dae:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8000db0:	78fb      	ldrb	r3, [r7, #3]
 8000db2:	f003 0307 	and.w	r3, r3, #7
 8000db6:	b2da      	uxtb	r2, r3
 8000db8:	68fb      	ldr	r3, [r7, #12]
 8000dba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8000dc2:	2b01      	cmp	r3, #1
 8000dc4:	d101      	bne.n	8000dca <HAL_PCD_EP_Close+0x6a>
 8000dc6:	2302      	movs	r3, #2
 8000dc8:	e00e      	b.n	8000de8 <HAL_PCD_EP_Close+0x88>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2201      	movs	r2, #1
 8000dce:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	681b      	ldr	r3, [r3, #0]
 8000dd6:	68f9      	ldr	r1, [r7, #12]
 8000dd8:	4618      	mov	r0, r3
 8000dda:	f002 fc9f 	bl	800371c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	2200      	movs	r2, #0
 8000de2:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 8000de6:	2300      	movs	r3, #0
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	3710      	adds	r7, #16
 8000dec:	46bd      	mov	sp, r7
 8000dee:	bd80      	pop	{r7, pc}

08000df0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000df0:	b580      	push	{r7, lr}
 8000df2:	b086      	sub	sp, #24
 8000df4:	af00      	add	r7, sp, #0
 8000df6:	60f8      	str	r0, [r7, #12]
 8000df8:	607a      	str	r2, [r7, #4]
 8000dfa:	603b      	str	r3, [r7, #0]
 8000dfc:	460b      	mov	r3, r1
 8000dfe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8000e00:	7afb      	ldrb	r3, [r7, #11]
 8000e02:	f003 0207 	and.w	r2, r3, #7
 8000e06:	4613      	mov	r3, r2
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	4413      	add	r3, r2
 8000e0c:	00db      	lsls	r3, r3, #3
 8000e0e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000e12:	68fa      	ldr	r2, [r7, #12]
 8000e14:	4413      	add	r3, r2
 8000e16:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8000e18:	697b      	ldr	r3, [r7, #20]
 8000e1a:	687a      	ldr	r2, [r7, #4]
 8000e1c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8000e1e:	697b      	ldr	r3, [r7, #20]
 8000e20:	683a      	ldr	r2, [r7, #0]
 8000e22:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8000e24:	697b      	ldr	r3, [r7, #20]
 8000e26:	2200      	movs	r2, #0
 8000e28:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8000e2a:	697b      	ldr	r3, [r7, #20]
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8000e30:	7afb      	ldrb	r3, [r7, #11]
 8000e32:	f003 0307 	and.w	r3, r3, #7
 8000e36:	b2da      	uxtb	r2, r3
 8000e38:	697b      	ldr	r3, [r7, #20]
 8000e3a:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8000e3c:	7afb      	ldrb	r3, [r7, #11]
 8000e3e:	f003 0307 	and.w	r3, r3, #7
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d106      	bne.n	8000e54 <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8000e46:	68fb      	ldr	r3, [r7, #12]
 8000e48:	681b      	ldr	r3, [r3, #0]
 8000e4a:	6979      	ldr	r1, [r7, #20]
 8000e4c:	4618      	mov	r0, r3
 8000e4e:	f002 fe51 	bl	8003af4 <USB_EPStartXfer>
 8000e52:	e005      	b.n	8000e60 <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	681b      	ldr	r3, [r3, #0]
 8000e58:	6979      	ldr	r1, [r7, #20]
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	f002 fe4a 	bl	8003af4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3718      	adds	r7, #24
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000e6a:	b480      	push	{r7}
 8000e6c:	b083      	sub	sp, #12
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
 8000e72:	460b      	mov	r3, r1
 8000e74:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8000e76:	78fb      	ldrb	r3, [r7, #3]
 8000e78:	f003 0207 	and.w	r2, r3, #7
 8000e7c:	6879      	ldr	r1, [r7, #4]
 8000e7e:	4613      	mov	r3, r2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	4413      	add	r3, r2
 8000e84:	00db      	lsls	r3, r3, #3
 8000e86:	440b      	add	r3, r1
 8000e88:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8000e8c:	681b      	ldr	r3, [r3, #0]
}
 8000e8e:	4618      	mov	r0, r3
 8000e90:	370c      	adds	r7, #12
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bc80      	pop	{r7}
 8000e96:	4770      	bx	lr

08000e98 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b086      	sub	sp, #24
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	60f8      	str	r0, [r7, #12]
 8000ea0:	607a      	str	r2, [r7, #4]
 8000ea2:	603b      	str	r3, [r7, #0]
 8000ea4:	460b      	mov	r3, r1
 8000ea6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000ea8:	7afb      	ldrb	r3, [r7, #11]
 8000eaa:	f003 0307 	and.w	r3, r3, #7
 8000eae:	1c5a      	adds	r2, r3, #1
 8000eb0:	4613      	mov	r3, r2
 8000eb2:	009b      	lsls	r3, r3, #2
 8000eb4:	4413      	add	r3, r2
 8000eb6:	00db      	lsls	r3, r3, #3
 8000eb8:	68fa      	ldr	r2, [r7, #12]
 8000eba:	4413      	add	r3, r2
 8000ebc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8000ebe:	697b      	ldr	r3, [r7, #20]
 8000ec0:	687a      	ldr	r2, [r7, #4]
 8000ec2:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	683a      	ldr	r2, [r7, #0]
 8000ec8:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 8000eca:	697b      	ldr	r3, [r7, #20]
 8000ecc:	2201      	movs	r2, #1
 8000ece:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 8000ed2:	697b      	ldr	r3, [r7, #20]
 8000ed4:	683a      	ldr	r2, [r7, #0]
 8000ed6:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 8000ed8:	697b      	ldr	r3, [r7, #20]
 8000eda:	2200      	movs	r2, #0
 8000edc:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8000ede:	697b      	ldr	r3, [r7, #20]
 8000ee0:	2201      	movs	r2, #1
 8000ee2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8000ee4:	7afb      	ldrb	r3, [r7, #11]
 8000ee6:	f003 0307 	and.w	r3, r3, #7
 8000eea:	b2da      	uxtb	r2, r3
 8000eec:	697b      	ldr	r3, [r7, #20]
 8000eee:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8000ef0:	7afb      	ldrb	r3, [r7, #11]
 8000ef2:	f003 0307 	and.w	r3, r3, #7
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d106      	bne.n	8000f08 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8000efa:	68fb      	ldr	r3, [r7, #12]
 8000efc:	681b      	ldr	r3, [r3, #0]
 8000efe:	6979      	ldr	r1, [r7, #20]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f002 fdf7 	bl	8003af4 <USB_EPStartXfer>
 8000f06:	e005      	b.n	8000f14 <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8000f08:	68fb      	ldr	r3, [r7, #12]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	6979      	ldr	r1, [r7, #20]
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f002 fdf0 	bl	8003af4 <USB_EPStartXfer>
  }

  return HAL_OK;
 8000f14:	2300      	movs	r3, #0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3718      	adds	r7, #24
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}

08000f1e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000f1e:	b580      	push	{r7, lr}
 8000f20:	b084      	sub	sp, #16
 8000f22:	af00      	add	r7, sp, #0
 8000f24:	6078      	str	r0, [r7, #4]
 8000f26:	460b      	mov	r3, r1
 8000f28:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8000f2a:	78fb      	ldrb	r3, [r7, #3]
 8000f2c:	f003 0207 	and.w	r2, r3, #7
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	685b      	ldr	r3, [r3, #4]
 8000f34:	429a      	cmp	r2, r3
 8000f36:	d901      	bls.n	8000f3c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e04c      	b.n	8000fd6 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8000f3c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000f40:	2b00      	cmp	r3, #0
 8000f42:	da0e      	bge.n	8000f62 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8000f44:	78fb      	ldrb	r3, [r7, #3]
 8000f46:	f003 0307 	and.w	r3, r3, #7
 8000f4a:	1c5a      	adds	r2, r3, #1
 8000f4c:	4613      	mov	r3, r2
 8000f4e:	009b      	lsls	r3, r3, #2
 8000f50:	4413      	add	r3, r2
 8000f52:	00db      	lsls	r3, r3, #3
 8000f54:	687a      	ldr	r2, [r7, #4]
 8000f56:	4413      	add	r3, r2
 8000f58:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8000f5a:	68fb      	ldr	r3, [r7, #12]
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	705a      	strb	r2, [r3, #1]
 8000f60:	e00c      	b.n	8000f7c <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8000f62:	78fa      	ldrb	r2, [r7, #3]
 8000f64:	4613      	mov	r3, r2
 8000f66:	009b      	lsls	r3, r3, #2
 8000f68:	4413      	add	r3, r2
 8000f6a:	00db      	lsls	r3, r3, #3
 8000f6c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8000f70:	687a      	ldr	r2, [r7, #4]
 8000f72:	4413      	add	r3, r2
 8000f74:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8000f76:	68fb      	ldr	r3, [r7, #12]
 8000f78:	2200      	movs	r2, #0
 8000f7a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	2201      	movs	r2, #1
 8000f80:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8000f82:	78fb      	ldrb	r3, [r7, #3]
 8000f84:	f003 0307 	and.w	r3, r3, #7
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	68fb      	ldr	r3, [r7, #12]
 8000f8c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d101      	bne.n	8000f9c <HAL_PCD_EP_SetStall+0x7e>
 8000f98:	2302      	movs	r3, #2
 8000f9a:	e01c      	b.n	8000fd6 <HAL_PCD_EP_SetStall+0xb8>
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	68f9      	ldr	r1, [r7, #12]
 8000faa:	4618      	mov	r0, r3
 8000fac:	f003 fec2 	bl	8004d34 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8000fb0:	78fb      	ldrb	r3, [r7, #3]
 8000fb2:	f003 0307 	and.w	r3, r3, #7
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d108      	bne.n	8000fcc <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8000fc4:	4619      	mov	r1, r3
 8000fc6:	4610      	mov	r0, r2
 8000fc8:	f003 ffe7 	bl	8004f9a <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	2200      	movs	r2, #0
 8000fd0:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8000fd4:	2300      	movs	r3, #0
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3710      	adds	r7, #16
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}

08000fde <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8000fde:	b580      	push	{r7, lr}
 8000fe0:	b084      	sub	sp, #16
 8000fe2:	af00      	add	r7, sp, #0
 8000fe4:	6078      	str	r0, [r7, #4]
 8000fe6:	460b      	mov	r3, r1
 8000fe8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8000fea:	78fb      	ldrb	r3, [r7, #3]
 8000fec:	f003 020f 	and.w	r2, r3, #15
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	429a      	cmp	r2, r3
 8000ff6:	d901      	bls.n	8000ffc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	e040      	b.n	800107e <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8000ffc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001000:	2b00      	cmp	r3, #0
 8001002:	da0e      	bge.n	8001022 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001004:	78fb      	ldrb	r3, [r7, #3]
 8001006:	f003 0307 	and.w	r3, r3, #7
 800100a:	1c5a      	adds	r2, r3, #1
 800100c:	4613      	mov	r3, r2
 800100e:	009b      	lsls	r3, r3, #2
 8001010:	4413      	add	r3, r2
 8001012:	00db      	lsls	r3, r3, #3
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	4413      	add	r3, r2
 8001018:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	2201      	movs	r2, #1
 800101e:	705a      	strb	r2, [r3, #1]
 8001020:	e00e      	b.n	8001040 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001022:	78fb      	ldrb	r3, [r7, #3]
 8001024:	f003 0207 	and.w	r2, r3, #7
 8001028:	4613      	mov	r3, r2
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	4413      	add	r3, r2
 800102e:	00db      	lsls	r3, r3, #3
 8001030:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	4413      	add	r3, r2
 8001038:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	2200      	movs	r2, #0
 800103e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001040:	68fb      	ldr	r3, [r7, #12]
 8001042:	2200      	movs	r2, #0
 8001044:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001046:	78fb      	ldrb	r3, [r7, #3]
 8001048:	f003 0307 	and.w	r3, r3, #7
 800104c:	b2da      	uxtb	r2, r3
 800104e:	68fb      	ldr	r3, [r7, #12]
 8001050:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001058:	2b01      	cmp	r3, #1
 800105a:	d101      	bne.n	8001060 <HAL_PCD_EP_ClrStall+0x82>
 800105c:	2302      	movs	r3, #2
 800105e:	e00e      	b.n	800107e <HAL_PCD_EP_ClrStall+0xa0>
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2201      	movs	r2, #1
 8001064:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	68f9      	ldr	r1, [r7, #12]
 800106e:	4618      	mov	r0, r3
 8001070:	f003 feb0 	bl	8004dd4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	2200      	movs	r2, #0
 8001078:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 800107c:	2300      	movs	r3, #0
}
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}

08001086 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001086:	b580      	push	{r7, lr}
 8001088:	b08e      	sub	sp, #56	; 0x38
 800108a:	af00      	add	r7, sp, #0
 800108c:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 800108e:	e2df      	b.n	8001650 <PCD_EP_ISR_Handler+0x5ca>
  {
    wIstr = hpcd->Instance->ISTR;
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001098:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800109a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800109c:	b2db      	uxtb	r3, r3
 800109e:	f003 030f 	and.w	r3, r3, #15
 80010a2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 80010a6:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	f040 8158 	bne.w	8001360 <PCD_EP_ISR_Handler+0x2da>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80010b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80010b2:	f003 0310 	and.w	r3, r3, #16
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d152      	bne.n	8001160 <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	881b      	ldrh	r3, [r3, #0]
 80010c0:	b29b      	uxth	r3, r3
 80010c2:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80010c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80010ca:	81fb      	strh	r3, [r7, #14]
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	89fb      	ldrh	r3, [r7, #14]
 80010d2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80010d6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80010da:	b29b      	uxth	r3, r3
 80010dc:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	3328      	adds	r3, #40	; 0x28
 80010e2:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80010ec:	b29b      	uxth	r3, r3
 80010ee:	461a      	mov	r2, r3
 80010f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	00db      	lsls	r3, r3, #3
 80010f6:	4413      	add	r3, r2
 80010f8:	3302      	adds	r3, #2
 80010fa:	005b      	lsls	r3, r3, #1
 80010fc:	687a      	ldr	r2, [r7, #4]
 80010fe:	6812      	ldr	r2, [r2, #0]
 8001100:	4413      	add	r3, r2
 8001102:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001106:	881b      	ldrh	r3, [r3, #0]
 8001108:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800110c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800110e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001110:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001112:	695a      	ldr	r2, [r3, #20]
 8001114:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001116:	69db      	ldr	r3, [r3, #28]
 8001118:	441a      	add	r2, r3
 800111a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800111c:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800111e:	2100      	movs	r1, #0
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f005 fed6 	bl	8006ed2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800112c:	b2db      	uxtb	r3, r3
 800112e:	2b00      	cmp	r3, #0
 8001130:	f000 828e 	beq.w	8001650 <PCD_EP_ISR_Handler+0x5ca>
 8001134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001136:	699b      	ldr	r3, [r3, #24]
 8001138:	2b00      	cmp	r3, #0
 800113a:	f040 8289 	bne.w	8001650 <PCD_EP_ISR_Handler+0x5ca>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001144:	b2db      	uxtb	r3, r3
 8001146:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800114a:	b2da      	uxtb	r2, r3
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	b292      	uxth	r2, r2
 8001152:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	2200      	movs	r2, #0
 800115a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 800115e:	e277      	b.n	8001650 <PCD_EP_ISR_Handler+0x5ca>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001166:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	881b      	ldrh	r3, [r3, #0]
 800116e:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001170:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001172:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001176:	2b00      	cmp	r3, #0
 8001178:	d034      	beq.n	80011e4 <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	681b      	ldr	r3, [r3, #0]
 800117e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001182:	b29b      	uxth	r3, r3
 8001184:	461a      	mov	r2, r3
 8001186:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001188:	781b      	ldrb	r3, [r3, #0]
 800118a:	00db      	lsls	r3, r3, #3
 800118c:	4413      	add	r3, r2
 800118e:	3306      	adds	r3, #6
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	687a      	ldr	r2, [r7, #4]
 8001194:	6812      	ldr	r2, [r2, #0]
 8001196:	4413      	add	r3, r2
 8001198:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800119c:	881b      	ldrh	r3, [r3, #0]
 800119e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80011a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011a4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	6818      	ldr	r0, [r3, #0]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80011b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80011b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80011b6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80011b8:	b29b      	uxth	r3, r3
 80011ba:	f003 ff3d 	bl	8005038 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	881b      	ldrh	r3, [r3, #0]
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80011ca:	4013      	ands	r3, r2
 80011cc:	823b      	strh	r3, [r7, #16]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	8a3a      	ldrh	r2, [r7, #16]
 80011d4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80011d8:	b292      	uxth	r2, r2
 80011da:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80011dc:	6878      	ldr	r0, [r7, #4]
 80011de:	f005 fe4b 	bl	8006e78 <HAL_PCD_SetupStageCallback>
 80011e2:	e235      	b.n	8001650 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80011e4:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	f280 8231 	bge.w	8001650 <PCD_EP_ISR_Handler+0x5ca>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	881b      	ldrh	r3, [r3, #0]
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	f640 738f 	movw	r3, #3983	; 0xf8f
 80011fa:	4013      	ands	r3, r2
 80011fc:	83bb      	strh	r3, [r7, #28]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	8bba      	ldrh	r2, [r7, #28]
 8001204:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001208:	b292      	uxth	r2, r2
 800120a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001214:	b29b      	uxth	r3, r3
 8001216:	461a      	mov	r2, r3
 8001218:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	00db      	lsls	r3, r3, #3
 800121e:	4413      	add	r3, r2
 8001220:	3306      	adds	r3, #6
 8001222:	005b      	lsls	r3, r3, #1
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	6812      	ldr	r2, [r2, #0]
 8001228:	4413      	add	r3, r2
 800122a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800122e:	881b      	ldrh	r3, [r3, #0]
 8001230:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001236:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800123a:	69db      	ldr	r3, [r3, #28]
 800123c:	2b00      	cmp	r3, #0
 800123e:	d019      	beq.n	8001274 <PCD_EP_ISR_Handler+0x1ee>
 8001240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001242:	695b      	ldr	r3, [r3, #20]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d015      	beq.n	8001274 <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	6818      	ldr	r0, [r3, #0]
 800124c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800124e:	6959      	ldr	r1, [r3, #20]
 8001250:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001252:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001256:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001258:	b29b      	uxth	r3, r3
 800125a:	f003 feed 	bl	8005038 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 800125e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001260:	695a      	ldr	r2, [r3, #20]
 8001262:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001264:	69db      	ldr	r3, [r3, #28]
 8001266:	441a      	add	r2, r3
 8001268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800126a:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 800126c:	2100      	movs	r1, #0
 800126e:	6878      	ldr	r0, [r7, #4]
 8001270:	f005 fe14 	bl	8006e9c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	61bb      	str	r3, [r7, #24]
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001282:	b29b      	uxth	r3, r3
 8001284:	461a      	mov	r2, r3
 8001286:	69bb      	ldr	r3, [r7, #24]
 8001288:	4413      	add	r3, r2
 800128a:	61bb      	str	r3, [r7, #24]
 800128c:	69bb      	ldr	r3, [r7, #24]
 800128e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001292:	617b      	str	r3, [r7, #20]
 8001294:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001296:	691b      	ldr	r3, [r3, #16]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d112      	bne.n	80012c2 <PCD_EP_ISR_Handler+0x23c>
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	b29b      	uxth	r3, r3
 80012a2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80012a6:	b29a      	uxth	r2, r3
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	801a      	strh	r2, [r3, #0]
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	881b      	ldrh	r3, [r3, #0]
 80012b0:	b29b      	uxth	r3, r3
 80012b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80012b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80012ba:	b29a      	uxth	r2, r3
 80012bc:	697b      	ldr	r3, [r7, #20]
 80012be:	801a      	strh	r2, [r3, #0]
 80012c0:	e02f      	b.n	8001322 <PCD_EP_ISR_Handler+0x29c>
 80012c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012c4:	691b      	ldr	r3, [r3, #16]
 80012c6:	2b3e      	cmp	r3, #62	; 0x3e
 80012c8:	d813      	bhi.n	80012f2 <PCD_EP_ISR_Handler+0x26c>
 80012ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012cc:	691b      	ldr	r3, [r3, #16]
 80012ce:	085b      	lsrs	r3, r3, #1
 80012d0:	633b      	str	r3, [r7, #48]	; 0x30
 80012d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012d4:	691b      	ldr	r3, [r3, #16]
 80012d6:	f003 0301 	and.w	r3, r3, #1
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d002      	beq.n	80012e4 <PCD_EP_ISR_Handler+0x25e>
 80012de:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012e0:	3301      	adds	r3, #1
 80012e2:	633b      	str	r3, [r7, #48]	; 0x30
 80012e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80012e6:	b29b      	uxth	r3, r3
 80012e8:	029b      	lsls	r3, r3, #10
 80012ea:	b29a      	uxth	r2, r3
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	801a      	strh	r2, [r3, #0]
 80012f0:	e017      	b.n	8001322 <PCD_EP_ISR_Handler+0x29c>
 80012f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012f4:	691b      	ldr	r3, [r3, #16]
 80012f6:	095b      	lsrs	r3, r3, #5
 80012f8:	633b      	str	r3, [r7, #48]	; 0x30
 80012fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80012fc:	691b      	ldr	r3, [r3, #16]
 80012fe:	f003 031f 	and.w	r3, r3, #31
 8001302:	2b00      	cmp	r3, #0
 8001304:	d102      	bne.n	800130c <PCD_EP_ISR_Handler+0x286>
 8001306:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001308:	3b01      	subs	r3, #1
 800130a:	633b      	str	r3, [r7, #48]	; 0x30
 800130c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800130e:	b29b      	uxth	r3, r3
 8001310:	029b      	lsls	r3, r3, #10
 8001312:	b29b      	uxth	r3, r3
 8001314:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001318:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800131c:	b29a      	uxth	r2, r3
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	801a      	strh	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	881b      	ldrh	r3, [r3, #0]
 8001328:	b29b      	uxth	r3, r3
 800132a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800132e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001332:	827b      	strh	r3, [r7, #18]
 8001334:	8a7b      	ldrh	r3, [r7, #18]
 8001336:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800133a:	827b      	strh	r3, [r7, #18]
 800133c:	8a7b      	ldrh	r3, [r7, #18]
 800133e:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8001342:	827b      	strh	r3, [r7, #18]
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681a      	ldr	r2, [r3, #0]
 8001348:	8a7b      	ldrh	r3, [r7, #18]
 800134a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800134e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001352:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800135a:	b29b      	uxth	r3, r3
 800135c:	8013      	strh	r3, [r2, #0]
 800135e:	e177      	b.n	8001650 <PCD_EP_ISR_Handler+0x5ca>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	461a      	mov	r2, r3
 8001366:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800136a:	009b      	lsls	r3, r3, #2
 800136c:	4413      	add	r3, r2
 800136e:	881b      	ldrh	r3, [r3, #0]
 8001370:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001372:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8001376:	2b00      	cmp	r3, #0
 8001378:	f280 80ea 	bge.w	8001550 <PCD_EP_ISR_Handler+0x4ca>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	461a      	mov	r2, r3
 8001382:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	4413      	add	r3, r2
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	b29a      	uxth	r2, r3
 800138e:	f640 738f 	movw	r3, #3983	; 0xf8f
 8001392:	4013      	ands	r3, r2
 8001394:	853b      	strh	r3, [r7, #40]	; 0x28
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	461a      	mov	r2, r3
 800139c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80013a0:	009b      	lsls	r3, r3, #2
 80013a2:	4413      	add	r3, r2
 80013a4:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80013a6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80013aa:	b292      	uxth	r2, r2
 80013ac:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80013ae:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80013b2:	4613      	mov	r3, r2
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	4413      	add	r3, r2
 80013b8:	00db      	lsls	r3, r3, #3
 80013ba:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80013be:	687a      	ldr	r2, [r7, #4]
 80013c0:	4413      	add	r3, r2
 80013c2:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80013c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013c6:	7b1b      	ldrb	r3, [r3, #12]
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d122      	bne.n	8001412 <PCD_EP_ISR_Handler+0x38c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80013d4:	b29b      	uxth	r3, r3
 80013d6:	461a      	mov	r2, r3
 80013d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80013da:	781b      	ldrb	r3, [r3, #0]
 80013dc:	00db      	lsls	r3, r3, #3
 80013de:	4413      	add	r3, r2
 80013e0:	3306      	adds	r3, #6
 80013e2:	005b      	lsls	r3, r3, #1
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	6812      	ldr	r2, [r2, #0]
 80013e8:	4413      	add	r3, r2
 80013ea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80013ee:	881b      	ldrh	r3, [r3, #0]
 80013f0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80013f4:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 80013f6:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	f000 8087 	beq.w	800150c <PCD_EP_ISR_Handler+0x486>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	6818      	ldr	r0, [r3, #0]
 8001402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001404:	6959      	ldr	r1, [r3, #20]
 8001406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001408:	88da      	ldrh	r2, [r3, #6]
 800140a:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800140c:	f003 fe14 	bl	8005038 <USB_ReadPMA>
 8001410:	e07c      	b.n	800150c <PCD_EP_ISR_Handler+0x486>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8001412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001414:	78db      	ldrb	r3, [r3, #3]
 8001416:	2b02      	cmp	r3, #2
 8001418:	d108      	bne.n	800142c <PCD_EP_ISR_Handler+0x3a6>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800141a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800141c:	461a      	mov	r2, r3
 800141e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001420:	6878      	ldr	r0, [r7, #4]
 8001422:	f000 f923 	bl	800166c <HAL_PCD_EP_DB_Receive>
 8001426:	4603      	mov	r3, r0
 8001428:	86fb      	strh	r3, [r7, #54]	; 0x36
 800142a:	e06f      	b.n	800150c <PCD_EP_ISR_Handler+0x486>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	461a      	mov	r2, r3
 8001432:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001434:	781b      	ldrb	r3, [r3, #0]
 8001436:	009b      	lsls	r3, r3, #2
 8001438:	4413      	add	r3, r2
 800143a:	881b      	ldrh	r3, [r3, #0]
 800143c:	b29b      	uxth	r3, r3
 800143e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001442:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001446:	847b      	strh	r3, [r7, #34]	; 0x22
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	461a      	mov	r2, r3
 800144e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001450:	781b      	ldrb	r3, [r3, #0]
 8001452:	009b      	lsls	r3, r3, #2
 8001454:	441a      	add	r2, r3
 8001456:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8001458:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800145c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001460:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001464:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001468:	b29b      	uxth	r3, r3
 800146a:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	461a      	mov	r2, r3
 8001472:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001474:	781b      	ldrb	r3, [r3, #0]
 8001476:	009b      	lsls	r3, r3, #2
 8001478:	4413      	add	r3, r2
 800147a:	881b      	ldrh	r3, [r3, #0]
 800147c:	b29b      	uxth	r3, r3
 800147e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001482:	2b00      	cmp	r3, #0
 8001484:	d021      	beq.n	80014ca <PCD_EP_ISR_Handler+0x444>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800148e:	b29b      	uxth	r3, r3
 8001490:	461a      	mov	r2, r3
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	00db      	lsls	r3, r3, #3
 8001498:	4413      	add	r3, r2
 800149a:	3302      	adds	r3, #2
 800149c:	005b      	lsls	r3, r3, #1
 800149e:	687a      	ldr	r2, [r7, #4]
 80014a0:	6812      	ldr	r2, [r2, #0]
 80014a2:	4413      	add	r3, r2
 80014a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014a8:	881b      	ldrh	r3, [r3, #0]
 80014aa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80014ae:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80014b0:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d02a      	beq.n	800150c <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	6818      	ldr	r0, [r3, #0]
 80014ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014bc:	6959      	ldr	r1, [r3, #20]
 80014be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c0:	891a      	ldrh	r2, [r3, #8]
 80014c2:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80014c4:	f003 fdb8 	bl	8005038 <USB_ReadPMA>
 80014c8:	e020      	b.n	800150c <PCD_EP_ISR_Handler+0x486>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80014d2:	b29b      	uxth	r3, r3
 80014d4:	461a      	mov	r2, r3
 80014d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014d8:	781b      	ldrb	r3, [r3, #0]
 80014da:	00db      	lsls	r3, r3, #3
 80014dc:	4413      	add	r3, r2
 80014de:	3306      	adds	r3, #6
 80014e0:	005b      	lsls	r3, r3, #1
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6812      	ldr	r2, [r2, #0]
 80014e6:	4413      	add	r3, r2
 80014e8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80014ec:	881b      	ldrh	r3, [r3, #0]
 80014ee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80014f2:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80014f4:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d008      	beq.n	800150c <PCD_EP_ISR_Handler+0x486>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	6818      	ldr	r0, [r3, #0]
 80014fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001500:	6959      	ldr	r1, [r3, #20]
 8001502:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001504:	895a      	ldrh	r2, [r3, #10]
 8001506:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001508:	f003 fd96 	bl	8005038 <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 800150c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800150e:	69da      	ldr	r2, [r3, #28]
 8001510:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8001512:	441a      	add	r2, r3
 8001514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001516:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8001518:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800151a:	695a      	ldr	r2, [r3, #20]
 800151c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800151e:	441a      	add	r2, r3
 8001520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001522:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8001524:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001526:	699b      	ldr	r3, [r3, #24]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d004      	beq.n	8001536 <PCD_EP_ISR_Handler+0x4b0>
 800152c:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800152e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001530:	691b      	ldr	r3, [r3, #16]
 8001532:	429a      	cmp	r2, r3
 8001534:	d206      	bcs.n	8001544 <PCD_EP_ISR_Handler+0x4be>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8001536:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	4619      	mov	r1, r3
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f005 fcad 	bl	8006e9c <HAL_PCD_DataOutStageCallback>
 8001542:	e005      	b.n	8001550 <PCD_EP_ISR_Handler+0x4ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800154a:	4618      	mov	r0, r3
 800154c:	f002 fad2 	bl	8003af4 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8001550:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001552:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001556:	2b00      	cmp	r3, #0
 8001558:	d07a      	beq.n	8001650 <PCD_EP_ISR_Handler+0x5ca>
      {
        ep = &hpcd->IN_ep[epindex];
 800155a:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800155e:	1c5a      	adds	r2, r3, #1
 8001560:	4613      	mov	r3, r2
 8001562:	009b      	lsls	r3, r3, #2
 8001564:	4413      	add	r3, r2
 8001566:	00db      	lsls	r3, r3, #3
 8001568:	687a      	ldr	r2, [r7, #4]
 800156a:	4413      	add	r3, r2
 800156c:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	461a      	mov	r2, r3
 8001574:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001578:	009b      	lsls	r3, r3, #2
 800157a:	4413      	add	r3, r2
 800157c:	881b      	ldrh	r3, [r3, #0]
 800157e:	b29b      	uxth	r3, r3
 8001580:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8001584:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001588:	843b      	strh	r3, [r7, #32]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	461a      	mov	r2, r3
 8001590:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8001594:	009b      	lsls	r3, r3, #2
 8001596:	441a      	add	r2, r3
 8001598:	8c3b      	ldrh	r3, [r7, #32]
 800159a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800159e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk transaction or Bulk Single Buffer Transaction */
        if ((ep->type != EP_TYPE_BULK) ||
 80015a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015a8:	78db      	ldrb	r3, [r3, #3]
 80015aa:	2b02      	cmp	r3, #2
 80015ac:	d108      	bne.n	80015c0 <PCD_EP_ISR_Handler+0x53a>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80015ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b0:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type != EP_TYPE_BULK) ||
 80015b2:	2b02      	cmp	r3, #2
 80015b4:	d146      	bne.n	8001644 <PCD_EP_ISR_Handler+0x5be>
            ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80015b6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80015b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d141      	bne.n	8001644 <PCD_EP_ISR_Handler+0x5be>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80015c8:	b29b      	uxth	r3, r3
 80015ca:	461a      	mov	r2, r3
 80015cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ce:	781b      	ldrb	r3, [r3, #0]
 80015d0:	00db      	lsls	r3, r3, #3
 80015d2:	4413      	add	r3, r2
 80015d4:	3302      	adds	r3, #2
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	687a      	ldr	r2, [r7, #4]
 80015da:	6812      	ldr	r2, [r2, #0]
 80015dc:	4413      	add	r3, r2
 80015de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80015e2:	881b      	ldrh	r3, [r3, #0]
 80015e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80015e8:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80015ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ec:	699a      	ldr	r2, [r3, #24]
 80015ee:	8bfb      	ldrh	r3, [r7, #30]
 80015f0:	429a      	cmp	r2, r3
 80015f2:	d906      	bls.n	8001602 <PCD_EP_ISR_Handler+0x57c>
          {
            ep->xfer_len -= TxByteNbre;
 80015f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015f6:	699a      	ldr	r2, [r3, #24]
 80015f8:	8bfb      	ldrh	r3, [r7, #30]
 80015fa:	1ad2      	subs	r2, r2, r3
 80015fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015fe:	619a      	str	r2, [r3, #24]
 8001600:	e002      	b.n	8001608 <PCD_EP_ISR_Handler+0x582>
          }
          else
          {
            ep->xfer_len = 0U;
 8001602:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001604:	2200      	movs	r2, #0
 8001606:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 8001608:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	2b00      	cmp	r3, #0
 800160e:	d106      	bne.n	800161e <PCD_EP_ISR_Handler+0x598>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001610:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001612:	781b      	ldrb	r3, [r3, #0]
 8001614:	4619      	mov	r1, r3
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f005 fc5b 	bl	8006ed2 <HAL_PCD_DataInStageCallback>
 800161c:	e018      	b.n	8001650 <PCD_EP_ISR_Handler+0x5ca>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 800161e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001620:	695a      	ldr	r2, [r3, #20]
 8001622:	8bfb      	ldrh	r3, [r7, #30]
 8001624:	441a      	add	r2, r3
 8001626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001628:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800162a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800162c:	69da      	ldr	r2, [r3, #28]
 800162e:	8bfb      	ldrh	r3, [r7, #30]
 8001630:	441a      	add	r2, r3
 8001632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001634:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800163c:	4618      	mov	r0, r3
 800163e:	f002 fa59 	bl	8003af4 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8001642:	e005      	b.n	8001650 <PCD_EP_ISR_Handler+0x5ca>
          }
        }
        /* bulk in double buffer enable in case of transferLen> Ep_Mps */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8001644:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001646:	461a      	mov	r2, r3
 8001648:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f000 f91b 	bl	8001886 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001658:	b29b      	uxth	r3, r3
 800165a:	b21b      	sxth	r3, r3
 800165c:	2b00      	cmp	r3, #0
 800165e:	f6ff ad17 	blt.w	8001090 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8001662:	2300      	movs	r3, #0
}
 8001664:	4618      	mov	r0, r3
 8001666:	3738      	adds	r7, #56	; 0x38
 8001668:	46bd      	mov	sp, r7
 800166a:	bd80      	pop	{r7, pc}

0800166c <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b088      	sub	sp, #32
 8001670:	af00      	add	r7, sp, #0
 8001672:	60f8      	str	r0, [r7, #12]
 8001674:	60b9      	str	r1, [r7, #8]
 8001676:	4613      	mov	r3, r2
 8001678:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800167a:	88fb      	ldrh	r3, [r7, #6]
 800167c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001680:	2b00      	cmp	r3, #0
 8001682:	d07e      	beq.n	8001782 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800168c:	b29b      	uxth	r3, r3
 800168e:	461a      	mov	r2, r3
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	781b      	ldrb	r3, [r3, #0]
 8001694:	00db      	lsls	r3, r3, #3
 8001696:	4413      	add	r3, r2
 8001698:	3302      	adds	r3, #2
 800169a:	005b      	lsls	r3, r3, #1
 800169c:	68fa      	ldr	r2, [r7, #12]
 800169e:	6812      	ldr	r2, [r2, #0]
 80016a0:	4413      	add	r3, r2
 80016a2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80016a6:	881b      	ldrh	r3, [r3, #0]
 80016a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80016ac:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80016ae:	68bb      	ldr	r3, [r7, #8]
 80016b0:	699a      	ldr	r2, [r3, #24]
 80016b2:	8b7b      	ldrh	r3, [r7, #26]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d306      	bcc.n	80016c6 <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80016b8:	68bb      	ldr	r3, [r7, #8]
 80016ba:	699a      	ldr	r2, [r3, #24]
 80016bc:	8b7b      	ldrh	r3, [r7, #26]
 80016be:	1ad2      	subs	r2, r2, r3
 80016c0:	68bb      	ldr	r3, [r7, #8]
 80016c2:	619a      	str	r2, [r3, #24]
 80016c4:	e002      	b.n	80016cc <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	2200      	movs	r2, #0
 80016ca:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	699b      	ldr	r3, [r3, #24]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d123      	bne.n	800171c <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	68bb      	ldr	r3, [r7, #8]
 80016dc:	781b      	ldrb	r3, [r3, #0]
 80016de:	009b      	lsls	r3, r3, #2
 80016e0:	4413      	add	r3, r2
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80016ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80016ee:	833b      	strh	r3, [r7, #24]
 80016f0:	8b3b      	ldrh	r3, [r7, #24]
 80016f2:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80016f6:	833b      	strh	r3, [r7, #24]
 80016f8:	68fb      	ldr	r3, [r7, #12]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	461a      	mov	r2, r3
 80016fe:	68bb      	ldr	r3, [r7, #8]
 8001700:	781b      	ldrb	r3, [r3, #0]
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	441a      	add	r2, r3
 8001706:	8b3b      	ldrh	r3, [r7, #24]
 8001708:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800170c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001710:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001714:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001718:	b29b      	uxth	r3, r3
 800171a:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800171c:	88fb      	ldrh	r3, [r7, #6]
 800171e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001722:	2b00      	cmp	r3, #0
 8001724:	d01f      	beq.n	8001766 <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8001726:	68fb      	ldr	r3, [r7, #12]
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	461a      	mov	r2, r3
 800172c:	68bb      	ldr	r3, [r7, #8]
 800172e:	781b      	ldrb	r3, [r3, #0]
 8001730:	009b      	lsls	r3, r3, #2
 8001732:	4413      	add	r3, r2
 8001734:	881b      	ldrh	r3, [r3, #0]
 8001736:	b29b      	uxth	r3, r3
 8001738:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800173c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001740:	82fb      	strh	r3, [r7, #22]
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	461a      	mov	r2, r3
 8001748:	68bb      	ldr	r3, [r7, #8]
 800174a:	781b      	ldrb	r3, [r3, #0]
 800174c:	009b      	lsls	r3, r3, #2
 800174e:	441a      	add	r2, r3
 8001750:	8afb      	ldrh	r3, [r7, #22]
 8001752:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001756:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800175a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800175e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001762:	b29b      	uxth	r3, r3
 8001764:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001766:	8b7b      	ldrh	r3, [r7, #26]
 8001768:	2b00      	cmp	r3, #0
 800176a:	f000 8087 	beq.w	800187c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	6818      	ldr	r0, [r3, #0]
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	6959      	ldr	r1, [r3, #20]
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	891a      	ldrh	r2, [r3, #8]
 800177a:	8b7b      	ldrh	r3, [r7, #26]
 800177c:	f003 fc5c 	bl	8005038 <USB_ReadPMA>
 8001780:	e07c      	b.n	800187c <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800178a:	b29b      	uxth	r3, r3
 800178c:	461a      	mov	r2, r3
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	00db      	lsls	r3, r3, #3
 8001794:	4413      	add	r3, r2
 8001796:	3306      	adds	r3, #6
 8001798:	005b      	lsls	r3, r3, #1
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	6812      	ldr	r2, [r2, #0]
 800179e:	4413      	add	r3, r2
 80017a0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80017aa:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80017ac:	68bb      	ldr	r3, [r7, #8]
 80017ae:	699a      	ldr	r2, [r3, #24]
 80017b0:	8b7b      	ldrh	r3, [r7, #26]
 80017b2:	429a      	cmp	r2, r3
 80017b4:	d306      	bcc.n	80017c4 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	699a      	ldr	r2, [r3, #24]
 80017ba:	8b7b      	ldrh	r3, [r7, #26]
 80017bc:	1ad2      	subs	r2, r2, r3
 80017be:	68bb      	ldr	r3, [r7, #8]
 80017c0:	619a      	str	r2, [r3, #24]
 80017c2:	e002      	b.n	80017ca <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	2200      	movs	r2, #0
 80017c8:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80017ca:	68bb      	ldr	r3, [r7, #8]
 80017cc:	699b      	ldr	r3, [r3, #24]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d123      	bne.n	800181a <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	461a      	mov	r2, r3
 80017d8:	68bb      	ldr	r3, [r7, #8]
 80017da:	781b      	ldrb	r3, [r3, #0]
 80017dc:	009b      	lsls	r3, r3, #2
 80017de:	4413      	add	r3, r2
 80017e0:	881b      	ldrh	r3, [r3, #0]
 80017e2:	b29b      	uxth	r3, r3
 80017e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80017e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80017ec:	83fb      	strh	r3, [r7, #30]
 80017ee:	8bfb      	ldrh	r3, [r7, #30]
 80017f0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80017f4:	83fb      	strh	r3, [r7, #30]
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	461a      	mov	r2, r3
 80017fc:	68bb      	ldr	r3, [r7, #8]
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	009b      	lsls	r3, r3, #2
 8001802:	441a      	add	r2, r3
 8001804:	8bfb      	ldrh	r3, [r7, #30]
 8001806:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800180a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800180e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001812:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001816:	b29b      	uxth	r3, r3
 8001818:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 800181a:	88fb      	ldrh	r3, [r7, #6]
 800181c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001820:	2b00      	cmp	r3, #0
 8001822:	d11f      	bne.n	8001864 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8001824:	68fb      	ldr	r3, [r7, #12]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	461a      	mov	r2, r3
 800182a:	68bb      	ldr	r3, [r7, #8]
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	009b      	lsls	r3, r3, #2
 8001830:	4413      	add	r3, r2
 8001832:	881b      	ldrh	r3, [r3, #0]
 8001834:	b29b      	uxth	r3, r3
 8001836:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800183a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800183e:	83bb      	strh	r3, [r7, #28]
 8001840:	68fb      	ldr	r3, [r7, #12]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	461a      	mov	r2, r3
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	441a      	add	r2, r3
 800184e:	8bbb      	ldrh	r3, [r7, #28]
 8001850:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001854:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001858:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800185c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001860:	b29b      	uxth	r3, r3
 8001862:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8001864:	8b7b      	ldrh	r3, [r7, #26]
 8001866:	2b00      	cmp	r3, #0
 8001868:	d008      	beq.n	800187c <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	6818      	ldr	r0, [r3, #0]
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	6959      	ldr	r1, [r3, #20]
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	895a      	ldrh	r2, [r3, #10]
 8001876:	8b7b      	ldrh	r3, [r7, #26]
 8001878:	f003 fbde 	bl	8005038 <USB_ReadPMA>
    }
  }

  return count;
 800187c:	8b7b      	ldrh	r3, [r7, #26]
}
 800187e:	4618      	mov	r0, r3
 8001880:	3720      	adds	r7, #32
 8001882:	46bd      	mov	sp, r7
 8001884:	bd80      	pop	{r7, pc}

08001886 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8001886:	b580      	push	{r7, lr}
 8001888:	b092      	sub	sp, #72	; 0x48
 800188a:	af00      	add	r7, sp, #0
 800188c:	60f8      	str	r0, [r7, #12]
 800188e:	60b9      	str	r1, [r7, #8]
 8001890:	4613      	mov	r3, r2
 8001892:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8001894:	88fb      	ldrh	r3, [r7, #6]
 8001896:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800189a:	2b00      	cmp	r3, #0
 800189c:	f000 8132 	beq.w	8001b04 <HAL_PCD_EP_DB_Transmit+0x27e>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80018a0:	68fb      	ldr	r3, [r7, #12]
 80018a2:	681b      	ldr	r3, [r3, #0]
 80018a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	461a      	mov	r2, r3
 80018ac:	68bb      	ldr	r3, [r7, #8]
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	00db      	lsls	r3, r3, #3
 80018b2:	4413      	add	r3, r2
 80018b4:	3302      	adds	r3, #2
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	68fa      	ldr	r2, [r7, #12]
 80018ba:	6812      	ldr	r2, [r2, #0]
 80018bc:	4413      	add	r3, r2
 80018be:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018c2:	881b      	ldrh	r3, [r3, #0]
 80018c4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80018c8:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len > TxByteNbre)
 80018ca:	68bb      	ldr	r3, [r7, #8]
 80018cc:	699a      	ldr	r2, [r3, #24]
 80018ce:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80018d0:	429a      	cmp	r2, r3
 80018d2:	d906      	bls.n	80018e2 <HAL_PCD_EP_DB_Transmit+0x5c>
    {
      ep->xfer_len -= TxByteNbre;
 80018d4:	68bb      	ldr	r3, [r7, #8]
 80018d6:	699a      	ldr	r2, [r3, #24]
 80018d8:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80018da:	1ad2      	subs	r2, r2, r3
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	619a      	str	r2, [r3, #24]
 80018e0:	e002      	b.n	80018e8 <HAL_PCD_EP_DB_Transmit+0x62>
    }
    else
    {
      ep->xfer_len = 0U;
 80018e2:	68bb      	ldr	r3, [r7, #8]
 80018e4:	2200      	movs	r2, #0
 80018e6:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80018e8:	68bb      	ldr	r3, [r7, #8]
 80018ea:	699b      	ldr	r3, [r3, #24]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d12c      	bne.n	800194a <HAL_PCD_EP_DB_Transmit+0xc4>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80018f0:	68bb      	ldr	r3, [r7, #8]
 80018f2:	781b      	ldrb	r3, [r3, #0]
 80018f4:	4619      	mov	r1, r3
 80018f6:	68f8      	ldr	r0, [r7, #12]
 80018f8:	f005 faeb 	bl	8006ed2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80018fc:	88fb      	ldrh	r3, [r7, #6]
 80018fe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001902:	2b00      	cmp	r3, #0
 8001904:	f000 822f 	beq.w	8001d66 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8001908:	68fb      	ldr	r3, [r7, #12]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	461a      	mov	r2, r3
 800190e:	68bb      	ldr	r3, [r7, #8]
 8001910:	781b      	ldrb	r3, [r3, #0]
 8001912:	009b      	lsls	r3, r3, #2
 8001914:	4413      	add	r3, r2
 8001916:	881b      	ldrh	r3, [r3, #0]
 8001918:	b29b      	uxth	r3, r3
 800191a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800191e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001922:	827b      	strh	r3, [r7, #18]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	461a      	mov	r2, r3
 800192a:	68bb      	ldr	r3, [r7, #8]
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	441a      	add	r2, r3
 8001932:	8a7b      	ldrh	r3, [r7, #18]
 8001934:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001938:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800193c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001940:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001944:	b29b      	uxth	r3, r3
 8001946:	8013      	strh	r3, [r2, #0]
 8001948:	e20d      	b.n	8001d66 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800194a:	88fb      	ldrh	r3, [r7, #6]
 800194c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d01f      	beq.n	8001994 <HAL_PCD_EP_DB_Transmit+0x10e>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	461a      	mov	r2, r3
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	781b      	ldrb	r3, [r3, #0]
 800195e:	009b      	lsls	r3, r3, #2
 8001960:	4413      	add	r3, r2
 8001962:	881b      	ldrh	r3, [r3, #0]
 8001964:	b29b      	uxth	r3, r3
 8001966:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800196a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800196e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	461a      	mov	r2, r3
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	781b      	ldrb	r3, [r3, #0]
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	441a      	add	r2, r3
 800197e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001980:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001984:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001988:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800198c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001990:	b29b      	uxth	r3, r3
 8001992:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800199a:	2b01      	cmp	r3, #1
 800199c:	f040 81e3 	bne.w	8001d66 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	695a      	ldr	r2, [r3, #20]
 80019a4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80019a6:	441a      	add	r2, r3
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	69da      	ldr	r2, [r3, #28]
 80019b0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80019b2:	441a      	add	r2, r3
 80019b4:	68bb      	ldr	r3, [r7, #8]
 80019b6:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	6a1a      	ldr	r2, [r3, #32]
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	691b      	ldr	r3, [r3, #16]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d309      	bcc.n	80019d8 <HAL_PCD_EP_DB_Transmit+0x152>
        {
          len = ep->maxpacket;
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	691b      	ldr	r3, [r3, #16]
 80019c8:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 80019ca:	68bb      	ldr	r3, [r7, #8]
 80019cc:	6a1a      	ldr	r2, [r3, #32]
 80019ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80019d0:	1ad2      	subs	r2, r2, r3
 80019d2:	68bb      	ldr	r3, [r7, #8]
 80019d4:	621a      	str	r2, [r3, #32]
 80019d6:	e014      	b.n	8001a02 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else if (ep->xfer_len_db == 0U)
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	6a1b      	ldr	r3, [r3, #32]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d106      	bne.n	80019ee <HAL_PCD_EP_DB_Transmit+0x168>
        {
          len = TxByteNbre;
 80019e0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80019e2:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 80019e4:	68bb      	ldr	r3, [r7, #8]
 80019e6:	2200      	movs	r2, #0
 80019e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80019ec:	e009      	b.n	8001a02 <HAL_PCD_EP_DB_Transmit+0x17c>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	2200      	movs	r2, #0
 80019f2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 80019f6:	68bb      	ldr	r3, [r7, #8]
 80019f8:	6a1b      	ldr	r3, [r3, #32]
 80019fa:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 80019fc:	68bb      	ldr	r3, [r7, #8]
 80019fe:	2200      	movs	r2, #0
 8001a00:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001a02:	68bb      	ldr	r3, [r7, #8]
 8001a04:	785b      	ldrb	r3, [r3, #1]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d155      	bne.n	8001ab6 <HAL_PCD_EP_DB_Transmit+0x230>
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	61bb      	str	r3, [r7, #24]
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	69bb      	ldr	r3, [r7, #24]
 8001a1e:	4413      	add	r3, r2
 8001a20:	61bb      	str	r3, [r7, #24]
 8001a22:	68bb      	ldr	r3, [r7, #8]
 8001a24:	781b      	ldrb	r3, [r3, #0]
 8001a26:	011a      	lsls	r2, r3, #4
 8001a28:	69bb      	ldr	r3, [r7, #24]
 8001a2a:	4413      	add	r3, r2
 8001a2c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001a30:	617b      	str	r3, [r7, #20]
 8001a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d112      	bne.n	8001a5e <HAL_PCD_EP_DB_Transmit+0x1d8>
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	881b      	ldrh	r3, [r3, #0]
 8001a3c:	b29b      	uxth	r3, r3
 8001a3e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001a42:	b29a      	uxth	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	801a      	strh	r2, [r3, #0]
 8001a48:	697b      	ldr	r3, [r7, #20]
 8001a4a:	881b      	ldrh	r3, [r3, #0]
 8001a4c:	b29b      	uxth	r3, r3
 8001a4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001a52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001a56:	b29a      	uxth	r2, r3
 8001a58:	697b      	ldr	r3, [r7, #20]
 8001a5a:	801a      	strh	r2, [r3, #0]
 8001a5c:	e047      	b.n	8001aee <HAL_PCD_EP_DB_Transmit+0x268>
 8001a5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a60:	2b3e      	cmp	r3, #62	; 0x3e
 8001a62:	d811      	bhi.n	8001a88 <HAL_PCD_EP_DB_Transmit+0x202>
 8001a64:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a66:	085b      	lsrs	r3, r3, #1
 8001a68:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a6a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a6c:	f003 0301 	and.w	r3, r3, #1
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d002      	beq.n	8001a7a <HAL_PCD_EP_DB_Transmit+0x1f4>
 8001a74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a76:	3301      	adds	r3, #1
 8001a78:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a7c:	b29b      	uxth	r3, r3
 8001a7e:	029b      	lsls	r3, r3, #10
 8001a80:	b29a      	uxth	r2, r3
 8001a82:	697b      	ldr	r3, [r7, #20]
 8001a84:	801a      	strh	r2, [r3, #0]
 8001a86:	e032      	b.n	8001aee <HAL_PCD_EP_DB_Transmit+0x268>
 8001a88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a8a:	095b      	lsrs	r3, r3, #5
 8001a8c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001a90:	f003 031f 	and.w	r3, r3, #31
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d102      	bne.n	8001a9e <HAL_PCD_EP_DB_Transmit+0x218>
 8001a98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a9a:	3b01      	subs	r3, #1
 8001a9c:	62bb      	str	r3, [r7, #40]	; 0x28
 8001a9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001aa0:	b29b      	uxth	r3, r3
 8001aa2:	029b      	lsls	r3, r3, #10
 8001aa4:	b29b      	uxth	r3, r3
 8001aa6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001aaa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001aae:	b29a      	uxth	r2, r3
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	801a      	strh	r2, [r3, #0]
 8001ab4:	e01b      	b.n	8001aee <HAL_PCD_EP_DB_Transmit+0x268>
 8001ab6:	68bb      	ldr	r3, [r7, #8]
 8001ab8:	785b      	ldrb	r3, [r3, #1]
 8001aba:	2b01      	cmp	r3, #1
 8001abc:	d117      	bne.n	8001aee <HAL_PCD_EP_DB_Transmit+0x268>
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	623b      	str	r3, [r7, #32]
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	681b      	ldr	r3, [r3, #0]
 8001ac8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001acc:	b29b      	uxth	r3, r3
 8001ace:	461a      	mov	r2, r3
 8001ad0:	6a3b      	ldr	r3, [r7, #32]
 8001ad2:	4413      	add	r3, r2
 8001ad4:	623b      	str	r3, [r7, #32]
 8001ad6:	68bb      	ldr	r3, [r7, #8]
 8001ad8:	781b      	ldrb	r3, [r3, #0]
 8001ada:	011a      	lsls	r2, r3, #4
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	4413      	add	r3, r2
 8001ae0:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8001ae4:	61fb      	str	r3, [r7, #28]
 8001ae6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ae8:	b29a      	uxth	r2, r3
 8001aea:	69fb      	ldr	r3, [r7, #28]
 8001aec:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8001aee:	68fb      	ldr	r3, [r7, #12]
 8001af0:	6818      	ldr	r0, [r3, #0]
 8001af2:	68bb      	ldr	r3, [r7, #8]
 8001af4:	6959      	ldr	r1, [r3, #20]
 8001af6:	68bb      	ldr	r3, [r7, #8]
 8001af8:	891a      	ldrh	r2, [r3, #8]
 8001afa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001afc:	b29b      	uxth	r3, r3
 8001afe:	f003 fa57 	bl	8004fb0 <USB_WritePMA>
 8001b02:	e130      	b.n	8001d66 <HAL_PCD_EP_DB_Transmit+0x4e0>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	461a      	mov	r2, r3
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	781b      	ldrb	r3, [r3, #0]
 8001b14:	00db      	lsls	r3, r3, #3
 8001b16:	4413      	add	r3, r2
 8001b18:	3306      	adds	r3, #6
 8001b1a:	005b      	lsls	r3, r3, #1
 8001b1c:	68fa      	ldr	r2, [r7, #12]
 8001b1e:	6812      	ldr	r2, [r2, #0]
 8001b20:	4413      	add	r3, r2
 8001b22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8001b26:	881b      	ldrh	r3, [r3, #0]
 8001b28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001b2c:	85fb      	strh	r3, [r7, #46]	; 0x2e

    if (ep->xfer_len >= TxByteNbre)
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	699a      	ldr	r2, [r3, #24]
 8001b32:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001b34:	429a      	cmp	r2, r3
 8001b36:	d306      	bcc.n	8001b46 <HAL_PCD_EP_DB_Transmit+0x2c0>
    {
      ep->xfer_len -= TxByteNbre;
 8001b38:	68bb      	ldr	r3, [r7, #8]
 8001b3a:	699a      	ldr	r2, [r3, #24]
 8001b3c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001b3e:	1ad2      	subs	r2, r2, r3
 8001b40:	68bb      	ldr	r3, [r7, #8]
 8001b42:	619a      	str	r2, [r3, #24]
 8001b44:	e002      	b.n	8001b4c <HAL_PCD_EP_DB_Transmit+0x2c6>
    }
    else
    {
      ep->xfer_len = 0U;
 8001b46:	68bb      	ldr	r3, [r7, #8]
 8001b48:	2200      	movs	r2, #0
 8001b4a:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	699b      	ldr	r3, [r3, #24]
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d12c      	bne.n	8001bae <HAL_PCD_EP_DB_Transmit+0x328>
    {
      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8001b54:	68bb      	ldr	r3, [r7, #8]
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	68f8      	ldr	r0, [r7, #12]
 8001b5c:	f005 f9b9 	bl	8006ed2 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /*need to Free USB Buff*/
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8001b60:	88fb      	ldrh	r3, [r7, #6]
 8001b62:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	f040 80fd 	bne.w	8001d66 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	461a      	mov	r2, r3
 8001b72:	68bb      	ldr	r3, [r7, #8]
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	009b      	lsls	r3, r3, #2
 8001b78:	4413      	add	r3, r2
 8001b7a:	881b      	ldrh	r3, [r3, #0]
 8001b7c:	b29b      	uxth	r3, r3
 8001b7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001b82:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001b86:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	781b      	ldrb	r3, [r3, #0]
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	441a      	add	r2, r3
 8001b96:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001b98:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001b9c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001ba0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001ba4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	8013      	strh	r3, [r2, #0]
 8001bac:	e0db      	b.n	8001d66 <HAL_PCD_EP_DB_Transmit+0x4e0>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8001bae:	88fb      	ldrh	r3, [r7, #6]
 8001bb0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d11f      	bne.n	8001bf8 <HAL_PCD_EP_DB_Transmit+0x372>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	461a      	mov	r2, r3
 8001bbe:	68bb      	ldr	r3, [r7, #8]
 8001bc0:	781b      	ldrb	r3, [r3, #0]
 8001bc2:	009b      	lsls	r3, r3, #2
 8001bc4:	4413      	add	r3, r2
 8001bc6:	881b      	ldrh	r3, [r3, #0]
 8001bc8:	b29b      	uxth	r3, r3
 8001bca:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001bce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001bd2:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	461a      	mov	r2, r3
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	009b      	lsls	r3, r3, #2
 8001be0:	441a      	add	r2, r3
 8001be2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001be4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001be8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001bec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001bf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001bf4:	b29b      	uxth	r3, r3
 8001bf6:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8001bf8:	68bb      	ldr	r3, [r7, #8]
 8001bfa:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	f040 80b1 	bne.w	8001d66 <HAL_PCD_EP_DB_Transmit+0x4e0>
      {
        ep->xfer_buff += TxByteNbre;
 8001c04:	68bb      	ldr	r3, [r7, #8]
 8001c06:	695a      	ldr	r2, [r3, #20]
 8001c08:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001c0a:	441a      	add	r2, r3
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8001c10:	68bb      	ldr	r3, [r7, #8]
 8001c12:	69da      	ldr	r2, [r3, #28]
 8001c14:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001c16:	441a      	add	r2, r3
 8001c18:	68bb      	ldr	r3, [r7, #8]
 8001c1a:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	6a1a      	ldr	r2, [r3, #32]
 8001c20:	68bb      	ldr	r3, [r7, #8]
 8001c22:	691b      	ldr	r3, [r3, #16]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d309      	bcc.n	8001c3c <HAL_PCD_EP_DB_Transmit+0x3b6>
        {
          len = ep->maxpacket;
 8001c28:	68bb      	ldr	r3, [r7, #8]
 8001c2a:	691b      	ldr	r3, [r3, #16]
 8001c2c:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db -= len;
 8001c2e:	68bb      	ldr	r3, [r7, #8]
 8001c30:	6a1a      	ldr	r2, [r3, #32]
 8001c32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c34:	1ad2      	subs	r2, r2, r3
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	621a      	str	r2, [r3, #32]
 8001c3a:	e014      	b.n	8001c66 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else if (ep->xfer_len_db == 0U)
 8001c3c:	68bb      	ldr	r3, [r7, #8]
 8001c3e:	6a1b      	ldr	r3, [r3, #32]
 8001c40:	2b00      	cmp	r3, #0
 8001c42:	d106      	bne.n	8001c52 <HAL_PCD_EP_DB_Transmit+0x3cc>
        {
          len = TxByteNbre;
 8001c44:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001c46:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_fill_db = 0U;
 8001c48:	68bb      	ldr	r3, [r7, #8]
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8001c50:	e009      	b.n	8001c66 <HAL_PCD_EP_DB_Transmit+0x3e0>
        }
        else
        {
          len = ep->xfer_len_db;
 8001c52:	68bb      	ldr	r3, [r7, #8]
 8001c54:	6a1b      	ldr	r3, [r3, #32]
 8001c56:	63bb      	str	r3, [r7, #56]	; 0x38
          ep->xfer_len_db = 0U;
 8001c58:	68bb      	ldr	r3, [r7, #8]
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8001c5e:	68bb      	ldr	r3, [r7, #8]
 8001c60:	2200      	movs	r2, #0
 8001c62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	637b      	str	r3, [r7, #52]	; 0x34
 8001c6c:	68bb      	ldr	r3, [r7, #8]
 8001c6e:	785b      	ldrb	r3, [r3, #1]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d155      	bne.n	8001d20 <HAL_PCD_EP_DB_Transmit+0x49a>
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	647b      	str	r3, [r7, #68]	; 0x44
 8001c7a:	68fb      	ldr	r3, [r7, #12]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	461a      	mov	r2, r3
 8001c86:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c88:	4413      	add	r3, r2
 8001c8a:	647b      	str	r3, [r7, #68]	; 0x44
 8001c8c:	68bb      	ldr	r3, [r7, #8]
 8001c8e:	781b      	ldrb	r3, [r3, #0]
 8001c90:	011a      	lsls	r2, r3, #4
 8001c92:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001c94:	4413      	add	r3, r2
 8001c96:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001c9a:	643b      	str	r3, [r7, #64]	; 0x40
 8001c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d112      	bne.n	8001cc8 <HAL_PCD_EP_DB_Transmit+0x442>
 8001ca2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8001cac:	b29a      	uxth	r2, r3
 8001cae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cb0:	801a      	strh	r2, [r3, #0]
 8001cb2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cb4:	881b      	ldrh	r3, [r3, #0]
 8001cb6:	b29b      	uxth	r3, r3
 8001cb8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001cbc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001cc0:	b29a      	uxth	r2, r3
 8001cc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cc4:	801a      	strh	r2, [r3, #0]
 8001cc6:	e044      	b.n	8001d52 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8001cc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cca:	2b3e      	cmp	r3, #62	; 0x3e
 8001ccc:	d811      	bhi.n	8001cf2 <HAL_PCD_EP_DB_Transmit+0x46c>
 8001cce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cd0:	085b      	lsrs	r3, r3, #1
 8001cd2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cd4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cd6:	f003 0301 	and.w	r3, r3, #1
 8001cda:	2b00      	cmp	r3, #0
 8001cdc:	d002      	beq.n	8001ce4 <HAL_PCD_EP_DB_Transmit+0x45e>
 8001cde:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ce0:	3301      	adds	r3, #1
 8001ce2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ce4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ce6:	b29b      	uxth	r3, r3
 8001ce8:	029b      	lsls	r3, r3, #10
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001cee:	801a      	strh	r2, [r3, #0]
 8001cf0:	e02f      	b.n	8001d52 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8001cf2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cf4:	095b      	lsrs	r3, r3, #5
 8001cf6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001cf8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001cfa:	f003 031f 	and.w	r3, r3, #31
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d102      	bne.n	8001d08 <HAL_PCD_EP_DB_Transmit+0x482>
 8001d02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d04:	3b01      	subs	r3, #1
 8001d06:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001d08:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d0a:	b29b      	uxth	r3, r3
 8001d0c:	029b      	lsls	r3, r3, #10
 8001d0e:	b29b      	uxth	r3, r3
 8001d10:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001d14:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001d1c:	801a      	strh	r2, [r3, #0]
 8001d1e:	e018      	b.n	8001d52 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	785b      	ldrb	r3, [r3, #1]
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d114      	bne.n	8001d52 <HAL_PCD_EP_DB_Transmit+0x4cc>
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	681b      	ldr	r3, [r3, #0]
 8001d2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8001d30:	b29b      	uxth	r3, r3
 8001d32:	461a      	mov	r2, r3
 8001d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d36:	4413      	add	r3, r2
 8001d38:	637b      	str	r3, [r7, #52]	; 0x34
 8001d3a:	68bb      	ldr	r3, [r7, #8]
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	011a      	lsls	r2, r3, #4
 8001d40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d42:	4413      	add	r3, r2
 8001d44:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8001d48:	633b      	str	r3, [r7, #48]	; 0x30
 8001d4a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d4c:	b29a      	uxth	r2, r3
 8001d4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001d50:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	6818      	ldr	r0, [r3, #0]
 8001d56:	68bb      	ldr	r3, [r7, #8]
 8001d58:	6959      	ldr	r1, [r3, #20]
 8001d5a:	68bb      	ldr	r3, [r7, #8]
 8001d5c:	895a      	ldrh	r2, [r3, #10]
 8001d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001d60:	b29b      	uxth	r3, r3
 8001d62:	f003 f925 	bl	8004fb0 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8001d66:	68fb      	ldr	r3, [r7, #12]
 8001d68:	681b      	ldr	r3, [r3, #0]
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	781b      	ldrb	r3, [r3, #0]
 8001d70:	009b      	lsls	r3, r3, #2
 8001d72:	4413      	add	r3, r2
 8001d74:	881b      	ldrh	r3, [r3, #0]
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8001d7c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d80:	823b      	strh	r3, [r7, #16]
 8001d82:	8a3b      	ldrh	r3, [r7, #16]
 8001d84:	f083 0310 	eor.w	r3, r3, #16
 8001d88:	823b      	strh	r3, [r7, #16]
 8001d8a:	8a3b      	ldrh	r3, [r7, #16]
 8001d8c:	f083 0320 	eor.w	r3, r3, #32
 8001d90:	823b      	strh	r3, [r7, #16]
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	461a      	mov	r2, r3
 8001d98:	68bb      	ldr	r3, [r7, #8]
 8001d9a:	781b      	ldrb	r3, [r3, #0]
 8001d9c:	009b      	lsls	r3, r3, #2
 8001d9e:	441a      	add	r2, r3
 8001da0:	8a3b      	ldrh	r3, [r7, #16]
 8001da2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001da6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8001daa:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001dae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001db2:	b29b      	uxth	r3, r3
 8001db4:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3748      	adds	r7, #72	; 0x48
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	b087      	sub	sp, #28
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	607b      	str	r3, [r7, #4]
 8001dca:	460b      	mov	r3, r1
 8001dcc:	817b      	strh	r3, [r7, #10]
 8001dce:	4613      	mov	r3, r2
 8001dd0:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8001dd2:	897b      	ldrh	r3, [r7, #10]
 8001dd4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d00b      	beq.n	8001df6 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001dde:	897b      	ldrh	r3, [r7, #10]
 8001de0:	f003 0307 	and.w	r3, r3, #7
 8001de4:	1c5a      	adds	r2, r3, #1
 8001de6:	4613      	mov	r3, r2
 8001de8:	009b      	lsls	r3, r3, #2
 8001dea:	4413      	add	r3, r2
 8001dec:	00db      	lsls	r3, r3, #3
 8001dee:	68fa      	ldr	r2, [r7, #12]
 8001df0:	4413      	add	r3, r2
 8001df2:	617b      	str	r3, [r7, #20]
 8001df4:	e009      	b.n	8001e0a <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001df6:	897a      	ldrh	r2, [r7, #10]
 8001df8:	4613      	mov	r3, r2
 8001dfa:	009b      	lsls	r3, r3, #2
 8001dfc:	4413      	add	r3, r2
 8001dfe:	00db      	lsls	r3, r3, #3
 8001e00:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001e04:	68fa      	ldr	r2, [r7, #12]
 8001e06:	4413      	add	r3, r2
 8001e08:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8001e0a:	893b      	ldrh	r3, [r7, #8]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d107      	bne.n	8001e20 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	2200      	movs	r2, #0
 8001e14:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	b29a      	uxth	r2, r3
 8001e1a:	697b      	ldr	r3, [r7, #20]
 8001e1c:	80da      	strh	r2, [r3, #6]
 8001e1e:	e00b      	b.n	8001e38 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	2201      	movs	r2, #1
 8001e24:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	b29a      	uxth	r2, r3
 8001e2a:	697b      	ldr	r3, [r7, #20]
 8001e2c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	0c1b      	lsrs	r3, r3, #16
 8001e32:	b29a      	uxth	r2, r3
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8001e38:	2300      	movs	r3, #0
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	371c      	adds	r7, #28
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	bc80      	pop	{r7}
 8001e42:	4770      	bx	lr

08001e44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b086      	sub	sp, #24
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d101      	bne.n	8001e56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
 8001e54:	e26c      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	f003 0301 	and.w	r3, r3, #1
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	f000 8087 	beq.w	8001f72 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001e64:	4b92      	ldr	r3, [pc, #584]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f003 030c 	and.w	r3, r3, #12
 8001e6c:	2b04      	cmp	r3, #4
 8001e6e:	d00c      	beq.n	8001e8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001e70:	4b8f      	ldr	r3, [pc, #572]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	f003 030c 	and.w	r3, r3, #12
 8001e78:	2b08      	cmp	r3, #8
 8001e7a:	d112      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x5e>
 8001e7c:	4b8c      	ldr	r3, [pc, #560]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e7e:	685b      	ldr	r3, [r3, #4]
 8001e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e88:	d10b      	bne.n	8001ea2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e8a:	4b89      	ldr	r3, [pc, #548]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d06c      	beq.n	8001f70 <HAL_RCC_OscConfig+0x12c>
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	685b      	ldr	r3, [r3, #4]
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d168      	bne.n	8001f70 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001e9e:	2301      	movs	r3, #1
 8001ea0:	e246      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	685b      	ldr	r3, [r3, #4]
 8001ea6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001eaa:	d106      	bne.n	8001eba <HAL_RCC_OscConfig+0x76>
 8001eac:	4b80      	ldr	r3, [pc, #512]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4a7f      	ldr	r2, [pc, #508]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001eb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001eb6:	6013      	str	r3, [r2, #0]
 8001eb8:	e02e      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	685b      	ldr	r3, [r3, #4]
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d10c      	bne.n	8001edc <HAL_RCC_OscConfig+0x98>
 8001ec2:	4b7b      	ldr	r3, [pc, #492]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	4a7a      	ldr	r2, [pc, #488]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ec8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001ecc:	6013      	str	r3, [r2, #0]
 8001ece:	4b78      	ldr	r3, [pc, #480]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	4a77      	ldr	r2, [pc, #476]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ed4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001ed8:	6013      	str	r3, [r2, #0]
 8001eda:	e01d      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001ee4:	d10c      	bne.n	8001f00 <HAL_RCC_OscConfig+0xbc>
 8001ee6:	4b72      	ldr	r3, [pc, #456]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	4a71      	ldr	r2, [pc, #452]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001eec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001ef0:	6013      	str	r3, [r2, #0]
 8001ef2:	4b6f      	ldr	r3, [pc, #444]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	4a6e      	ldr	r2, [pc, #440]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001efc:	6013      	str	r3, [r2, #0]
 8001efe:	e00b      	b.n	8001f18 <HAL_RCC_OscConfig+0xd4>
 8001f00:	4b6b      	ldr	r3, [pc, #428]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a6a      	ldr	r2, [pc, #424]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f0a:	6013      	str	r3, [r2, #0]
 8001f0c:	4b68      	ldr	r3, [pc, #416]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	4a67      	ldr	r2, [pc, #412]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f12:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f16:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	685b      	ldr	r3, [r3, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d013      	beq.n	8001f48 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f20:	f7fe f96c 	bl	80001fc <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f26:	e008      	b.n	8001f3a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f28:	f7fe f968 	bl	80001fc <HAL_GetTick>
 8001f2c:	4602      	mov	r2, r0
 8001f2e:	693b      	ldr	r3, [r7, #16]
 8001f30:	1ad3      	subs	r3, r2, r3
 8001f32:	2b64      	cmp	r3, #100	; 0x64
 8001f34:	d901      	bls.n	8001f3a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f36:	2303      	movs	r3, #3
 8001f38:	e1fa      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f3a:	4b5d      	ldr	r3, [pc, #372]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f0      	beq.n	8001f28 <HAL_RCC_OscConfig+0xe4>
 8001f46:	e014      	b.n	8001f72 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f48:	f7fe f958 	bl	80001fc <HAL_GetTick>
 8001f4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f4e:	e008      	b.n	8001f62 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f50:	f7fe f954 	bl	80001fc <HAL_GetTick>
 8001f54:	4602      	mov	r2, r0
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	1ad3      	subs	r3, r2, r3
 8001f5a:	2b64      	cmp	r3, #100	; 0x64
 8001f5c:	d901      	bls.n	8001f62 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001f5e:	2303      	movs	r3, #3
 8001f60:	e1e6      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f62:	4b53      	ldr	r3, [pc, #332]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d1f0      	bne.n	8001f50 <HAL_RCC_OscConfig+0x10c>
 8001f6e:	e000      	b.n	8001f72 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001f70:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f003 0302 	and.w	r3, r3, #2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d063      	beq.n	8002046 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001f7e:	4b4c      	ldr	r3, [pc, #304]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f80:	685b      	ldr	r3, [r3, #4]
 8001f82:	f003 030c 	and.w	r3, r3, #12
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00b      	beq.n	8001fa2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001f8a:	4b49      	ldr	r3, [pc, #292]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	685b      	ldr	r3, [r3, #4]
 8001f8e:	f003 030c 	and.w	r3, r3, #12
 8001f92:	2b08      	cmp	r3, #8
 8001f94:	d11c      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x18c>
 8001f96:	4b46      	ldr	r3, [pc, #280]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001f98:	685b      	ldr	r3, [r3, #4]
 8001f9a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d116      	bne.n	8001fd0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fa2:	4b43      	ldr	r3, [pc, #268]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d005      	beq.n	8001fba <HAL_RCC_OscConfig+0x176>
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	691b      	ldr	r3, [r3, #16]
 8001fb2:	2b01      	cmp	r3, #1
 8001fb4:	d001      	beq.n	8001fba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001fb6:	2301      	movs	r3, #1
 8001fb8:	e1ba      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001fba:	4b3d      	ldr	r3, [pc, #244]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	695b      	ldr	r3, [r3, #20]
 8001fc6:	00db      	lsls	r3, r3, #3
 8001fc8:	4939      	ldr	r1, [pc, #228]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001fce:	e03a      	b.n	8002046 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	691b      	ldr	r3, [r3, #16]
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d020      	beq.n	800201a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001fd8:	4b36      	ldr	r3, [pc, #216]	; (80020b4 <HAL_RCC_OscConfig+0x270>)
 8001fda:	2201      	movs	r2, #1
 8001fdc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fde:	f7fe f90d 	bl	80001fc <HAL_GetTick>
 8001fe2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001fe4:	e008      	b.n	8001ff8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001fe6:	f7fe f909 	bl	80001fc <HAL_GetTick>
 8001fea:	4602      	mov	r2, r0
 8001fec:	693b      	ldr	r3, [r7, #16]
 8001fee:	1ad3      	subs	r3, r2, r3
 8001ff0:	2b02      	cmp	r3, #2
 8001ff2:	d901      	bls.n	8001ff8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001ff4:	2303      	movs	r3, #3
 8001ff6:	e19b      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ff8:	4b2d      	ldr	r3, [pc, #180]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	f003 0302 	and.w	r3, r3, #2
 8002000:	2b00      	cmp	r3, #0
 8002002:	d0f0      	beq.n	8001fe6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002004:	4b2a      	ldr	r3, [pc, #168]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	695b      	ldr	r3, [r3, #20]
 8002010:	00db      	lsls	r3, r3, #3
 8002012:	4927      	ldr	r1, [pc, #156]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 8002014:	4313      	orrs	r3, r2
 8002016:	600b      	str	r3, [r1, #0]
 8002018:	e015      	b.n	8002046 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800201a:	4b26      	ldr	r3, [pc, #152]	; (80020b4 <HAL_RCC_OscConfig+0x270>)
 800201c:	2200      	movs	r2, #0
 800201e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002020:	f7fe f8ec 	bl	80001fc <HAL_GetTick>
 8002024:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002026:	e008      	b.n	800203a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002028:	f7fe f8e8 	bl	80001fc <HAL_GetTick>
 800202c:	4602      	mov	r2, r0
 800202e:	693b      	ldr	r3, [r7, #16]
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	2b02      	cmp	r3, #2
 8002034:	d901      	bls.n	800203a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002036:	2303      	movs	r3, #3
 8002038:	e17a      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800203a:	4b1d      	ldr	r3, [pc, #116]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	f003 0302 	and.w	r3, r3, #2
 8002042:	2b00      	cmp	r3, #0
 8002044:	d1f0      	bne.n	8002028 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f003 0308 	and.w	r3, r3, #8
 800204e:	2b00      	cmp	r3, #0
 8002050:	d03a      	beq.n	80020c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	699b      	ldr	r3, [r3, #24]
 8002056:	2b00      	cmp	r3, #0
 8002058:	d019      	beq.n	800208e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800205a:	4b17      	ldr	r3, [pc, #92]	; (80020b8 <HAL_RCC_OscConfig+0x274>)
 800205c:	2201      	movs	r2, #1
 800205e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002060:	f7fe f8cc 	bl	80001fc <HAL_GetTick>
 8002064:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002066:	e008      	b.n	800207a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002068:	f7fe f8c8 	bl	80001fc <HAL_GetTick>
 800206c:	4602      	mov	r2, r0
 800206e:	693b      	ldr	r3, [r7, #16]
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	2b02      	cmp	r3, #2
 8002074:	d901      	bls.n	800207a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8002076:	2303      	movs	r3, #3
 8002078:	e15a      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800207a:	4b0d      	ldr	r3, [pc, #52]	; (80020b0 <HAL_RCC_OscConfig+0x26c>)
 800207c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800207e:	f003 0302 	and.w	r3, r3, #2
 8002082:	2b00      	cmp	r3, #0
 8002084:	d0f0      	beq.n	8002068 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8002086:	2001      	movs	r0, #1
 8002088:	f000 faa8 	bl	80025dc <RCC_Delay>
 800208c:	e01c      	b.n	80020c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800208e:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <HAL_RCC_OscConfig+0x274>)
 8002090:	2200      	movs	r2, #0
 8002092:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002094:	f7fe f8b2 	bl	80001fc <HAL_GetTick>
 8002098:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800209a:	e00f      	b.n	80020bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800209c:	f7fe f8ae 	bl	80001fc <HAL_GetTick>
 80020a0:	4602      	mov	r2, r0
 80020a2:	693b      	ldr	r3, [r7, #16]
 80020a4:	1ad3      	subs	r3, r2, r3
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d908      	bls.n	80020bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020aa:	2303      	movs	r3, #3
 80020ac:	e140      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
 80020ae:	bf00      	nop
 80020b0:	40021000 	.word	0x40021000
 80020b4:	42420000 	.word	0x42420000
 80020b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020bc:	4b9e      	ldr	r3, [pc, #632]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80020be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020c0:	f003 0302 	and.w	r3, r3, #2
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d1e9      	bne.n	800209c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	f003 0304 	and.w	r3, r3, #4
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	f000 80a6 	beq.w	8002222 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80020d6:	2300      	movs	r3, #0
 80020d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80020da:	4b97      	ldr	r3, [pc, #604]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d10d      	bne.n	8002102 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80020e6:	4b94      	ldr	r3, [pc, #592]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80020e8:	69db      	ldr	r3, [r3, #28]
 80020ea:	4a93      	ldr	r2, [pc, #588]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80020ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020f0:	61d3      	str	r3, [r2, #28]
 80020f2:	4b91      	ldr	r3, [pc, #580]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80020f4:	69db      	ldr	r3, [r3, #28]
 80020f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80020fa:	60bb      	str	r3, [r7, #8]
 80020fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80020fe:	2301      	movs	r3, #1
 8002100:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002102:	4b8e      	ldr	r3, [pc, #568]	; (800233c <HAL_RCC_OscConfig+0x4f8>)
 8002104:	681b      	ldr	r3, [r3, #0]
 8002106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800210a:	2b00      	cmp	r3, #0
 800210c:	d118      	bne.n	8002140 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800210e:	4b8b      	ldr	r3, [pc, #556]	; (800233c <HAL_RCC_OscConfig+0x4f8>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a8a      	ldr	r2, [pc, #552]	; (800233c <HAL_RCC_OscConfig+0x4f8>)
 8002114:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002118:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800211a:	f7fe f86f 	bl	80001fc <HAL_GetTick>
 800211e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002120:	e008      	b.n	8002134 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002122:	f7fe f86b 	bl	80001fc <HAL_GetTick>
 8002126:	4602      	mov	r2, r0
 8002128:	693b      	ldr	r3, [r7, #16]
 800212a:	1ad3      	subs	r3, r2, r3
 800212c:	2b64      	cmp	r3, #100	; 0x64
 800212e:	d901      	bls.n	8002134 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002130:	2303      	movs	r3, #3
 8002132:	e0fd      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002134:	4b81      	ldr	r3, [pc, #516]	; (800233c <HAL_RCC_OscConfig+0x4f8>)
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800213c:	2b00      	cmp	r3, #0
 800213e:	d0f0      	beq.n	8002122 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	68db      	ldr	r3, [r3, #12]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d106      	bne.n	8002156 <HAL_RCC_OscConfig+0x312>
 8002148:	4b7b      	ldr	r3, [pc, #492]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800214a:	6a1b      	ldr	r3, [r3, #32]
 800214c:	4a7a      	ldr	r2, [pc, #488]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800214e:	f043 0301 	orr.w	r3, r3, #1
 8002152:	6213      	str	r3, [r2, #32]
 8002154:	e02d      	b.n	80021b2 <HAL_RCC_OscConfig+0x36e>
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	68db      	ldr	r3, [r3, #12]
 800215a:	2b00      	cmp	r3, #0
 800215c:	d10c      	bne.n	8002178 <HAL_RCC_OscConfig+0x334>
 800215e:	4b76      	ldr	r3, [pc, #472]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002160:	6a1b      	ldr	r3, [r3, #32]
 8002162:	4a75      	ldr	r2, [pc, #468]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002164:	f023 0301 	bic.w	r3, r3, #1
 8002168:	6213      	str	r3, [r2, #32]
 800216a:	4b73      	ldr	r3, [pc, #460]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800216c:	6a1b      	ldr	r3, [r3, #32]
 800216e:	4a72      	ldr	r2, [pc, #456]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002170:	f023 0304 	bic.w	r3, r3, #4
 8002174:	6213      	str	r3, [r2, #32]
 8002176:	e01c      	b.n	80021b2 <HAL_RCC_OscConfig+0x36e>
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	2b05      	cmp	r3, #5
 800217e:	d10c      	bne.n	800219a <HAL_RCC_OscConfig+0x356>
 8002180:	4b6d      	ldr	r3, [pc, #436]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002182:	6a1b      	ldr	r3, [r3, #32]
 8002184:	4a6c      	ldr	r2, [pc, #432]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002186:	f043 0304 	orr.w	r3, r3, #4
 800218a:	6213      	str	r3, [r2, #32]
 800218c:	4b6a      	ldr	r3, [pc, #424]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800218e:	6a1b      	ldr	r3, [r3, #32]
 8002190:	4a69      	ldr	r2, [pc, #420]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002192:	f043 0301 	orr.w	r3, r3, #1
 8002196:	6213      	str	r3, [r2, #32]
 8002198:	e00b      	b.n	80021b2 <HAL_RCC_OscConfig+0x36e>
 800219a:	4b67      	ldr	r3, [pc, #412]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800219c:	6a1b      	ldr	r3, [r3, #32]
 800219e:	4a66      	ldr	r2, [pc, #408]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80021a0:	f023 0301 	bic.w	r3, r3, #1
 80021a4:	6213      	str	r3, [r2, #32]
 80021a6:	4b64      	ldr	r3, [pc, #400]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80021a8:	6a1b      	ldr	r3, [r3, #32]
 80021aa:	4a63      	ldr	r2, [pc, #396]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80021ac:	f023 0304 	bic.w	r3, r3, #4
 80021b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	68db      	ldr	r3, [r3, #12]
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d015      	beq.n	80021e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021ba:	f7fe f81f 	bl	80001fc <HAL_GetTick>
 80021be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021c0:	e00a      	b.n	80021d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021c2:	f7fe f81b 	bl	80001fc <HAL_GetTick>
 80021c6:	4602      	mov	r2, r0
 80021c8:	693b      	ldr	r3, [r7, #16]
 80021ca:	1ad3      	subs	r3, r2, r3
 80021cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80021d0:	4293      	cmp	r3, r2
 80021d2:	d901      	bls.n	80021d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80021d4:	2303      	movs	r3, #3
 80021d6:	e0ab      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80021d8:	4b57      	ldr	r3, [pc, #348]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80021da:	6a1b      	ldr	r3, [r3, #32]
 80021dc:	f003 0302 	and.w	r3, r3, #2
 80021e0:	2b00      	cmp	r3, #0
 80021e2:	d0ee      	beq.n	80021c2 <HAL_RCC_OscConfig+0x37e>
 80021e4:	e014      	b.n	8002210 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80021e6:	f7fe f809 	bl	80001fc <HAL_GetTick>
 80021ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80021ec:	e00a      	b.n	8002204 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80021ee:	f7fe f805 	bl	80001fc <HAL_GetTick>
 80021f2:	4602      	mov	r2, r0
 80021f4:	693b      	ldr	r3, [r7, #16]
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80021fc:	4293      	cmp	r3, r2
 80021fe:	d901      	bls.n	8002204 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002200:	2303      	movs	r3, #3
 8002202:	e095      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002204:	4b4c      	ldr	r3, [pc, #304]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002206:	6a1b      	ldr	r3, [r3, #32]
 8002208:	f003 0302 	and.w	r3, r3, #2
 800220c:	2b00      	cmp	r3, #0
 800220e:	d1ee      	bne.n	80021ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002210:	7dfb      	ldrb	r3, [r7, #23]
 8002212:	2b01      	cmp	r3, #1
 8002214:	d105      	bne.n	8002222 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002216:	4b48      	ldr	r3, [pc, #288]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002218:	69db      	ldr	r3, [r3, #28]
 800221a:	4a47      	ldr	r2, [pc, #284]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800221c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002220:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	69db      	ldr	r3, [r3, #28]
 8002226:	2b00      	cmp	r3, #0
 8002228:	f000 8081 	beq.w	800232e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800222c:	4b42      	ldr	r3, [pc, #264]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800222e:	685b      	ldr	r3, [r3, #4]
 8002230:	f003 030c 	and.w	r3, r3, #12
 8002234:	2b08      	cmp	r3, #8
 8002236:	d061      	beq.n	80022fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	69db      	ldr	r3, [r3, #28]
 800223c:	2b02      	cmp	r3, #2
 800223e:	d146      	bne.n	80022ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002240:	4b3f      	ldr	r3, [pc, #252]	; (8002340 <HAL_RCC_OscConfig+0x4fc>)
 8002242:	2200      	movs	r2, #0
 8002244:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002246:	f7fd ffd9 	bl	80001fc <HAL_GetTick>
 800224a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800224c:	e008      	b.n	8002260 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800224e:	f7fd ffd5 	bl	80001fc <HAL_GetTick>
 8002252:	4602      	mov	r2, r0
 8002254:	693b      	ldr	r3, [r7, #16]
 8002256:	1ad3      	subs	r3, r2, r3
 8002258:	2b02      	cmp	r3, #2
 800225a:	d901      	bls.n	8002260 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800225c:	2303      	movs	r3, #3
 800225e:	e067      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002260:	4b35      	ldr	r3, [pc, #212]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d1f0      	bne.n	800224e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6a1b      	ldr	r3, [r3, #32]
 8002270:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002274:	d108      	bne.n	8002288 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002276:	4b30      	ldr	r3, [pc, #192]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	689b      	ldr	r3, [r3, #8]
 8002282:	492d      	ldr	r1, [pc, #180]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 8002284:	4313      	orrs	r3, r2
 8002286:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002288:	4b2b      	ldr	r3, [pc, #172]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800228a:	685b      	ldr	r3, [r3, #4]
 800228c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6a19      	ldr	r1, [r3, #32]
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002298:	430b      	orrs	r3, r1
 800229a:	4927      	ldr	r1, [pc, #156]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800229c:	4313      	orrs	r3, r2
 800229e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022a0:	4b27      	ldr	r3, [pc, #156]	; (8002340 <HAL_RCC_OscConfig+0x4fc>)
 80022a2:	2201      	movs	r2, #1
 80022a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022a6:	f7fd ffa9 	bl	80001fc <HAL_GetTick>
 80022aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022ac:	e008      	b.n	80022c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ae:	f7fd ffa5 	bl	80001fc <HAL_GetTick>
 80022b2:	4602      	mov	r2, r0
 80022b4:	693b      	ldr	r3, [r7, #16]
 80022b6:	1ad3      	subs	r3, r2, r3
 80022b8:	2b02      	cmp	r3, #2
 80022ba:	d901      	bls.n	80022c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80022bc:	2303      	movs	r3, #3
 80022be:	e037      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022c0:	4b1d      	ldr	r3, [pc, #116]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022c8:	2b00      	cmp	r3, #0
 80022ca:	d0f0      	beq.n	80022ae <HAL_RCC_OscConfig+0x46a>
 80022cc:	e02f      	b.n	800232e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ce:	4b1c      	ldr	r3, [pc, #112]	; (8002340 <HAL_RCC_OscConfig+0x4fc>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022d4:	f7fd ff92 	bl	80001fc <HAL_GetTick>
 80022d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022da:	e008      	b.n	80022ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022dc:	f7fd ff8e 	bl	80001fc <HAL_GetTick>
 80022e0:	4602      	mov	r2, r0
 80022e2:	693b      	ldr	r3, [r7, #16]
 80022e4:	1ad3      	subs	r3, r2, r3
 80022e6:	2b02      	cmp	r3, #2
 80022e8:	d901      	bls.n	80022ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80022ea:	2303      	movs	r3, #3
 80022ec:	e020      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022ee:	4b12      	ldr	r3, [pc, #72]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d1f0      	bne.n	80022dc <HAL_RCC_OscConfig+0x498>
 80022fa:	e018      	b.n	800232e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	69db      	ldr	r3, [r3, #28]
 8002300:	2b01      	cmp	r3, #1
 8002302:	d101      	bne.n	8002308 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002304:	2301      	movs	r3, #1
 8002306:	e013      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002308:	4b0b      	ldr	r3, [pc, #44]	; (8002338 <HAL_RCC_OscConfig+0x4f4>)
 800230a:	685b      	ldr	r3, [r3, #4]
 800230c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	6a1b      	ldr	r3, [r3, #32]
 8002318:	429a      	cmp	r2, r3
 800231a:	d106      	bne.n	800232a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002326:	429a      	cmp	r2, r3
 8002328:	d001      	beq.n	800232e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e000      	b.n	8002330 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800232e:	2300      	movs	r3, #0
}
 8002330:	4618      	mov	r0, r3
 8002332:	3718      	adds	r7, #24
 8002334:	46bd      	mov	sp, r7
 8002336:	bd80      	pop	{r7, pc}
 8002338:	40021000 	.word	0x40021000
 800233c:	40007000 	.word	0x40007000
 8002340:	42420060 	.word	0x42420060

08002344 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
 800234c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2b00      	cmp	r3, #0
 8002352:	d101      	bne.n	8002358 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e0d0      	b.n	80024fa <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002358:	4b6a      	ldr	r3, [pc, #424]	; (8002504 <HAL_RCC_ClockConfig+0x1c0>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f003 0307 	and.w	r3, r3, #7
 8002360:	683a      	ldr	r2, [r7, #0]
 8002362:	429a      	cmp	r2, r3
 8002364:	d910      	bls.n	8002388 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002366:	4b67      	ldr	r3, [pc, #412]	; (8002504 <HAL_RCC_ClockConfig+0x1c0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f023 0207 	bic.w	r2, r3, #7
 800236e:	4965      	ldr	r1, [pc, #404]	; (8002504 <HAL_RCC_ClockConfig+0x1c0>)
 8002370:	683b      	ldr	r3, [r7, #0]
 8002372:	4313      	orrs	r3, r2
 8002374:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002376:	4b63      	ldr	r3, [pc, #396]	; (8002504 <HAL_RCC_ClockConfig+0x1c0>)
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	f003 0307 	and.w	r3, r3, #7
 800237e:	683a      	ldr	r2, [r7, #0]
 8002380:	429a      	cmp	r2, r3
 8002382:	d001      	beq.n	8002388 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	e0b8      	b.n	80024fa <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 0302 	and.w	r3, r3, #2
 8002390:	2b00      	cmp	r3, #0
 8002392:	d020      	beq.n	80023d6 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	f003 0304 	and.w	r3, r3, #4
 800239c:	2b00      	cmp	r3, #0
 800239e:	d005      	beq.n	80023ac <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023a0:	4b59      	ldr	r3, [pc, #356]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	4a58      	ldr	r2, [pc, #352]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80023a6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80023aa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0308 	and.w	r3, r3, #8
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d005      	beq.n	80023c4 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80023b8:	4b53      	ldr	r3, [pc, #332]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80023ba:	685b      	ldr	r3, [r3, #4]
 80023bc:	4a52      	ldr	r2, [pc, #328]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80023be:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80023c2:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80023c4:	4b50      	ldr	r3, [pc, #320]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	689b      	ldr	r3, [r3, #8]
 80023d0:	494d      	ldr	r1, [pc, #308]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80023d2:	4313      	orrs	r3, r2
 80023d4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d040      	beq.n	8002464 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	2b01      	cmp	r3, #1
 80023e8:	d107      	bne.n	80023fa <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80023ea:	4b47      	ldr	r3, [pc, #284]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d115      	bne.n	8002422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e07f      	b.n	80024fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b02      	cmp	r3, #2
 8002400:	d107      	bne.n	8002412 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002402:	4b41      	ldr	r3, [pc, #260]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800240a:	2b00      	cmp	r3, #0
 800240c:	d109      	bne.n	8002422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e073      	b.n	80024fa <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002412:	4b3d      	ldr	r3, [pc, #244]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f003 0302 	and.w	r3, r3, #2
 800241a:	2b00      	cmp	r3, #0
 800241c:	d101      	bne.n	8002422 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e06b      	b.n	80024fa <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002422:	4b39      	ldr	r3, [pc, #228]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f023 0203 	bic.w	r2, r3, #3
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	685b      	ldr	r3, [r3, #4]
 800242e:	4936      	ldr	r1, [pc, #216]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 8002430:	4313      	orrs	r3, r2
 8002432:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002434:	f7fd fee2 	bl	80001fc <HAL_GetTick>
 8002438:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800243a:	e00a      	b.n	8002452 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800243c:	f7fd fede 	bl	80001fc <HAL_GetTick>
 8002440:	4602      	mov	r2, r0
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	1ad3      	subs	r3, r2, r3
 8002446:	f241 3288 	movw	r2, #5000	; 0x1388
 800244a:	4293      	cmp	r3, r2
 800244c:	d901      	bls.n	8002452 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800244e:	2303      	movs	r3, #3
 8002450:	e053      	b.n	80024fa <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002452:	4b2d      	ldr	r3, [pc, #180]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 8002454:	685b      	ldr	r3, [r3, #4]
 8002456:	f003 020c 	and.w	r2, r3, #12
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	009b      	lsls	r3, r3, #2
 8002460:	429a      	cmp	r2, r3
 8002462:	d1eb      	bne.n	800243c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002464:	4b27      	ldr	r3, [pc, #156]	; (8002504 <HAL_RCC_ClockConfig+0x1c0>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0307 	and.w	r3, r3, #7
 800246c:	683a      	ldr	r2, [r7, #0]
 800246e:	429a      	cmp	r2, r3
 8002470:	d210      	bcs.n	8002494 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002472:	4b24      	ldr	r3, [pc, #144]	; (8002504 <HAL_RCC_ClockConfig+0x1c0>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	f023 0207 	bic.w	r2, r3, #7
 800247a:	4922      	ldr	r1, [pc, #136]	; (8002504 <HAL_RCC_ClockConfig+0x1c0>)
 800247c:	683b      	ldr	r3, [r7, #0]
 800247e:	4313      	orrs	r3, r2
 8002480:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002482:	4b20      	ldr	r3, [pc, #128]	; (8002504 <HAL_RCC_ClockConfig+0x1c0>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	f003 0307 	and.w	r3, r3, #7
 800248a:	683a      	ldr	r2, [r7, #0]
 800248c:	429a      	cmp	r2, r3
 800248e:	d001      	beq.n	8002494 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e032      	b.n	80024fa <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f003 0304 	and.w	r3, r3, #4
 800249c:	2b00      	cmp	r3, #0
 800249e:	d008      	beq.n	80024b2 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024a0:	4b19      	ldr	r3, [pc, #100]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80024a2:	685b      	ldr	r3, [r3, #4]
 80024a4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	68db      	ldr	r3, [r3, #12]
 80024ac:	4916      	ldr	r1, [pc, #88]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80024ae:	4313      	orrs	r3, r2
 80024b0:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d009      	beq.n	80024d2 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80024be:	4b12      	ldr	r3, [pc, #72]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	691b      	ldr	r3, [r3, #16]
 80024ca:	00db      	lsls	r3, r3, #3
 80024cc:	490e      	ldr	r1, [pc, #56]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80024d2:	f000 f821 	bl	8002518 <HAL_RCC_GetSysClockFreq>
 80024d6:	4601      	mov	r1, r0
 80024d8:	4b0b      	ldr	r3, [pc, #44]	; (8002508 <HAL_RCC_ClockConfig+0x1c4>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	091b      	lsrs	r3, r3, #4
 80024de:	f003 030f 	and.w	r3, r3, #15
 80024e2:	4a0a      	ldr	r2, [pc, #40]	; (800250c <HAL_RCC_ClockConfig+0x1c8>)
 80024e4:	5cd3      	ldrb	r3, [r2, r3]
 80024e6:	fa21 f303 	lsr.w	r3, r1, r3
 80024ea:	4a09      	ldr	r2, [pc, #36]	; (8002510 <HAL_RCC_ClockConfig+0x1cc>)
 80024ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80024ee:	4b09      	ldr	r3, [pc, #36]	; (8002514 <HAL_RCC_ClockConfig+0x1d0>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7fd fe40 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 80024f8:	2300      	movs	r3, #0
}
 80024fa:	4618      	mov	r0, r3
 80024fc:	3710      	adds	r7, #16
 80024fe:	46bd      	mov	sp, r7
 8002500:	bd80      	pop	{r7, pc}
 8002502:	bf00      	nop
 8002504:	40022000 	.word	0x40022000
 8002508:	40021000 	.word	0x40021000
 800250c:	080076cc 	.word	0x080076cc
 8002510:	2000011c 	.word	0x2000011c
 8002514:	20000000 	.word	0x20000000

08002518 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002518:	b490      	push	{r4, r7}
 800251a:	b08a      	sub	sp, #40	; 0x28
 800251c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800251e:	4b2a      	ldr	r3, [pc, #168]	; (80025c8 <HAL_RCC_GetSysClockFreq+0xb0>)
 8002520:	1d3c      	adds	r4, r7, #4
 8002522:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002524:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002528:	4b28      	ldr	r3, [pc, #160]	; (80025cc <HAL_RCC_GetSysClockFreq+0xb4>)
 800252a:	881b      	ldrh	r3, [r3, #0]
 800252c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800252e:	2300      	movs	r3, #0
 8002530:	61fb      	str	r3, [r7, #28]
 8002532:	2300      	movs	r3, #0
 8002534:	61bb      	str	r3, [r7, #24]
 8002536:	2300      	movs	r3, #0
 8002538:	627b      	str	r3, [r7, #36]	; 0x24
 800253a:	2300      	movs	r3, #0
 800253c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800253e:	2300      	movs	r3, #0
 8002540:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002542:	4b23      	ldr	r3, [pc, #140]	; (80025d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8002544:	685b      	ldr	r3, [r3, #4]
 8002546:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002548:	69fb      	ldr	r3, [r7, #28]
 800254a:	f003 030c 	and.w	r3, r3, #12
 800254e:	2b04      	cmp	r3, #4
 8002550:	d002      	beq.n	8002558 <HAL_RCC_GetSysClockFreq+0x40>
 8002552:	2b08      	cmp	r3, #8
 8002554:	d003      	beq.n	800255e <HAL_RCC_GetSysClockFreq+0x46>
 8002556:	e02d      	b.n	80025b4 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002558:	4b1e      	ldr	r3, [pc, #120]	; (80025d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800255a:	623b      	str	r3, [r7, #32]
      break;
 800255c:	e02d      	b.n	80025ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800255e:	69fb      	ldr	r3, [r7, #28]
 8002560:	0c9b      	lsrs	r3, r3, #18
 8002562:	f003 030f 	and.w	r3, r3, #15
 8002566:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800256a:	4413      	add	r3, r2
 800256c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002570:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002572:	69fb      	ldr	r3, [r7, #28]
 8002574:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002578:	2b00      	cmp	r3, #0
 800257a:	d013      	beq.n	80025a4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800257c:	4b14      	ldr	r3, [pc, #80]	; (80025d0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800257e:	685b      	ldr	r3, [r3, #4]
 8002580:	0c5b      	lsrs	r3, r3, #17
 8002582:	f003 0301 	and.w	r3, r3, #1
 8002586:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800258a:	4413      	add	r3, r2
 800258c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8002590:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	4a0f      	ldr	r2, [pc, #60]	; (80025d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002596:	fb02 f203 	mul.w	r2, r2, r3
 800259a:	69bb      	ldr	r3, [r7, #24]
 800259c:	fbb2 f3f3 	udiv	r3, r2, r3
 80025a0:	627b      	str	r3, [r7, #36]	; 0x24
 80025a2:	e004      	b.n	80025ae <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025a4:	697b      	ldr	r3, [r7, #20]
 80025a6:	4a0c      	ldr	r2, [pc, #48]	; (80025d8 <HAL_RCC_GetSysClockFreq+0xc0>)
 80025a8:	fb02 f303 	mul.w	r3, r2, r3
 80025ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80025ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025b0:	623b      	str	r3, [r7, #32]
      break;
 80025b2:	e002      	b.n	80025ba <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025b4:	4b07      	ldr	r3, [pc, #28]	; (80025d4 <HAL_RCC_GetSysClockFreq+0xbc>)
 80025b6:	623b      	str	r3, [r7, #32]
      break;
 80025b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025ba:	6a3b      	ldr	r3, [r7, #32]
}
 80025bc:	4618      	mov	r0, r3
 80025be:	3728      	adds	r7, #40	; 0x28
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bc90      	pop	{r4, r7}
 80025c4:	4770      	bx	lr
 80025c6:	bf00      	nop
 80025c8:	08007670 	.word	0x08007670
 80025cc:	08007680 	.word	0x08007680
 80025d0:	40021000 	.word	0x40021000
 80025d4:	007a1200 	.word	0x007a1200
 80025d8:	003d0900 	.word	0x003d0900

080025dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80025dc:	b480      	push	{r7}
 80025de:	b085      	sub	sp, #20
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80025e4:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <RCC_Delay+0x34>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a0a      	ldr	r2, [pc, #40]	; (8002614 <RCC_Delay+0x38>)
 80025ea:	fba2 2303 	umull	r2, r3, r2, r3
 80025ee:	0a5b      	lsrs	r3, r3, #9
 80025f0:	687a      	ldr	r2, [r7, #4]
 80025f2:	fb02 f303 	mul.w	r3, r2, r3
 80025f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80025f8:	bf00      	nop
  }
  while (Delay --);
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	1e5a      	subs	r2, r3, #1
 80025fe:	60fa      	str	r2, [r7, #12]
 8002600:	2b00      	cmp	r3, #0
 8002602:	d1f9      	bne.n	80025f8 <RCC_Delay+0x1c>
}
 8002604:	bf00      	nop
 8002606:	3714      	adds	r7, #20
 8002608:	46bd      	mov	sp, r7
 800260a:	bc80      	pop	{r7}
 800260c:	4770      	bx	lr
 800260e:	bf00      	nop
 8002610:	2000011c 	.word	0x2000011c
 8002614:	10624dd3 	.word	0x10624dd3

08002618 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b086      	sub	sp, #24
 800261c:	af00      	add	r7, sp, #0
 800261e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8002620:	2300      	movs	r3, #0
 8002622:	613b      	str	r3, [r7, #16]
 8002624:	2300      	movs	r3, #0
 8002626:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f003 0301 	and.w	r3, r3, #1
 8002630:	2b00      	cmp	r3, #0
 8002632:	d07d      	beq.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 8002634:	2300      	movs	r3, #0
 8002636:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002638:	4b4f      	ldr	r3, [pc, #316]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800263a:	69db      	ldr	r3, [r3, #28]
 800263c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002640:	2b00      	cmp	r3, #0
 8002642:	d10d      	bne.n	8002660 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002644:	4b4c      	ldr	r3, [pc, #304]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002646:	69db      	ldr	r3, [r3, #28]
 8002648:	4a4b      	ldr	r2, [pc, #300]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800264a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800264e:	61d3      	str	r3, [r2, #28]
 8002650:	4b49      	ldr	r3, [pc, #292]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002652:	69db      	ldr	r3, [r3, #28]
 8002654:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002658:	60bb      	str	r3, [r7, #8]
 800265a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800265c:	2301      	movs	r3, #1
 800265e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002660:	4b46      	ldr	r3, [pc, #280]	; (800277c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002668:	2b00      	cmp	r3, #0
 800266a:	d118      	bne.n	800269e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800266c:	4b43      	ldr	r3, [pc, #268]	; (800277c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a42      	ldr	r2, [pc, #264]	; (800277c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002672:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002676:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002678:	f7fd fdc0 	bl	80001fc <HAL_GetTick>
 800267c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800267e:	e008      	b.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002680:	f7fd fdbc 	bl	80001fc <HAL_GetTick>
 8002684:	4602      	mov	r2, r0
 8002686:	693b      	ldr	r3, [r7, #16]
 8002688:	1ad3      	subs	r3, r2, r3
 800268a:	2b64      	cmp	r3, #100	; 0x64
 800268c:	d901      	bls.n	8002692 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800268e:	2303      	movs	r3, #3
 8002690:	e06d      	b.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002692:	4b3a      	ldr	r3, [pc, #232]	; (800277c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800269a:	2b00      	cmp	r3, #0
 800269c:	d0f0      	beq.n	8002680 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800269e:	4b36      	ldr	r3, [pc, #216]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026a6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d02e      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	685b      	ldr	r3, [r3, #4]
 80026b2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80026b6:	68fa      	ldr	r2, [r7, #12]
 80026b8:	429a      	cmp	r2, r3
 80026ba:	d027      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80026bc:	4b2e      	ldr	r3, [pc, #184]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026be:	6a1b      	ldr	r3, [r3, #32]
 80026c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80026c4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80026c6:	4b2e      	ldr	r3, [pc, #184]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80026c8:	2201      	movs	r2, #1
 80026ca:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80026cc:	4b2c      	ldr	r3, [pc, #176]	; (8002780 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80026ce:	2200      	movs	r2, #0
 80026d0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80026d2:	4a29      	ldr	r2, [pc, #164]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 0301 	and.w	r3, r3, #1
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d014      	beq.n	800270c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e2:	f7fd fd8b 	bl	80001fc <HAL_GetTick>
 80026e6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026e8:	e00a      	b.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026ea:	f7fd fd87 	bl	80001fc <HAL_GetTick>
 80026ee:	4602      	mov	r2, r0
 80026f0:	693b      	ldr	r3, [r7, #16]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80026f8:	4293      	cmp	r3, r2
 80026fa:	d901      	bls.n	8002700 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80026fc:	2303      	movs	r3, #3
 80026fe:	e036      	b.n	800276e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002700:	4b1d      	ldr	r3, [pc, #116]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002702:	6a1b      	ldr	r3, [r3, #32]
 8002704:	f003 0302 	and.w	r3, r3, #2
 8002708:	2b00      	cmp	r3, #0
 800270a:	d0ee      	beq.n	80026ea <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800270c:	4b1a      	ldr	r3, [pc, #104]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800270e:	6a1b      	ldr	r3, [r3, #32]
 8002710:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	685b      	ldr	r3, [r3, #4]
 8002718:	4917      	ldr	r1, [pc, #92]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800271a:	4313      	orrs	r3, r2
 800271c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800271e:	7dfb      	ldrb	r3, [r7, #23]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d105      	bne.n	8002730 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002724:	4b14      	ldr	r3, [pc, #80]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002726:	69db      	ldr	r3, [r3, #28]
 8002728:	4a13      	ldr	r2, [pc, #76]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800272a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800272e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f003 0302 	and.w	r3, r3, #2
 8002738:	2b00      	cmp	r3, #0
 800273a:	d008      	beq.n	800274e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800273c:	4b0e      	ldr	r3, [pc, #56]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	689b      	ldr	r3, [r3, #8]
 8002748:	490b      	ldr	r1, [pc, #44]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800274a:	4313      	orrs	r3, r2
 800274c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f003 0310 	and.w	r3, r3, #16
 8002756:	2b00      	cmp	r3, #0
 8002758:	d008      	beq.n	800276c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800275a:	4b07      	ldr	r3, [pc, #28]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800275c:	685b      	ldr	r3, [r3, #4]
 800275e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	68db      	ldr	r3, [r3, #12]
 8002766:	4904      	ldr	r1, [pc, #16]	; (8002778 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8002768:	4313      	orrs	r3, r2
 800276a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800276c:	2300      	movs	r3, #0
}
 800276e:	4618      	mov	r0, r3
 8002770:	3718      	adds	r7, #24
 8002772:	46bd      	mov	sp, r7
 8002774:	bd80      	pop	{r7, pc}
 8002776:	bf00      	nop
 8002778:	40021000 	.word	0x40021000
 800277c:	40007000 	.word	0x40007000
 8002780:	42420440 	.word	0x42420440

08002784 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002784:	b580      	push	{r7, lr}
 8002786:	b082      	sub	sp, #8
 8002788:	af00      	add	r7, sp, #0
 800278a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d101      	bne.n	8002796 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002792:	2301      	movs	r3, #1
 8002794:	e041      	b.n	800281a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800279c:	b2db      	uxtb	r3, r3
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d106      	bne.n	80027b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027aa:	6878      	ldr	r0, [r7, #4]
 80027ac:	f004 f9ee 	bl	8006b8c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	2202      	movs	r2, #2
 80027b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681a      	ldr	r2, [r3, #0]
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	3304      	adds	r3, #4
 80027c0:	4619      	mov	r1, r3
 80027c2:	4610      	mov	r0, r2
 80027c4:	f000 fa6c 	bl	8002ca0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2201      	movs	r2, #1
 80027cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	2201      	movs	r2, #1
 80027d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	2201      	movs	r2, #1
 80027dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3708      	adds	r7, #8
 800281e:	46bd      	mov	sp, r7
 8002820:	bd80      	pop	{r7, pc}
	...

08002824 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002824:	b480      	push	{r7}
 8002826:	b085      	sub	sp, #20
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002832:	b2db      	uxtb	r3, r3
 8002834:	2b01      	cmp	r3, #1
 8002836:	d001      	beq.n	800283c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e03a      	b.n	80028b2 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	68da      	ldr	r2, [r3, #12]
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	f042 0201 	orr.w	r2, r2, #1
 8002852:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	4a18      	ldr	r2, [pc, #96]	; (80028bc <HAL_TIM_Base_Start_IT+0x98>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d00e      	beq.n	800287c <HAL_TIM_Base_Start_IT+0x58>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002866:	d009      	beq.n	800287c <HAL_TIM_Base_Start_IT+0x58>
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	4a14      	ldr	r2, [pc, #80]	; (80028c0 <HAL_TIM_Base_Start_IT+0x9c>)
 800286e:	4293      	cmp	r3, r2
 8002870:	d004      	beq.n	800287c <HAL_TIM_Base_Start_IT+0x58>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4a13      	ldr	r2, [pc, #76]	; (80028c4 <HAL_TIM_Base_Start_IT+0xa0>)
 8002878:	4293      	cmp	r3, r2
 800287a:	d111      	bne.n	80028a0 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689b      	ldr	r3, [r3, #8]
 8002882:	f003 0307 	and.w	r3, r3, #7
 8002886:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2b06      	cmp	r3, #6
 800288c:	d010      	beq.n	80028b0 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	681a      	ldr	r2, [r3, #0]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f042 0201 	orr.w	r2, r2, #1
 800289c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800289e:	e007      	b.n	80028b0 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	681a      	ldr	r2, [r3, #0]
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f042 0201 	orr.w	r2, r2, #1
 80028ae:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028b0:	2300      	movs	r3, #0
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3714      	adds	r7, #20
 80028b6:	46bd      	mov	sp, r7
 80028b8:	bc80      	pop	{r7}
 80028ba:	4770      	bx	lr
 80028bc:	40012c00 	.word	0x40012c00
 80028c0:	40000400 	.word	0x40000400
 80028c4:	40000800 	.word	0x40000800

080028c8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	691b      	ldr	r3, [r3, #16]
 80028d6:	f003 0302 	and.w	r3, r3, #2
 80028da:	2b02      	cmp	r3, #2
 80028dc:	d122      	bne.n	8002924 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	68db      	ldr	r3, [r3, #12]
 80028e4:	f003 0302 	and.w	r3, r3, #2
 80028e8:	2b02      	cmp	r3, #2
 80028ea:	d11b      	bne.n	8002924 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f06f 0202 	mvn.w	r2, #2
 80028f4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2201      	movs	r2, #1
 80028fa:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	699b      	ldr	r3, [r3, #24]
 8002902:	f003 0303 	and.w	r3, r3, #3
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800290a:	6878      	ldr	r0, [r7, #4]
 800290c:	f000 f9ad 	bl	8002c6a <HAL_TIM_IC_CaptureCallback>
 8002910:	e005      	b.n	800291e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002912:	6878      	ldr	r0, [r7, #4]
 8002914:	f000 f9a0 	bl	8002c58 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002918:	6878      	ldr	r0, [r7, #4]
 800291a:	f000 f9af 	bl	8002c7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	2200      	movs	r2, #0
 8002922:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	691b      	ldr	r3, [r3, #16]
 800292a:	f003 0304 	and.w	r3, r3, #4
 800292e:	2b04      	cmp	r3, #4
 8002930:	d122      	bne.n	8002978 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	68db      	ldr	r3, [r3, #12]
 8002938:	f003 0304 	and.w	r3, r3, #4
 800293c:	2b04      	cmp	r3, #4
 800293e:	d11b      	bne.n	8002978 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f06f 0204 	mvn.w	r2, #4
 8002948:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	2202      	movs	r2, #2
 800294e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	699b      	ldr	r3, [r3, #24]
 8002956:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f983 	bl	8002c6a <HAL_TIM_IC_CaptureCallback>
 8002964:	e005      	b.n	8002972 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002966:	6878      	ldr	r0, [r7, #4]
 8002968:	f000 f976 	bl	8002c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800296c:	6878      	ldr	r0, [r7, #4]
 800296e:	f000 f985 	bl	8002c7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	2200      	movs	r2, #0
 8002976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	691b      	ldr	r3, [r3, #16]
 800297e:	f003 0308 	and.w	r3, r3, #8
 8002982:	2b08      	cmp	r3, #8
 8002984:	d122      	bne.n	80029cc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	68db      	ldr	r3, [r3, #12]
 800298c:	f003 0308 	and.w	r3, r3, #8
 8002990:	2b08      	cmp	r3, #8
 8002992:	d11b      	bne.n	80029cc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	f06f 0208 	mvn.w	r2, #8
 800299c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	2204      	movs	r2, #4
 80029a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	69db      	ldr	r3, [r3, #28]
 80029aa:	f003 0303 	and.w	r3, r3, #3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d003      	beq.n	80029ba <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029b2:	6878      	ldr	r0, [r7, #4]
 80029b4:	f000 f959 	bl	8002c6a <HAL_TIM_IC_CaptureCallback>
 80029b8:	e005      	b.n	80029c6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 f94c 	bl	8002c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029c0:	6878      	ldr	r0, [r7, #4]
 80029c2:	f000 f95b 	bl	8002c7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2200      	movs	r2, #0
 80029ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	691b      	ldr	r3, [r3, #16]
 80029d2:	f003 0310 	and.w	r3, r3, #16
 80029d6:	2b10      	cmp	r3, #16
 80029d8:	d122      	bne.n	8002a20 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	68db      	ldr	r3, [r3, #12]
 80029e0:	f003 0310 	and.w	r3, r3, #16
 80029e4:	2b10      	cmp	r3, #16
 80029e6:	d11b      	bne.n	8002a20 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	f06f 0210 	mvn.w	r2, #16
 80029f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2208      	movs	r2, #8
 80029f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	69db      	ldr	r3, [r3, #28]
 80029fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d003      	beq.n	8002a0e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a06:	6878      	ldr	r0, [r7, #4]
 8002a08:	f000 f92f 	bl	8002c6a <HAL_TIM_IC_CaptureCallback>
 8002a0c:	e005      	b.n	8002a1a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a0e:	6878      	ldr	r0, [r7, #4]
 8002a10:	f000 f922 	bl	8002c58 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a14:	6878      	ldr	r0, [r7, #4]
 8002a16:	f000 f931 	bl	8002c7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	2200      	movs	r2, #0
 8002a1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	691b      	ldr	r3, [r3, #16]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d10e      	bne.n	8002a4c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	68db      	ldr	r3, [r3, #12]
 8002a34:	f003 0301 	and.w	r3, r3, #1
 8002a38:	2b01      	cmp	r3, #1
 8002a3a:	d107      	bne.n	8002a4c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f06f 0201 	mvn.w	r2, #1
 8002a44:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f000 f8fd 	bl	8002c46 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	691b      	ldr	r3, [r3, #16]
 8002a52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a56:	2b80      	cmp	r3, #128	; 0x80
 8002a58:	d10e      	bne.n	8002a78 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	68db      	ldr	r3, [r3, #12]
 8002a60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a64:	2b80      	cmp	r3, #128	; 0x80
 8002a66:	d107      	bne.n	8002a78 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a70:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a72:	6878      	ldr	r0, [r7, #4]
 8002a74:	f000 fa73 	bl	8002f5e <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a82:	2b40      	cmp	r3, #64	; 0x40
 8002a84:	d10e      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	68db      	ldr	r3, [r3, #12]
 8002a8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a90:	2b40      	cmp	r3, #64	; 0x40
 8002a92:	d107      	bne.n	8002aa4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002a9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002a9e:	6878      	ldr	r0, [r7, #4]
 8002aa0:	f000 f8f5 	bl	8002c8e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	691b      	ldr	r3, [r3, #16]
 8002aaa:	f003 0320 	and.w	r3, r3, #32
 8002aae:	2b20      	cmp	r3, #32
 8002ab0:	d10e      	bne.n	8002ad0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	68db      	ldr	r3, [r3, #12]
 8002ab8:	f003 0320 	and.w	r3, r3, #32
 8002abc:	2b20      	cmp	r3, #32
 8002abe:	d107      	bne.n	8002ad0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f06f 0220 	mvn.w	r2, #32
 8002ac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002aca:	6878      	ldr	r0, [r7, #4]
 8002acc:	f000 fa3e 	bl	8002f4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002ad0:	bf00      	nop
 8002ad2:	3708      	adds	r7, #8
 8002ad4:	46bd      	mov	sp, r7
 8002ad6:	bd80      	pop	{r7, pc}

08002ad8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002ad8:	b580      	push	{r7, lr}
 8002ada:	b084      	sub	sp, #16
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d101      	bne.n	8002af0 <HAL_TIM_ConfigClockSource+0x18>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e0a6      	b.n	8002c3e <HAL_TIM_ConfigClockSource+0x166>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	689b      	ldr	r3, [r3, #8]
 8002b06:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002b0e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002b16:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2b40      	cmp	r3, #64	; 0x40
 8002b26:	d067      	beq.n	8002bf8 <HAL_TIM_ConfigClockSource+0x120>
 8002b28:	2b40      	cmp	r3, #64	; 0x40
 8002b2a:	d80b      	bhi.n	8002b44 <HAL_TIM_ConfigClockSource+0x6c>
 8002b2c:	2b10      	cmp	r3, #16
 8002b2e:	d073      	beq.n	8002c18 <HAL_TIM_ConfigClockSource+0x140>
 8002b30:	2b10      	cmp	r3, #16
 8002b32:	d802      	bhi.n	8002b3a <HAL_TIM_ConfigClockSource+0x62>
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d06f      	beq.n	8002c18 <HAL_TIM_ConfigClockSource+0x140>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002b38:	e078      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002b3a:	2b20      	cmp	r3, #32
 8002b3c:	d06c      	beq.n	8002c18 <HAL_TIM_ConfigClockSource+0x140>
 8002b3e:	2b30      	cmp	r3, #48	; 0x30
 8002b40:	d06a      	beq.n	8002c18 <HAL_TIM_ConfigClockSource+0x140>
      break;
 8002b42:	e073      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002b44:	2b70      	cmp	r3, #112	; 0x70
 8002b46:	d00d      	beq.n	8002b64 <HAL_TIM_ConfigClockSource+0x8c>
 8002b48:	2b70      	cmp	r3, #112	; 0x70
 8002b4a:	d804      	bhi.n	8002b56 <HAL_TIM_ConfigClockSource+0x7e>
 8002b4c:	2b50      	cmp	r3, #80	; 0x50
 8002b4e:	d033      	beq.n	8002bb8 <HAL_TIM_ConfigClockSource+0xe0>
 8002b50:	2b60      	cmp	r3, #96	; 0x60
 8002b52:	d041      	beq.n	8002bd8 <HAL_TIM_ConfigClockSource+0x100>
      break;
 8002b54:	e06a      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 8002b56:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b5a:	d066      	beq.n	8002c2a <HAL_TIM_ConfigClockSource+0x152>
 8002b5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b60:	d017      	beq.n	8002b92 <HAL_TIM_ConfigClockSource+0xba>
      break;
 8002b62:	e063      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6818      	ldr	r0, [r3, #0]
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	6899      	ldr	r1, [r3, #8]
 8002b6c:	683b      	ldr	r3, [r7, #0]
 8002b6e:	685a      	ldr	r2, [r3, #4]
 8002b70:	683b      	ldr	r3, [r7, #0]
 8002b72:	68db      	ldr	r3, [r3, #12]
 8002b74:	f000 f96d 	bl	8002e52 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002b86:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	68fa      	ldr	r2, [r7, #12]
 8002b8e:	609a      	str	r2, [r3, #8]
      break;
 8002b90:	e04c      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6818      	ldr	r0, [r3, #0]
 8002b96:	683b      	ldr	r3, [r7, #0]
 8002b98:	6899      	ldr	r1, [r3, #8]
 8002b9a:	683b      	ldr	r3, [r7, #0]
 8002b9c:	685a      	ldr	r2, [r3, #4]
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	68db      	ldr	r3, [r3, #12]
 8002ba2:	f000 f956 	bl	8002e52 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	689a      	ldr	r2, [r3, #8]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002bb4:	609a      	str	r2, [r3, #8]
      break;
 8002bb6:	e039      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6818      	ldr	r0, [r3, #0]
 8002bbc:	683b      	ldr	r3, [r7, #0]
 8002bbe:	6859      	ldr	r1, [r3, #4]
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	68db      	ldr	r3, [r3, #12]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	f000 f8cd 	bl	8002d64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	2150      	movs	r1, #80	; 0x50
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f000 f924 	bl	8002e1e <TIM_ITRx_SetConfig>
      break;
 8002bd6:	e029      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6818      	ldr	r0, [r3, #0]
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	6859      	ldr	r1, [r3, #4]
 8002be0:	683b      	ldr	r3, [r7, #0]
 8002be2:	68db      	ldr	r3, [r3, #12]
 8002be4:	461a      	mov	r2, r3
 8002be6:	f000 f8eb 	bl	8002dc0 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	2160      	movs	r1, #96	; 0x60
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f000 f914 	bl	8002e1e <TIM_ITRx_SetConfig>
      break;
 8002bf6:	e019      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	6818      	ldr	r0, [r3, #0]
 8002bfc:	683b      	ldr	r3, [r7, #0]
 8002bfe:	6859      	ldr	r1, [r3, #4]
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	68db      	ldr	r3, [r3, #12]
 8002c04:	461a      	mov	r2, r3
 8002c06:	f000 f8ad 	bl	8002d64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	2140      	movs	r1, #64	; 0x40
 8002c10:	4618      	mov	r0, r3
 8002c12:	f000 f904 	bl	8002e1e <TIM_ITRx_SetConfig>
      break;
 8002c16:	e009      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	4619      	mov	r1, r3
 8002c22:	4610      	mov	r0, r2
 8002c24:	f000 f8fb 	bl	8002e1e <TIM_ITRx_SetConfig>
        break;
 8002c28:	e000      	b.n	8002c2c <HAL_TIM_ConfigClockSource+0x154>
      break;
 8002c2a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	2201      	movs	r2, #1
 8002c30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c3c:	2300      	movs	r3, #0
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}

08002c46 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c46:	b480      	push	{r7}
 8002c48:	b083      	sub	sp, #12
 8002c4a:	af00      	add	r7, sp, #0
 8002c4c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002c4e:	bf00      	nop
 8002c50:	370c      	adds	r7, #12
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bc80      	pop	{r7}
 8002c56:	4770      	bx	lr

08002c58 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002c60:	bf00      	nop
 8002c62:	370c      	adds	r7, #12
 8002c64:	46bd      	mov	sp, r7
 8002c66:	bc80      	pop	{r7}
 8002c68:	4770      	bx	lr

08002c6a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002c72:	bf00      	nop
 8002c74:	370c      	adds	r7, #12
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bc80      	pop	{r7}
 8002c7a:	4770      	bx	lr

08002c7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b083      	sub	sp, #12
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002c84:	bf00      	nop
 8002c86:	370c      	adds	r7, #12
 8002c88:	46bd      	mov	sp, r7
 8002c8a:	bc80      	pop	{r7}
 8002c8c:	4770      	bx	lr

08002c8e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002c8e:	b480      	push	{r7}
 8002c90:	b083      	sub	sp, #12
 8002c92:	af00      	add	r7, sp, #0
 8002c94:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002c96:	bf00      	nop
 8002c98:	370c      	adds	r7, #12
 8002c9a:	46bd      	mov	sp, r7
 8002c9c:	bc80      	pop	{r7}
 8002c9e:	4770      	bx	lr

08002ca0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b085      	sub	sp, #20
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a29      	ldr	r2, [pc, #164]	; (8002d58 <TIM_Base_SetConfig+0xb8>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d00b      	beq.n	8002cd0 <TIM_Base_SetConfig+0x30>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cbe:	d007      	beq.n	8002cd0 <TIM_Base_SetConfig+0x30>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	4a26      	ldr	r2, [pc, #152]	; (8002d5c <TIM_Base_SetConfig+0xbc>)
 8002cc4:	4293      	cmp	r3, r2
 8002cc6:	d003      	beq.n	8002cd0 <TIM_Base_SetConfig+0x30>
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	4a25      	ldr	r2, [pc, #148]	; (8002d60 <TIM_Base_SetConfig+0xc0>)
 8002ccc:	4293      	cmp	r3, r2
 8002cce:	d108      	bne.n	8002ce2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002cd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002cd8:	683b      	ldr	r3, [r7, #0]
 8002cda:	685b      	ldr	r3, [r3, #4]
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	4313      	orrs	r3, r2
 8002ce0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a1c      	ldr	r2, [pc, #112]	; (8002d58 <TIM_Base_SetConfig+0xb8>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d00b      	beq.n	8002d02 <TIM_Base_SetConfig+0x62>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002cf0:	d007      	beq.n	8002d02 <TIM_Base_SetConfig+0x62>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a19      	ldr	r2, [pc, #100]	; (8002d5c <TIM_Base_SetConfig+0xbc>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d003      	beq.n	8002d02 <TIM_Base_SetConfig+0x62>
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	4a18      	ldr	r2, [pc, #96]	; (8002d60 <TIM_Base_SetConfig+0xc0>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d108      	bne.n	8002d14 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002d08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	68db      	ldr	r3, [r3, #12]
 8002d0e:	68fa      	ldr	r2, [r7, #12]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	68fa      	ldr	r2, [r7, #12]
 8002d26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002d28:	683b      	ldr	r3, [r7, #0]
 8002d2a:	689a      	ldr	r2, [r3, #8]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002d30:	683b      	ldr	r3, [r7, #0]
 8002d32:	681a      	ldr	r2, [r3, #0]
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a07      	ldr	r2, [pc, #28]	; (8002d58 <TIM_Base_SetConfig+0xb8>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d103      	bne.n	8002d48 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002d40:	683b      	ldr	r3, [r7, #0]
 8002d42:	691a      	ldr	r2, [r3, #16]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	615a      	str	r2, [r3, #20]
}
 8002d4e:	bf00      	nop
 8002d50:	3714      	adds	r7, #20
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bc80      	pop	{r7}
 8002d56:	4770      	bx	lr
 8002d58:	40012c00 	.word	0x40012c00
 8002d5c:	40000400 	.word	0x40000400
 8002d60:	40000800 	.word	0x40000800

08002d64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d64:	b480      	push	{r7}
 8002d66:	b087      	sub	sp, #28
 8002d68:	af00      	add	r7, sp, #0
 8002d6a:	60f8      	str	r0, [r7, #12]
 8002d6c:	60b9      	str	r1, [r7, #8]
 8002d6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	f023 0201 	bic.w	r2, r3, #1
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	699b      	ldr	r3, [r3, #24]
 8002d86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002d8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	011b      	lsls	r3, r3, #4
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d9a:	697b      	ldr	r3, [r7, #20]
 8002d9c:	f023 030a 	bic.w	r3, r3, #10
 8002da0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002da2:	697a      	ldr	r2, [r7, #20]
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	4313      	orrs	r3, r2
 8002da8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	693a      	ldr	r2, [r7, #16]
 8002dae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	697a      	ldr	r2, [r7, #20]
 8002db4:	621a      	str	r2, [r3, #32]
}
 8002db6:	bf00      	nop
 8002db8:	371c      	adds	r7, #28
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bc80      	pop	{r7}
 8002dbe:	4770      	bx	lr

08002dc0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b087      	sub	sp, #28
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	60f8      	str	r0, [r7, #12]
 8002dc8:	60b9      	str	r1, [r7, #8]
 8002dca:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	6a1b      	ldr	r3, [r3, #32]
 8002dd0:	f023 0210 	bic.w	r2, r3, #16
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002dd8:	68fb      	ldr	r3, [r7, #12]
 8002dda:	699b      	ldr	r3, [r3, #24]
 8002ddc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002dde:	68fb      	ldr	r3, [r7, #12]
 8002de0:	6a1b      	ldr	r3, [r3, #32]
 8002de2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002de4:	697b      	ldr	r3, [r7, #20]
 8002de6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002dea:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	031b      	lsls	r3, r3, #12
 8002df0:	697a      	ldr	r2, [r7, #20]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002dfc:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002dfe:	68bb      	ldr	r3, [r7, #8]
 8002e00:	011b      	lsls	r3, r3, #4
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	4313      	orrs	r3, r2
 8002e06:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	697a      	ldr	r2, [r7, #20]
 8002e0c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	693a      	ldr	r2, [r7, #16]
 8002e12:	621a      	str	r2, [r3, #32]
}
 8002e14:	bf00      	nop
 8002e16:	371c      	adds	r7, #28
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	bc80      	pop	{r7}
 8002e1c:	4770      	bx	lr

08002e1e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002e1e:	b480      	push	{r7}
 8002e20:	b085      	sub	sp, #20
 8002e22:	af00      	add	r7, sp, #0
 8002e24:	6078      	str	r0, [r7, #4]
 8002e26:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	689b      	ldr	r3, [r3, #8]
 8002e2c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002e34:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002e36:	683a      	ldr	r2, [r7, #0]
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	f043 0307 	orr.w	r3, r3, #7
 8002e40:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	68fa      	ldr	r2, [r7, #12]
 8002e46:	609a      	str	r2, [r3, #8]
}
 8002e48:	bf00      	nop
 8002e4a:	3714      	adds	r7, #20
 8002e4c:	46bd      	mov	sp, r7
 8002e4e:	bc80      	pop	{r7}
 8002e50:	4770      	bx	lr

08002e52 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e52:	b480      	push	{r7}
 8002e54:	b087      	sub	sp, #28
 8002e56:	af00      	add	r7, sp, #0
 8002e58:	60f8      	str	r0, [r7, #12]
 8002e5a:	60b9      	str	r1, [r7, #8]
 8002e5c:	607a      	str	r2, [r7, #4]
 8002e5e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	689b      	ldr	r3, [r3, #8]
 8002e64:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e66:	697b      	ldr	r3, [r7, #20]
 8002e68:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e6c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	021a      	lsls	r2, r3, #8
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	431a      	orrs	r2, r3
 8002e76:	68bb      	ldr	r3, [r7, #8]
 8002e78:	4313      	orrs	r3, r2
 8002e7a:	697a      	ldr	r2, [r7, #20]
 8002e7c:	4313      	orrs	r3, r2
 8002e7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	697a      	ldr	r2, [r7, #20]
 8002e84:	609a      	str	r2, [r3, #8]
}
 8002e86:	bf00      	nop
 8002e88:	371c      	adds	r7, #28
 8002e8a:	46bd      	mov	sp, r7
 8002e8c:	bc80      	pop	{r7}
 8002e8e:	4770      	bx	lr

08002e90 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e90:	b480      	push	{r7}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	6078      	str	r0, [r7, #4]
 8002e98:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d101      	bne.n	8002ea8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002ea4:	2302      	movs	r3, #2
 8002ea6:	e046      	b.n	8002f36 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	2201      	movs	r2, #1
 8002eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2202      	movs	r2, #2
 8002eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ece:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ed0:	683b      	ldr	r3, [r7, #0]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	68fa      	ldr	r2, [r7, #12]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	68fa      	ldr	r2, [r7, #12]
 8002ee0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	4a16      	ldr	r2, [pc, #88]	; (8002f40 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002ee8:	4293      	cmp	r3, r2
 8002eea:	d00e      	beq.n	8002f0a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002ef4:	d009      	beq.n	8002f0a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	4a12      	ldr	r2, [pc, #72]	; (8002f44 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d004      	beq.n	8002f0a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a10      	ldr	r2, [pc, #64]	; (8002f48 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d10c      	bne.n	8002f24 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002f0a:	68bb      	ldr	r3, [r7, #8]
 8002f0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f10:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	685b      	ldr	r3, [r3, #4]
 8002f16:	68ba      	ldr	r2, [r7, #8]
 8002f18:	4313      	orrs	r3, r2
 8002f1a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	68ba      	ldr	r2, [r7, #8]
 8002f22:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	2201      	movs	r2, #1
 8002f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2200      	movs	r2, #0
 8002f30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002f34:	2300      	movs	r3, #0
}
 8002f36:	4618      	mov	r0, r3
 8002f38:	3714      	adds	r7, #20
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	bc80      	pop	{r7}
 8002f3e:	4770      	bx	lr
 8002f40:	40012c00 	.word	0x40012c00
 8002f44:	40000400 	.word	0x40000400
 8002f48:	40000800 	.word	0x40000800

08002f4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002f4c:	b480      	push	{r7}
 8002f4e:	b083      	sub	sp, #12
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002f54:	bf00      	nop
 8002f56:	370c      	adds	r7, #12
 8002f58:	46bd      	mov	sp, r7
 8002f5a:	bc80      	pop	{r7}
 8002f5c:	4770      	bx	lr

08002f5e <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002f5e:	b480      	push	{r7}
 8002f60:	b083      	sub	sp, #12
 8002f62:	af00      	add	r7, sp, #0
 8002f64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002f66:	bf00      	nop
 8002f68:	370c      	adds	r7, #12
 8002f6a:	46bd      	mov	sp, r7
 8002f6c:	bc80      	pop	{r7}
 8002f6e:	4770      	bx	lr

08002f70 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8002f70:	b084      	sub	sp, #16
 8002f72:	b480      	push	{r7}
 8002f74:	b083      	sub	sp, #12
 8002f76:	af00      	add	r7, sp, #0
 8002f78:	6078      	str	r0, [r7, #4]
 8002f7a:	f107 0014 	add.w	r0, r7, #20
 8002f7e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8002f82:	2300      	movs	r3, #0
}
 8002f84:	4618      	mov	r0, r3
 8002f86:	370c      	adds	r7, #12
 8002f88:	46bd      	mov	sp, r7
 8002f8a:	bc80      	pop	{r7}
 8002f8c:	b004      	add	sp, #16
 8002f8e:	4770      	bx	lr

08002f90 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	2200      	movs	r2, #0
 8002f9c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002fa0:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8002fa4:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	b29a      	uxth	r2, r3
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002fb0:	2300      	movs	r3, #0
}
 8002fb2:	4618      	mov	r0, r3
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr

08002fbc <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8002fbc:	b480      	push	{r7}
 8002fbe:	b085      	sub	sp, #20
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8002fc4:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8002fc8:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8002fd0:	b29a      	uxth	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	b29b      	uxth	r3, r3
 8002fd6:	43db      	mvns	r3, r3
 8002fd8:	b29b      	uxth	r3, r3
 8002fda:	4013      	ands	r3, r2
 8002fdc:	b29a      	uxth	r2, r3
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8002fe4:	2300      	movs	r3, #0
}
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	3714      	adds	r7, #20
 8002fea:	46bd      	mov	sp, r7
 8002fec:	bc80      	pop	{r7}
 8002fee:	4770      	bx	lr

08002ff0 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8002ff0:	b480      	push	{r7}
 8002ff2:	b083      	sub	sp, #12
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	6078      	str	r0, [r7, #4]
 8002ff8:	460b      	mov	r3, r1
 8002ffa:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8002ffc:	2300      	movs	r3, #0
}
 8002ffe:	4618      	mov	r0, r3
 8003000:	370c      	adds	r7, #12
 8003002:	46bd      	mov	sp, r7
 8003004:	bc80      	pop	{r7}
 8003006:	4770      	bx	lr

08003008 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8003008:	b084      	sub	sp, #16
 800300a:	b480      	push	{r7}
 800300c:	b083      	sub	sp, #12
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
 8003012:	f107 0014 	add.w	r0, r7, #20
 8003016:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	2201      	movs	r2, #1
 800301e:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	2200      	movs	r2, #0
 8003026:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	2200      	movs	r2, #0
 800302e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	2200      	movs	r2, #0
 8003036:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800303a:	2300      	movs	r3, #0
}
 800303c:	4618      	mov	r0, r3
 800303e:	370c      	adds	r7, #12
 8003040:	46bd      	mov	sp, r7
 8003042:	bc80      	pop	{r7}
 8003044:	b004      	add	sp, #16
 8003046:	4770      	bx	lr

08003048 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003048:	b480      	push	{r7}
 800304a:	b09b      	sub	sp, #108	; 0x6c
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
 8003050:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8003052:	2300      	movs	r3, #0
 8003054:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 8003058:	687a      	ldr	r2, [r7, #4]
 800305a:	683b      	ldr	r3, [r7, #0]
 800305c:	781b      	ldrb	r3, [r3, #0]
 800305e:	009b      	lsls	r3, r3, #2
 8003060:	4413      	add	r3, r2
 8003062:	881b      	ldrh	r3, [r3, #0]
 8003064:	b29b      	uxth	r3, r3
 8003066:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 800306a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800306e:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8003072:	683b      	ldr	r3, [r7, #0]
 8003074:	78db      	ldrb	r3, [r3, #3]
 8003076:	2b03      	cmp	r3, #3
 8003078:	d81f      	bhi.n	80030ba <USB_ActivateEndpoint+0x72>
 800307a:	a201      	add	r2, pc, #4	; (adr r2, 8003080 <USB_ActivateEndpoint+0x38>)
 800307c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003080:	08003091 	.word	0x08003091
 8003084:	080030ad 	.word	0x080030ad
 8003088:	080030c3 	.word	0x080030c3
 800308c:	0800309f 	.word	0x0800309f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8003090:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8003094:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003098:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800309c:	e012      	b.n	80030c4 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800309e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80030a2:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80030a6:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80030aa:	e00b      	b.n	80030c4 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80030ac:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80030b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80030b4:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 80030b8:	e004      	b.n	80030c4 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 80030ba:	2301      	movs	r3, #1
 80030bc:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 80030c0:	e000      	b.n	80030c4 <USB_ActivateEndpoint+0x7c>
      break;
 80030c2:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80030c4:	687a      	ldr	r2, [r7, #4]
 80030c6:	683b      	ldr	r3, [r7, #0]
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	009b      	lsls	r3, r3, #2
 80030cc:	441a      	add	r2, r3
 80030ce:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 80030d2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80030d6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80030da:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030de:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	009b      	lsls	r3, r3, #2
 80030ee:	4413      	add	r3, r2
 80030f0:	881b      	ldrh	r3, [r3, #0]
 80030f2:	b29b      	uxth	r3, r3
 80030f4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80030f8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030fc:	b29a      	uxth	r2, r3
 80030fe:	683b      	ldr	r3, [r7, #0]
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	b29b      	uxth	r3, r3
 8003104:	4313      	orrs	r3, r2
 8003106:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800310a:	687a      	ldr	r2, [r7, #4]
 800310c:	683b      	ldr	r3, [r7, #0]
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	009b      	lsls	r3, r3, #2
 8003112:	441a      	add	r2, r3
 8003114:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 8003118:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800311c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003120:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003124:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003128:	b29b      	uxth	r3, r3
 800312a:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800312c:	683b      	ldr	r3, [r7, #0]
 800312e:	7b1b      	ldrb	r3, [r3, #12]
 8003130:	2b00      	cmp	r3, #0
 8003132:	f040 8149 	bne.w	80033c8 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	785b      	ldrb	r3, [r3, #1]
 800313a:	2b00      	cmp	r3, #0
 800313c:	f000 8084 	beq.w	8003248 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	617b      	str	r3, [r7, #20]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800314a:	b29b      	uxth	r3, r3
 800314c:	461a      	mov	r2, r3
 800314e:	697b      	ldr	r3, [r7, #20]
 8003150:	4413      	add	r3, r2
 8003152:	617b      	str	r3, [r7, #20]
 8003154:	683b      	ldr	r3, [r7, #0]
 8003156:	781b      	ldrb	r3, [r3, #0]
 8003158:	011a      	lsls	r2, r3, #4
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	4413      	add	r3, r2
 800315e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003162:	613b      	str	r3, [r7, #16]
 8003164:	683b      	ldr	r3, [r7, #0]
 8003166:	88db      	ldrh	r3, [r3, #6]
 8003168:	085b      	lsrs	r3, r3, #1
 800316a:	b29b      	uxth	r3, r3
 800316c:	005b      	lsls	r3, r3, #1
 800316e:	b29a      	uxth	r2, r3
 8003170:	693b      	ldr	r3, [r7, #16]
 8003172:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003174:	687a      	ldr	r2, [r7, #4]
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	009b      	lsls	r3, r3, #2
 800317c:	4413      	add	r3, r2
 800317e:	881b      	ldrh	r3, [r3, #0]
 8003180:	81fb      	strh	r3, [r7, #14]
 8003182:	89fb      	ldrh	r3, [r7, #14]
 8003184:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003188:	2b00      	cmp	r3, #0
 800318a:	d01b      	beq.n	80031c4 <USB_ActivateEndpoint+0x17c>
 800318c:	687a      	ldr	r2, [r7, #4]
 800318e:	683b      	ldr	r3, [r7, #0]
 8003190:	781b      	ldrb	r3, [r3, #0]
 8003192:	009b      	lsls	r3, r3, #2
 8003194:	4413      	add	r3, r2
 8003196:	881b      	ldrh	r3, [r3, #0]
 8003198:	b29b      	uxth	r3, r3
 800319a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800319e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80031a2:	81bb      	strh	r3, [r7, #12]
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	683b      	ldr	r3, [r7, #0]
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	009b      	lsls	r3, r3, #2
 80031ac:	441a      	add	r2, r3
 80031ae:	89bb      	ldrh	r3, [r7, #12]
 80031b0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80031b4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80031b8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031bc:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80031c0:	b29b      	uxth	r3, r3
 80031c2:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80031c4:	683b      	ldr	r3, [r7, #0]
 80031c6:	78db      	ldrb	r3, [r3, #3]
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d020      	beq.n	800320e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80031cc:	687a      	ldr	r2, [r7, #4]
 80031ce:	683b      	ldr	r3, [r7, #0]
 80031d0:	781b      	ldrb	r3, [r3, #0]
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	4413      	add	r3, r2
 80031d6:	881b      	ldrh	r3, [r3, #0]
 80031d8:	b29b      	uxth	r3, r3
 80031da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80031de:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80031e2:	813b      	strh	r3, [r7, #8]
 80031e4:	893b      	ldrh	r3, [r7, #8]
 80031e6:	f083 0320 	eor.w	r3, r3, #32
 80031ea:	813b      	strh	r3, [r7, #8]
 80031ec:	687a      	ldr	r2, [r7, #4]
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	441a      	add	r2, r3
 80031f6:	893b      	ldrh	r3, [r7, #8]
 80031f8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80031fc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003200:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003204:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003208:	b29b      	uxth	r3, r3
 800320a:	8013      	strh	r3, [r2, #0]
 800320c:	e27f      	b.n	800370e <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	683b      	ldr	r3, [r7, #0]
 8003212:	781b      	ldrb	r3, [r3, #0]
 8003214:	009b      	lsls	r3, r3, #2
 8003216:	4413      	add	r3, r2
 8003218:	881b      	ldrh	r3, [r3, #0]
 800321a:	b29b      	uxth	r3, r3
 800321c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003220:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003224:	817b      	strh	r3, [r7, #10]
 8003226:	687a      	ldr	r2, [r7, #4]
 8003228:	683b      	ldr	r3, [r7, #0]
 800322a:	781b      	ldrb	r3, [r3, #0]
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	441a      	add	r2, r3
 8003230:	897b      	ldrh	r3, [r7, #10]
 8003232:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003236:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800323a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800323e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003242:	b29b      	uxth	r3, r3
 8003244:	8013      	strh	r3, [r2, #0]
 8003246:	e262      	b.n	800370e <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003252:	b29b      	uxth	r3, r3
 8003254:	461a      	mov	r2, r3
 8003256:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003258:	4413      	add	r3, r2
 800325a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800325c:	683b      	ldr	r3, [r7, #0]
 800325e:	781b      	ldrb	r3, [r3, #0]
 8003260:	011a      	lsls	r2, r3, #4
 8003262:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003264:	4413      	add	r3, r2
 8003266:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800326a:	62bb      	str	r3, [r7, #40]	; 0x28
 800326c:	683b      	ldr	r3, [r7, #0]
 800326e:	88db      	ldrh	r3, [r3, #6]
 8003270:	085b      	lsrs	r3, r3, #1
 8003272:	b29b      	uxth	r3, r3
 8003274:	005b      	lsls	r3, r3, #1
 8003276:	b29a      	uxth	r2, r3
 8003278:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800327a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	627b      	str	r3, [r7, #36]	; 0x24
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003286:	b29b      	uxth	r3, r3
 8003288:	461a      	mov	r2, r3
 800328a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328c:	4413      	add	r3, r2
 800328e:	627b      	str	r3, [r7, #36]	; 0x24
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	011a      	lsls	r2, r3, #4
 8003296:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003298:	4413      	add	r3, r2
 800329a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800329e:	623b      	str	r3, [r7, #32]
 80032a0:	683b      	ldr	r3, [r7, #0]
 80032a2:	691b      	ldr	r3, [r3, #16]
 80032a4:	2b00      	cmp	r3, #0
 80032a6:	d112      	bne.n	80032ce <USB_ActivateEndpoint+0x286>
 80032a8:	6a3b      	ldr	r3, [r7, #32]
 80032aa:	881b      	ldrh	r3, [r3, #0]
 80032ac:	b29b      	uxth	r3, r3
 80032ae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80032b2:	b29a      	uxth	r2, r3
 80032b4:	6a3b      	ldr	r3, [r7, #32]
 80032b6:	801a      	strh	r2, [r3, #0]
 80032b8:	6a3b      	ldr	r3, [r7, #32]
 80032ba:	881b      	ldrh	r3, [r3, #0]
 80032bc:	b29b      	uxth	r3, r3
 80032be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80032c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80032c6:	b29a      	uxth	r2, r3
 80032c8:	6a3b      	ldr	r3, [r7, #32]
 80032ca:	801a      	strh	r2, [r3, #0]
 80032cc:	e02f      	b.n	800332e <USB_ActivateEndpoint+0x2e6>
 80032ce:	683b      	ldr	r3, [r7, #0]
 80032d0:	691b      	ldr	r3, [r3, #16]
 80032d2:	2b3e      	cmp	r3, #62	; 0x3e
 80032d4:	d813      	bhi.n	80032fe <USB_ActivateEndpoint+0x2b6>
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	691b      	ldr	r3, [r3, #16]
 80032da:	085b      	lsrs	r3, r3, #1
 80032dc:	663b      	str	r3, [r7, #96]	; 0x60
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	691b      	ldr	r3, [r3, #16]
 80032e2:	f003 0301 	and.w	r3, r3, #1
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	d002      	beq.n	80032f0 <USB_ActivateEndpoint+0x2a8>
 80032ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80032ec:	3301      	adds	r3, #1
 80032ee:	663b      	str	r3, [r7, #96]	; 0x60
 80032f0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80032f2:	b29b      	uxth	r3, r3
 80032f4:	029b      	lsls	r3, r3, #10
 80032f6:	b29a      	uxth	r2, r3
 80032f8:	6a3b      	ldr	r3, [r7, #32]
 80032fa:	801a      	strh	r2, [r3, #0]
 80032fc:	e017      	b.n	800332e <USB_ActivateEndpoint+0x2e6>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	691b      	ldr	r3, [r3, #16]
 8003302:	095b      	lsrs	r3, r3, #5
 8003304:	663b      	str	r3, [r7, #96]	; 0x60
 8003306:	683b      	ldr	r3, [r7, #0]
 8003308:	691b      	ldr	r3, [r3, #16]
 800330a:	f003 031f 	and.w	r3, r3, #31
 800330e:	2b00      	cmp	r3, #0
 8003310:	d102      	bne.n	8003318 <USB_ActivateEndpoint+0x2d0>
 8003312:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003314:	3b01      	subs	r3, #1
 8003316:	663b      	str	r3, [r7, #96]	; 0x60
 8003318:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800331a:	b29b      	uxth	r3, r3
 800331c:	029b      	lsls	r3, r3, #10
 800331e:	b29b      	uxth	r3, r3
 8003320:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003324:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003328:	b29a      	uxth	r2, r3
 800332a:	6a3b      	ldr	r3, [r7, #32]
 800332c:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800332e:	687a      	ldr	r2, [r7, #4]
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	781b      	ldrb	r3, [r3, #0]
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	4413      	add	r3, r2
 8003338:	881b      	ldrh	r3, [r3, #0]
 800333a:	83fb      	strh	r3, [r7, #30]
 800333c:	8bfb      	ldrh	r3, [r7, #30]
 800333e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003342:	2b00      	cmp	r3, #0
 8003344:	d01b      	beq.n	800337e <USB_ActivateEndpoint+0x336>
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	683b      	ldr	r3, [r7, #0]
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	009b      	lsls	r3, r3, #2
 800334e:	4413      	add	r3, r2
 8003350:	881b      	ldrh	r3, [r3, #0]
 8003352:	b29b      	uxth	r3, r3
 8003354:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003358:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800335c:	83bb      	strh	r3, [r7, #28]
 800335e:	687a      	ldr	r2, [r7, #4]
 8003360:	683b      	ldr	r3, [r7, #0]
 8003362:	781b      	ldrb	r3, [r3, #0]
 8003364:	009b      	lsls	r3, r3, #2
 8003366:	441a      	add	r2, r3
 8003368:	8bbb      	ldrh	r3, [r7, #28]
 800336a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800336e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003372:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003376:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800337a:	b29b      	uxth	r3, r3
 800337c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800337e:	687a      	ldr	r2, [r7, #4]
 8003380:	683b      	ldr	r3, [r7, #0]
 8003382:	781b      	ldrb	r3, [r3, #0]
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	4413      	add	r3, r2
 8003388:	881b      	ldrh	r3, [r3, #0]
 800338a:	b29b      	uxth	r3, r3
 800338c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003390:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003394:	837b      	strh	r3, [r7, #26]
 8003396:	8b7b      	ldrh	r3, [r7, #26]
 8003398:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 800339c:	837b      	strh	r3, [r7, #26]
 800339e:	8b7b      	ldrh	r3, [r7, #26]
 80033a0:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80033a4:	837b      	strh	r3, [r7, #26]
 80033a6:	687a      	ldr	r2, [r7, #4]
 80033a8:	683b      	ldr	r3, [r7, #0]
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	009b      	lsls	r3, r3, #2
 80033ae:	441a      	add	r2, r3
 80033b0:	8b7b      	ldrh	r3, [r7, #26]
 80033b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80033b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80033ba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80033be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80033c2:	b29b      	uxth	r3, r3
 80033c4:	8013      	strh	r3, [r2, #0]
 80033c6:	e1a2      	b.n	800370e <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	009b      	lsls	r3, r3, #2
 80033d0:	4413      	add	r3, r2
 80033d2:	881b      	ldrh	r3, [r3, #0]
 80033d4:	b29b      	uxth	r3, r3
 80033d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80033da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80033de:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 80033e2:	687a      	ldr	r2, [r7, #4]
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	781b      	ldrb	r3, [r3, #0]
 80033e8:	009b      	lsls	r3, r3, #2
 80033ea:	441a      	add	r2, r3
 80033ec:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 80033f0:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80033f4:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80033f8:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 80033fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003400:	b29b      	uxth	r3, r3
 8003402:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	65bb      	str	r3, [r7, #88]	; 0x58
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800340e:	b29b      	uxth	r3, r3
 8003410:	461a      	mov	r2, r3
 8003412:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003414:	4413      	add	r3, r2
 8003416:	65bb      	str	r3, [r7, #88]	; 0x58
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	781b      	ldrb	r3, [r3, #0]
 800341c:	011a      	lsls	r2, r3, #4
 800341e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003420:	4413      	add	r3, r2
 8003422:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003426:	657b      	str	r3, [r7, #84]	; 0x54
 8003428:	683b      	ldr	r3, [r7, #0]
 800342a:	891b      	ldrh	r3, [r3, #8]
 800342c:	085b      	lsrs	r3, r3, #1
 800342e:	b29b      	uxth	r3, r3
 8003430:	005b      	lsls	r3, r3, #1
 8003432:	b29a      	uxth	r2, r3
 8003434:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003436:	801a      	strh	r2, [r3, #0]
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	653b      	str	r3, [r7, #80]	; 0x50
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003442:	b29b      	uxth	r3, r3
 8003444:	461a      	mov	r2, r3
 8003446:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003448:	4413      	add	r3, r2
 800344a:	653b      	str	r3, [r7, #80]	; 0x50
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	781b      	ldrb	r3, [r3, #0]
 8003450:	011a      	lsls	r2, r3, #4
 8003452:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003454:	4413      	add	r3, r2
 8003456:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 800345a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	895b      	ldrh	r3, [r3, #10]
 8003460:	085b      	lsrs	r3, r3, #1
 8003462:	b29b      	uxth	r3, r3
 8003464:	005b      	lsls	r3, r3, #1
 8003466:	b29a      	uxth	r2, r3
 8003468:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800346a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800346c:	683b      	ldr	r3, [r7, #0]
 800346e:	785b      	ldrb	r3, [r3, #1]
 8003470:	2b00      	cmp	r3, #0
 8003472:	f040 8091 	bne.w	8003598 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003476:	687a      	ldr	r2, [r7, #4]
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	4413      	add	r3, r2
 8003480:	881b      	ldrh	r3, [r3, #0]
 8003482:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8003484:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8003486:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800348a:	2b00      	cmp	r3, #0
 800348c:	d01b      	beq.n	80034c6 <USB_ActivateEndpoint+0x47e>
 800348e:	687a      	ldr	r2, [r7, #4]
 8003490:	683b      	ldr	r3, [r7, #0]
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	009b      	lsls	r3, r3, #2
 8003496:	4413      	add	r3, r2
 8003498:	881b      	ldrh	r3, [r3, #0]
 800349a:	b29b      	uxth	r3, r3
 800349c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034a0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034a4:	877b      	strh	r3, [r7, #58]	; 0x3a
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	009b      	lsls	r3, r3, #2
 80034ae:	441a      	add	r2, r3
 80034b0:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 80034b2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80034b6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80034ba:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80034be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80034c6:	687a      	ldr	r2, [r7, #4]
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	781b      	ldrb	r3, [r3, #0]
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	4413      	add	r3, r2
 80034d0:	881b      	ldrh	r3, [r3, #0]
 80034d2:	873b      	strh	r3, [r7, #56]	; 0x38
 80034d4:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80034d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d01b      	beq.n	8003516 <USB_ActivateEndpoint+0x4ce>
 80034de:	687a      	ldr	r2, [r7, #4]
 80034e0:	683b      	ldr	r3, [r7, #0]
 80034e2:	781b      	ldrb	r3, [r3, #0]
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	4413      	add	r3, r2
 80034e8:	881b      	ldrh	r3, [r3, #0]
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80034f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034f4:	86fb      	strh	r3, [r7, #54]	; 0x36
 80034f6:	687a      	ldr	r2, [r7, #4]
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	781b      	ldrb	r3, [r3, #0]
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	441a      	add	r2, r3
 8003500:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8003502:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003506:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800350a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800350e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003512:	b29b      	uxth	r3, r3
 8003514:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8003516:	687a      	ldr	r2, [r7, #4]
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	009b      	lsls	r3, r3, #2
 800351e:	4413      	add	r3, r2
 8003520:	881b      	ldrh	r3, [r3, #0]
 8003522:	b29b      	uxth	r3, r3
 8003524:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003528:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800352c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800352e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003530:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8003534:	86bb      	strh	r3, [r7, #52]	; 0x34
 8003536:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8003538:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800353c:	86bb      	strh	r3, [r7, #52]	; 0x34
 800353e:	687a      	ldr	r2, [r7, #4]
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	781b      	ldrb	r3, [r3, #0]
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	441a      	add	r2, r3
 8003548:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800354a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800354e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003552:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003556:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800355a:	b29b      	uxth	r3, r3
 800355c:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800355e:	687a      	ldr	r2, [r7, #4]
 8003560:	683b      	ldr	r3, [r7, #0]
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	009b      	lsls	r3, r3, #2
 8003566:	4413      	add	r3, r2
 8003568:	881b      	ldrh	r3, [r3, #0]
 800356a:	b29b      	uxth	r3, r3
 800356c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003570:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003574:	867b      	strh	r3, [r7, #50]	; 0x32
 8003576:	687a      	ldr	r2, [r7, #4]
 8003578:	683b      	ldr	r3, [r7, #0]
 800357a:	781b      	ldrb	r3, [r3, #0]
 800357c:	009b      	lsls	r3, r3, #2
 800357e:	441a      	add	r2, r3
 8003580:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8003582:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003586:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800358a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800358e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003592:	b29b      	uxth	r3, r3
 8003594:	8013      	strh	r3, [r2, #0]
 8003596:	e0ba      	b.n	800370e <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003598:	687a      	ldr	r2, [r7, #4]
 800359a:	683b      	ldr	r3, [r7, #0]
 800359c:	781b      	ldrb	r3, [r3, #0]
 800359e:	009b      	lsls	r3, r3, #2
 80035a0:	4413      	add	r3, r2
 80035a2:	881b      	ldrh	r3, [r3, #0]
 80035a4:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 80035a8:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 80035ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d01d      	beq.n	80035f0 <USB_ActivateEndpoint+0x5a8>
 80035b4:	687a      	ldr	r2, [r7, #4]
 80035b6:	683b      	ldr	r3, [r7, #0]
 80035b8:	781b      	ldrb	r3, [r3, #0]
 80035ba:	009b      	lsls	r3, r3, #2
 80035bc:	4413      	add	r3, r2
 80035be:	881b      	ldrh	r3, [r3, #0]
 80035c0:	b29b      	uxth	r3, r3
 80035c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80035ca:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	683b      	ldr	r3, [r7, #0]
 80035d2:	781b      	ldrb	r3, [r3, #0]
 80035d4:	009b      	lsls	r3, r3, #2
 80035d6:	441a      	add	r2, r3
 80035d8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 80035dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80035e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80035e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80035e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035ec:	b29b      	uxth	r3, r3
 80035ee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80035f0:	687a      	ldr	r2, [r7, #4]
 80035f2:	683b      	ldr	r3, [r7, #0]
 80035f4:	781b      	ldrb	r3, [r3, #0]
 80035f6:	009b      	lsls	r3, r3, #2
 80035f8:	4413      	add	r3, r2
 80035fa:	881b      	ldrh	r3, [r3, #0]
 80035fc:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8003600:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8003604:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003608:	2b00      	cmp	r3, #0
 800360a:	d01d      	beq.n	8003648 <USB_ActivateEndpoint+0x600>
 800360c:	687a      	ldr	r2, [r7, #4]
 800360e:	683b      	ldr	r3, [r7, #0]
 8003610:	781b      	ldrb	r3, [r3, #0]
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	881b      	ldrh	r3, [r3, #0]
 8003618:	b29b      	uxth	r3, r3
 800361a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800361e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003622:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8003626:	687a      	ldr	r2, [r7, #4]
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	009b      	lsls	r3, r3, #2
 800362e:	441a      	add	r2, r3
 8003630:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8003634:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003638:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800363c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003640:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003644:	b29b      	uxth	r3, r3
 8003646:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	78db      	ldrb	r3, [r3, #3]
 800364c:	2b01      	cmp	r3, #1
 800364e:	d024      	beq.n	800369a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	683b      	ldr	r3, [r7, #0]
 8003654:	781b      	ldrb	r3, [r3, #0]
 8003656:	009b      	lsls	r3, r3, #2
 8003658:	4413      	add	r3, r2
 800365a:	881b      	ldrh	r3, [r3, #0]
 800365c:	b29b      	uxth	r3, r3
 800365e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003662:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003666:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 800366a:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 800366e:	f083 0320 	eor.w	r3, r3, #32
 8003672:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8003676:	687a      	ldr	r2, [r7, #4]
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	781b      	ldrb	r3, [r3, #0]
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	441a      	add	r2, r3
 8003680:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8003684:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003688:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800368c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003690:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003694:	b29b      	uxth	r3, r3
 8003696:	8013      	strh	r3, [r2, #0]
 8003698:	e01d      	b.n	80036d6 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800369a:	687a      	ldr	r2, [r7, #4]
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	781b      	ldrb	r3, [r3, #0]
 80036a0:	009b      	lsls	r3, r3, #2
 80036a2:	4413      	add	r3, r2
 80036a4:	881b      	ldrh	r3, [r3, #0]
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80036ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80036b0:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 80036b4:	687a      	ldr	r2, [r7, #4]
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	781b      	ldrb	r3, [r3, #0]
 80036ba:	009b      	lsls	r3, r3, #2
 80036bc:	441a      	add	r2, r3
 80036be:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 80036c2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80036c6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80036ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80036ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80036d6:	687a      	ldr	r2, [r7, #4]
 80036d8:	683b      	ldr	r3, [r7, #0]
 80036da:	781b      	ldrb	r3, [r3, #0]
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	881b      	ldrh	r3, [r3, #0]
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ec:	87fb      	strh	r3, [r7, #62]	; 0x3e
 80036ee:	687a      	ldr	r2, [r7, #4]
 80036f0:	683b      	ldr	r3, [r7, #0]
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	441a      	add	r2, r3
 80036f8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80036fa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80036fe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003702:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003706:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800370a:	b29b      	uxth	r3, r3
 800370c:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 800370e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8003712:	4618      	mov	r0, r3
 8003714:	376c      	adds	r7, #108	; 0x6c
 8003716:	46bd      	mov	sp, r7
 8003718:	bc80      	pop	{r7}
 800371a:	4770      	bx	lr

0800371c <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800371c:	b480      	push	{r7}
 800371e:	b08d      	sub	sp, #52	; 0x34
 8003720:	af00      	add	r7, sp, #0
 8003722:	6078      	str	r0, [r7, #4]
 8003724:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8003726:	683b      	ldr	r3, [r7, #0]
 8003728:	7b1b      	ldrb	r3, [r3, #12]
 800372a:	2b00      	cmp	r3, #0
 800372c:	f040 808e 	bne.w	800384c <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8003730:	683b      	ldr	r3, [r7, #0]
 8003732:	785b      	ldrb	r3, [r3, #1]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d044      	beq.n	80037c2 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8003738:	687a      	ldr	r2, [r7, #4]
 800373a:	683b      	ldr	r3, [r7, #0]
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	009b      	lsls	r3, r3, #2
 8003740:	4413      	add	r3, r2
 8003742:	881b      	ldrh	r3, [r3, #0]
 8003744:	81bb      	strh	r3, [r7, #12]
 8003746:	89bb      	ldrh	r3, [r7, #12]
 8003748:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800374c:	2b00      	cmp	r3, #0
 800374e:	d01b      	beq.n	8003788 <USB_DeactivateEndpoint+0x6c>
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	683b      	ldr	r3, [r7, #0]
 8003754:	781b      	ldrb	r3, [r3, #0]
 8003756:	009b      	lsls	r3, r3, #2
 8003758:	4413      	add	r3, r2
 800375a:	881b      	ldrh	r3, [r3, #0]
 800375c:	b29b      	uxth	r3, r3
 800375e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003762:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003766:	817b      	strh	r3, [r7, #10]
 8003768:	687a      	ldr	r2, [r7, #4]
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	441a      	add	r2, r3
 8003772:	897b      	ldrh	r3, [r7, #10]
 8003774:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003778:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800377c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003780:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003784:	b29b      	uxth	r3, r3
 8003786:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003788:	687a      	ldr	r2, [r7, #4]
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	781b      	ldrb	r3, [r3, #0]
 800378e:	009b      	lsls	r3, r3, #2
 8003790:	4413      	add	r3, r2
 8003792:	881b      	ldrh	r3, [r3, #0]
 8003794:	b29b      	uxth	r3, r3
 8003796:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800379a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800379e:	813b      	strh	r3, [r7, #8]
 80037a0:	687a      	ldr	r2, [r7, #4]
 80037a2:	683b      	ldr	r3, [r7, #0]
 80037a4:	781b      	ldrb	r3, [r3, #0]
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	441a      	add	r2, r3
 80037aa:	893b      	ldrh	r3, [r7, #8]
 80037ac:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80037b0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80037b4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80037b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80037bc:	b29b      	uxth	r3, r3
 80037be:	8013      	strh	r3, [r2, #0]
 80037c0:	e192      	b.n	8003ae8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	683b      	ldr	r3, [r7, #0]
 80037c6:	781b      	ldrb	r3, [r3, #0]
 80037c8:	009b      	lsls	r3, r3, #2
 80037ca:	4413      	add	r3, r2
 80037cc:	881b      	ldrh	r3, [r3, #0]
 80037ce:	827b      	strh	r3, [r7, #18]
 80037d0:	8a7b      	ldrh	r3, [r7, #18]
 80037d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d01b      	beq.n	8003812 <USB_DeactivateEndpoint+0xf6>
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	781b      	ldrb	r3, [r3, #0]
 80037e0:	009b      	lsls	r3, r3, #2
 80037e2:	4413      	add	r3, r2
 80037e4:	881b      	ldrh	r3, [r3, #0]
 80037e6:	b29b      	uxth	r3, r3
 80037e8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80037ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80037f0:	823b      	strh	r3, [r7, #16]
 80037f2:	687a      	ldr	r2, [r7, #4]
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	009b      	lsls	r3, r3, #2
 80037fa:	441a      	add	r2, r3
 80037fc:	8a3b      	ldrh	r3, [r7, #16]
 80037fe:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003802:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003806:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800380a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800380e:	b29b      	uxth	r3, r3
 8003810:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003812:	687a      	ldr	r2, [r7, #4]
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	781b      	ldrb	r3, [r3, #0]
 8003818:	009b      	lsls	r3, r3, #2
 800381a:	4413      	add	r3, r2
 800381c:	881b      	ldrh	r3, [r3, #0]
 800381e:	b29b      	uxth	r3, r3
 8003820:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003824:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003828:	81fb      	strh	r3, [r7, #14]
 800382a:	687a      	ldr	r2, [r7, #4]
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	441a      	add	r2, r3
 8003834:	89fb      	ldrh	r3, [r7, #14]
 8003836:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800383a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800383e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003842:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003846:	b29b      	uxth	r3, r3
 8003848:	8013      	strh	r3, [r2, #0]
 800384a:	e14d      	b.n	8003ae8 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	785b      	ldrb	r3, [r3, #1]
 8003850:	2b00      	cmp	r3, #0
 8003852:	f040 80a5 	bne.w	80039a0 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	009b      	lsls	r3, r3, #2
 800385e:	4413      	add	r3, r2
 8003860:	881b      	ldrh	r3, [r3, #0]
 8003862:	843b      	strh	r3, [r7, #32]
 8003864:	8c3b      	ldrh	r3, [r7, #32]
 8003866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800386a:	2b00      	cmp	r3, #0
 800386c:	d01b      	beq.n	80038a6 <USB_DeactivateEndpoint+0x18a>
 800386e:	687a      	ldr	r2, [r7, #4]
 8003870:	683b      	ldr	r3, [r7, #0]
 8003872:	781b      	ldrb	r3, [r3, #0]
 8003874:	009b      	lsls	r3, r3, #2
 8003876:	4413      	add	r3, r2
 8003878:	881b      	ldrh	r3, [r3, #0]
 800387a:	b29b      	uxth	r3, r3
 800387c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003880:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003884:	83fb      	strh	r3, [r7, #30]
 8003886:	687a      	ldr	r2, [r7, #4]
 8003888:	683b      	ldr	r3, [r7, #0]
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	009b      	lsls	r3, r3, #2
 800388e:	441a      	add	r2, r3
 8003890:	8bfb      	ldrh	r3, [r7, #30]
 8003892:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003896:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800389a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800389e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80038a2:	b29b      	uxth	r3, r3
 80038a4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80038a6:	687a      	ldr	r2, [r7, #4]
 80038a8:	683b      	ldr	r3, [r7, #0]
 80038aa:	781b      	ldrb	r3, [r3, #0]
 80038ac:	009b      	lsls	r3, r3, #2
 80038ae:	4413      	add	r3, r2
 80038b0:	881b      	ldrh	r3, [r3, #0]
 80038b2:	83bb      	strh	r3, [r7, #28]
 80038b4:	8bbb      	ldrh	r3, [r7, #28]
 80038b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d01b      	beq.n	80038f6 <USB_DeactivateEndpoint+0x1da>
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	009b      	lsls	r3, r3, #2
 80038c6:	4413      	add	r3, r2
 80038c8:	881b      	ldrh	r3, [r3, #0]
 80038ca:	b29b      	uxth	r3, r3
 80038cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80038d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038d4:	837b      	strh	r3, [r7, #26]
 80038d6:	687a      	ldr	r2, [r7, #4]
 80038d8:	683b      	ldr	r3, [r7, #0]
 80038da:	781b      	ldrb	r3, [r3, #0]
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	441a      	add	r2, r3
 80038e0:	8b7b      	ldrh	r3, [r7, #26]
 80038e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80038e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80038ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80038ee:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80038f2:	b29b      	uxth	r3, r3
 80038f4:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80038f6:	687a      	ldr	r2, [r7, #4]
 80038f8:	683b      	ldr	r3, [r7, #0]
 80038fa:	781b      	ldrb	r3, [r3, #0]
 80038fc:	009b      	lsls	r3, r3, #2
 80038fe:	4413      	add	r3, r2
 8003900:	881b      	ldrh	r3, [r3, #0]
 8003902:	b29b      	uxth	r3, r3
 8003904:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003908:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800390c:	833b      	strh	r3, [r7, #24]
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	009b      	lsls	r3, r3, #2
 8003916:	441a      	add	r2, r3
 8003918:	8b3b      	ldrh	r3, [r7, #24]
 800391a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800391e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003922:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003926:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800392a:	b29b      	uxth	r3, r3
 800392c:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800392e:	687a      	ldr	r2, [r7, #4]
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	009b      	lsls	r3, r3, #2
 8003936:	4413      	add	r3, r2
 8003938:	881b      	ldrh	r3, [r3, #0]
 800393a:	b29b      	uxth	r3, r3
 800393c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003940:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003944:	82fb      	strh	r3, [r7, #22]
 8003946:	687a      	ldr	r2, [r7, #4]
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	781b      	ldrb	r3, [r3, #0]
 800394c:	009b      	lsls	r3, r3, #2
 800394e:	441a      	add	r2, r3
 8003950:	8afb      	ldrh	r3, [r7, #22]
 8003952:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003956:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800395a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800395e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003962:	b29b      	uxth	r3, r3
 8003964:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003966:	687a      	ldr	r2, [r7, #4]
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	009b      	lsls	r3, r3, #2
 800396e:	4413      	add	r3, r2
 8003970:	881b      	ldrh	r3, [r3, #0]
 8003972:	b29b      	uxth	r3, r3
 8003974:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003978:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800397c:	82bb      	strh	r3, [r7, #20]
 800397e:	687a      	ldr	r2, [r7, #4]
 8003980:	683b      	ldr	r3, [r7, #0]
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	009b      	lsls	r3, r3, #2
 8003986:	441a      	add	r2, r3
 8003988:	8abb      	ldrh	r3, [r7, #20]
 800398a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800398e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003992:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003996:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800399a:	b29b      	uxth	r3, r3
 800399c:	8013      	strh	r3, [r2, #0]
 800399e:	e0a3      	b.n	8003ae8 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80039a0:	687a      	ldr	r2, [r7, #4]
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	009b      	lsls	r3, r3, #2
 80039a8:	4413      	add	r3, r2
 80039aa:	881b      	ldrh	r3, [r3, #0]
 80039ac:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80039ae:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80039b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d01b      	beq.n	80039f0 <USB_DeactivateEndpoint+0x2d4>
 80039b8:	687a      	ldr	r2, [r7, #4]
 80039ba:	683b      	ldr	r3, [r7, #0]
 80039bc:	781b      	ldrb	r3, [r3, #0]
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	4413      	add	r3, r2
 80039c2:	881b      	ldrh	r3, [r3, #0]
 80039c4:	b29b      	uxth	r3, r3
 80039c6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80039ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80039ce:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80039d0:	687a      	ldr	r2, [r7, #4]
 80039d2:	683b      	ldr	r3, [r7, #0]
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	441a      	add	r2, r3
 80039da:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80039dc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80039e0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80039e4:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80039e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80039f0:	687a      	ldr	r2, [r7, #4]
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	009b      	lsls	r3, r3, #2
 80039f8:	4413      	add	r3, r2
 80039fa:	881b      	ldrh	r3, [r3, #0]
 80039fc:	857b      	strh	r3, [r7, #42]	; 0x2a
 80039fe:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8003a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d01b      	beq.n	8003a40 <USB_DeactivateEndpoint+0x324>
 8003a08:	687a      	ldr	r2, [r7, #4]
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	781b      	ldrb	r3, [r3, #0]
 8003a0e:	009b      	lsls	r3, r3, #2
 8003a10:	4413      	add	r3, r2
 8003a12:	881b      	ldrh	r3, [r3, #0]
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a1e:	853b      	strh	r3, [r7, #40]	; 0x28
 8003a20:	687a      	ldr	r2, [r7, #4]
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	009b      	lsls	r3, r3, #2
 8003a28:	441a      	add	r2, r3
 8003a2a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8003a2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003a38:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8003a40:	687a      	ldr	r2, [r7, #4]
 8003a42:	683b      	ldr	r3, [r7, #0]
 8003a44:	781b      	ldrb	r3, [r3, #0]
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	4413      	add	r3, r2
 8003a4a:	881b      	ldrh	r3, [r3, #0]
 8003a4c:	b29b      	uxth	r3, r3
 8003a4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003a56:	84fb      	strh	r3, [r7, #38]	; 0x26
 8003a58:	687a      	ldr	r2, [r7, #4]
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	781b      	ldrb	r3, [r3, #0]
 8003a5e:	009b      	lsls	r3, r3, #2
 8003a60:	441a      	add	r2, r3
 8003a62:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8003a64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003a68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003a6c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003a70:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003a74:	b29b      	uxth	r3, r3
 8003a76:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	781b      	ldrb	r3, [r3, #0]
 8003a7e:	009b      	lsls	r3, r3, #2
 8003a80:	4413      	add	r3, r2
 8003a82:	881b      	ldrh	r3, [r3, #0]
 8003a84:	b29b      	uxth	r3, r3
 8003a86:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003a8a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003a8e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	781b      	ldrb	r3, [r3, #0]
 8003a96:	009b      	lsls	r3, r3, #2
 8003a98:	441a      	add	r2, r3
 8003a9a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8003a9c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003aa0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003aa4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003aa8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003aac:	b29b      	uxth	r3, r3
 8003aae:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8003ab0:	687a      	ldr	r2, [r7, #4]
 8003ab2:	683b      	ldr	r3, [r7, #0]
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	009b      	lsls	r3, r3, #2
 8003ab8:	4413      	add	r3, r2
 8003aba:	881b      	ldrh	r3, [r3, #0]
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ac2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003ac6:	847b      	strh	r3, [r7, #34]	; 0x22
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	683b      	ldr	r3, [r7, #0]
 8003acc:	781b      	ldrb	r3, [r3, #0]
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	441a      	add	r2, r3
 8003ad2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8003ad4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003ad8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003adc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003ae0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3734      	adds	r7, #52	; 0x34
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bc80      	pop	{r7}
 8003af2:	4770      	bx	lr

08003af4 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b0c4      	sub	sp, #272	; 0x110
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	1d3b      	adds	r3, r7, #4
 8003afc:	6018      	str	r0, [r3, #0]
 8003afe:	463b      	mov	r3, r7
 8003b00:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8003b02:	463b      	mov	r3, r7
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	785b      	ldrb	r3, [r3, #1]
 8003b08:	2b01      	cmp	r3, #1
 8003b0a:	f040 8557 	bne.w	80045bc <USB_EPStartXfer+0xac8>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8003b0e:	463b      	mov	r3, r7
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	699a      	ldr	r2, [r3, #24]
 8003b14:	463b      	mov	r3, r7
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	691b      	ldr	r3, [r3, #16]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d905      	bls.n	8003b2a <USB_EPStartXfer+0x36>
    {
      len = ep->maxpacket;
 8003b1e:	463b      	mov	r3, r7
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	691b      	ldr	r3, [r3, #16]
 8003b24:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003b28:	e004      	b.n	8003b34 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 8003b2a:	463b      	mov	r3, r7
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8003b34:	463b      	mov	r3, r7
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	7b1b      	ldrb	r3, [r3, #12]
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d12c      	bne.n	8003b98 <USB_EPStartXfer+0xa4>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8003b3e:	463b      	mov	r3, r7
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	6959      	ldr	r1, [r3, #20]
 8003b44:	463b      	mov	r3, r7
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	88da      	ldrh	r2, [r3, #6]
 8003b4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b4e:	b29b      	uxth	r3, r3
 8003b50:	1d38      	adds	r0, r7, #4
 8003b52:	6800      	ldr	r0, [r0, #0]
 8003b54:	f001 fa2c 	bl	8004fb0 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8003b58:	1d3b      	adds	r3, r7, #4
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	617b      	str	r3, [r7, #20]
 8003b5e:	1d3b      	adds	r3, r7, #4
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003b66:	b29b      	uxth	r3, r3
 8003b68:	461a      	mov	r2, r3
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	617b      	str	r3, [r7, #20]
 8003b70:	463b      	mov	r3, r7
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	781b      	ldrb	r3, [r3, #0]
 8003b76:	011a      	lsls	r2, r3, #4
 8003b78:	697b      	ldr	r3, [r7, #20]
 8003b7a:	4413      	add	r3, r2
 8003b7c:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8003b80:	f107 0310 	add.w	r3, r7, #16
 8003b84:	601a      	str	r2, [r3, #0]
 8003b86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003b8a:	b29a      	uxth	r2, r3
 8003b8c:	f107 0310 	add.w	r3, r7, #16
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	801a      	strh	r2, [r3, #0]
 8003b94:	f000 bcdd 	b.w	8004552 <USB_EPStartXfer+0xa5e>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 8003b98:	463b      	mov	r3, r7
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	78db      	ldrb	r3, [r3, #3]
 8003b9e:	2b02      	cmp	r3, #2
 8003ba0:	f040 8347 	bne.w	8004232 <USB_EPStartXfer+0x73e>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 8003ba4:	463b      	mov	r3, r7
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6a1a      	ldr	r2, [r3, #32]
 8003baa:	463b      	mov	r3, r7
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	691b      	ldr	r3, [r3, #16]
 8003bb0:	429a      	cmp	r2, r3
 8003bb2:	f240 82eb 	bls.w	800418c <USB_EPStartXfer+0x698>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 8003bb6:	1d3b      	adds	r3, r7, #4
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	463b      	mov	r3, r7
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	781b      	ldrb	r3, [r3, #0]
 8003bc0:	009b      	lsls	r3, r3, #2
 8003bc2:	4413      	add	r3, r2
 8003bc4:	881b      	ldrh	r3, [r3, #0]
 8003bc6:	b29b      	uxth	r3, r3
 8003bc8:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003bcc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003bd0:	f8a7 305a 	strh.w	r3, [r7, #90]	; 0x5a
 8003bd4:	1d3b      	adds	r3, r7, #4
 8003bd6:	681a      	ldr	r2, [r3, #0]
 8003bd8:	463b      	mov	r3, r7
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	781b      	ldrb	r3, [r3, #0]
 8003bde:	009b      	lsls	r3, r3, #2
 8003be0:	441a      	add	r2, r3
 8003be2:	f8b7 305a 	ldrh.w	r3, [r7, #90]	; 0x5a
 8003be6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003bea:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003bee:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8003bf2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003bf6:	b29b      	uxth	r3, r3
 8003bf8:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8003bfa:	463b      	mov	r3, r7
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	6a1a      	ldr	r2, [r3, #32]
 8003c00:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c04:	1ad2      	subs	r2, r2, r3
 8003c06:	463b      	mov	r3, r7
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8003c0c:	1d3b      	adds	r3, r7, #4
 8003c0e:	681a      	ldr	r2, [r3, #0]
 8003c10:	463b      	mov	r3, r7
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	4413      	add	r3, r2
 8003c1a:	881b      	ldrh	r3, [r3, #0]
 8003c1c:	b29b      	uxth	r3, r3
 8003c1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c22:	2b00      	cmp	r3, #0
 8003c24:	f000 8159 	beq.w	8003eda <USB_EPStartXfer+0x3e6>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8003c28:	1d3b      	adds	r3, r7, #4
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	637b      	str	r3, [r7, #52]	; 0x34
 8003c2e:	463b      	mov	r3, r7
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	785b      	ldrb	r3, [r3, #1]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d164      	bne.n	8003d02 <USB_EPStartXfer+0x20e>
 8003c38:	1d3b      	adds	r3, r7, #4
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c3e:	1d3b      	adds	r3, r7, #4
 8003c40:	681b      	ldr	r3, [r3, #0]
 8003c42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003c46:	b29b      	uxth	r3, r3
 8003c48:	461a      	mov	r2, r3
 8003c4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c4c:	4413      	add	r3, r2
 8003c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c50:	463b      	mov	r3, r7
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	781b      	ldrb	r3, [r3, #0]
 8003c56:	011a      	lsls	r2, r3, #4
 8003c58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c5a:	4413      	add	r3, r2
 8003c5c:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003c60:	62bb      	str	r3, [r7, #40]	; 0x28
 8003c62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	d112      	bne.n	8003c90 <USB_EPStartXfer+0x19c>
 8003c6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c6c:	881b      	ldrh	r3, [r3, #0]
 8003c6e:	b29b      	uxth	r3, r3
 8003c70:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003c74:	b29a      	uxth	r2, r3
 8003c76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c78:	801a      	strh	r2, [r3, #0]
 8003c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c7c:	881b      	ldrh	r3, [r3, #0]
 8003c7e:	b29b      	uxth	r3, r3
 8003c80:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003c84:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003c88:	b29a      	uxth	r2, r3
 8003c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c8c:	801a      	strh	r2, [r3, #0]
 8003c8e:	e054      	b.n	8003d3a <USB_EPStartXfer+0x246>
 8003c90:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c94:	2b3e      	cmp	r3, #62	; 0x3e
 8003c96:	d817      	bhi.n	8003cc8 <USB_EPStartXfer+0x1d4>
 8003c98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003c9c:	085b      	lsrs	r3, r3, #1
 8003c9e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003ca2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d004      	beq.n	8003cb8 <USB_EPStartXfer+0x1c4>
 8003cae:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003cb2:	3301      	adds	r3, #1
 8003cb4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003cb8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003cbc:	b29b      	uxth	r3, r3
 8003cbe:	029b      	lsls	r3, r3, #10
 8003cc0:	b29a      	uxth	r2, r3
 8003cc2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cc4:	801a      	strh	r2, [r3, #0]
 8003cc6:	e038      	b.n	8003d3a <USB_EPStartXfer+0x246>
 8003cc8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ccc:	095b      	lsrs	r3, r3, #5
 8003cce:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003cd2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003cd6:	f003 031f 	and.w	r3, r3, #31
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d104      	bne.n	8003ce8 <USB_EPStartXfer+0x1f4>
 8003cde:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003ce8:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8003cec:	b29b      	uxth	r3, r3
 8003cee:	029b      	lsls	r3, r3, #10
 8003cf0:	b29b      	uxth	r3, r3
 8003cf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003cf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003cfa:	b29a      	uxth	r2, r3
 8003cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003cfe:	801a      	strh	r2, [r3, #0]
 8003d00:	e01b      	b.n	8003d3a <USB_EPStartXfer+0x246>
 8003d02:	463b      	mov	r3, r7
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	785b      	ldrb	r3, [r3, #1]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d116      	bne.n	8003d3a <USB_EPStartXfer+0x246>
 8003d0c:	1d3b      	adds	r3, r7, #4
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003d14:	b29b      	uxth	r3, r3
 8003d16:	461a      	mov	r2, r3
 8003d18:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d1a:	4413      	add	r3, r2
 8003d1c:	637b      	str	r3, [r7, #52]	; 0x34
 8003d1e:	463b      	mov	r3, r7
 8003d20:	681b      	ldr	r3, [r3, #0]
 8003d22:	781b      	ldrb	r3, [r3, #0]
 8003d24:	011a      	lsls	r2, r3, #4
 8003d26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003d28:	4413      	add	r3, r2
 8003d2a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003d2e:	633b      	str	r3, [r7, #48]	; 0x30
 8003d30:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d34:	b29a      	uxth	r2, r3
 8003d36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003d38:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8003d3a:	463b      	mov	r3, r7
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	895b      	ldrh	r3, [r3, #10]
 8003d40:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003d44:	463b      	mov	r3, r7
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	6959      	ldr	r1, [r3, #20]
 8003d4a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d4e:	b29b      	uxth	r3, r3
 8003d50:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8003d54:	1d38      	adds	r0, r7, #4
 8003d56:	6800      	ldr	r0, [r0, #0]
 8003d58:	f001 f92a 	bl	8004fb0 <USB_WritePMA>
            ep->xfer_buff += len;
 8003d5c:	463b      	mov	r3, r7
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	695a      	ldr	r2, [r3, #20]
 8003d62:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d66:	441a      	add	r2, r3
 8003d68:	463b      	mov	r3, r7
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8003d6e:	463b      	mov	r3, r7
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	6a1a      	ldr	r2, [r3, #32]
 8003d74:	463b      	mov	r3, r7
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	691b      	ldr	r3, [r3, #16]
 8003d7a:	429a      	cmp	r2, r3
 8003d7c:	d909      	bls.n	8003d92 <USB_EPStartXfer+0x29e>
            {
              ep->xfer_len_db -= len;
 8003d7e:	463b      	mov	r3, r7
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	6a1a      	ldr	r2, [r3, #32]
 8003d84:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003d88:	1ad2      	subs	r2, r2, r3
 8003d8a:	463b      	mov	r3, r7
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	621a      	str	r2, [r3, #32]
 8003d90:	e008      	b.n	8003da4 <USB_EPStartXfer+0x2b0>
            }
            else
            {
              len = ep->xfer_len_db;
 8003d92:	463b      	mov	r3, r7
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 8003d9c:	463b      	mov	r3, r7
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2200      	movs	r2, #0
 8003da2:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003da4:	463b      	mov	r3, r7
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	785b      	ldrb	r3, [r3, #1]
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d164      	bne.n	8003e78 <USB_EPStartXfer+0x384>
 8003dae:	1d3b      	adds	r3, r7, #4
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	61fb      	str	r3, [r7, #28]
 8003db4:	1d3b      	adds	r3, r7, #4
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003dbc:	b29b      	uxth	r3, r3
 8003dbe:	461a      	mov	r2, r3
 8003dc0:	69fb      	ldr	r3, [r7, #28]
 8003dc2:	4413      	add	r3, r2
 8003dc4:	61fb      	str	r3, [r7, #28]
 8003dc6:	463b      	mov	r3, r7
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	011a      	lsls	r2, r3, #4
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	4413      	add	r3, r2
 8003dd2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003dd6:	61bb      	str	r3, [r7, #24]
 8003dd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d112      	bne.n	8003e06 <USB_EPStartXfer+0x312>
 8003de0:	69bb      	ldr	r3, [r7, #24]
 8003de2:	881b      	ldrh	r3, [r3, #0]
 8003de4:	b29b      	uxth	r3, r3
 8003de6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003dea:	b29a      	uxth	r2, r3
 8003dec:	69bb      	ldr	r3, [r7, #24]
 8003dee:	801a      	strh	r2, [r3, #0]
 8003df0:	69bb      	ldr	r3, [r7, #24]
 8003df2:	881b      	ldrh	r3, [r3, #0]
 8003df4:	b29b      	uxth	r3, r3
 8003df6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003dfa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003dfe:	b29a      	uxth	r2, r3
 8003e00:	69bb      	ldr	r3, [r7, #24]
 8003e02:	801a      	strh	r2, [r3, #0]
 8003e04:	e057      	b.n	8003eb6 <USB_EPStartXfer+0x3c2>
 8003e06:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e0a:	2b3e      	cmp	r3, #62	; 0x3e
 8003e0c:	d817      	bhi.n	8003e3e <USB_EPStartXfer+0x34a>
 8003e0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e12:	085b      	lsrs	r3, r3, #1
 8003e14:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003e18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e1c:	f003 0301 	and.w	r3, r3, #1
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d004      	beq.n	8003e2e <USB_EPStartXfer+0x33a>
 8003e24:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003e28:	3301      	adds	r3, #1
 8003e2a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003e2e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003e32:	b29b      	uxth	r3, r3
 8003e34:	029b      	lsls	r3, r3, #10
 8003e36:	b29a      	uxth	r2, r3
 8003e38:	69bb      	ldr	r3, [r7, #24]
 8003e3a:	801a      	strh	r2, [r3, #0]
 8003e3c:	e03b      	b.n	8003eb6 <USB_EPStartXfer+0x3c2>
 8003e3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e42:	095b      	lsrs	r3, r3, #5
 8003e44:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003e48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003e4c:	f003 031f 	and.w	r3, r3, #31
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d104      	bne.n	8003e5e <USB_EPStartXfer+0x36a>
 8003e54:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003e58:	3b01      	subs	r3, #1
 8003e5a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003e5e:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003e62:	b29b      	uxth	r3, r3
 8003e64:	029b      	lsls	r3, r3, #10
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003e6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003e70:	b29a      	uxth	r2, r3
 8003e72:	69bb      	ldr	r3, [r7, #24]
 8003e74:	801a      	strh	r2, [r3, #0]
 8003e76:	e01e      	b.n	8003eb6 <USB_EPStartXfer+0x3c2>
 8003e78:	463b      	mov	r3, r7
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	785b      	ldrb	r3, [r3, #1]
 8003e7e:	2b01      	cmp	r3, #1
 8003e80:	d119      	bne.n	8003eb6 <USB_EPStartXfer+0x3c2>
 8003e82:	1d3b      	adds	r3, r7, #4
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	627b      	str	r3, [r7, #36]	; 0x24
 8003e88:	1d3b      	adds	r3, r7, #4
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003e90:	b29b      	uxth	r3, r3
 8003e92:	461a      	mov	r2, r3
 8003e94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e96:	4413      	add	r3, r2
 8003e98:	627b      	str	r3, [r7, #36]	; 0x24
 8003e9a:	463b      	mov	r3, r7
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	011a      	lsls	r2, r3, #4
 8003ea2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ea4:	4413      	add	r3, r2
 8003ea6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003eaa:	623b      	str	r3, [r7, #32]
 8003eac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003eb0:	b29a      	uxth	r2, r3
 8003eb2:	6a3b      	ldr	r3, [r7, #32]
 8003eb4:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8003eb6:	463b      	mov	r3, r7
 8003eb8:	681b      	ldr	r3, [r3, #0]
 8003eba:	891b      	ldrh	r3, [r3, #8]
 8003ebc:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003ec0:	463b      	mov	r3, r7
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	6959      	ldr	r1, [r3, #20]
 8003ec6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003eca:	b29b      	uxth	r3, r3
 8003ecc:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8003ed0:	1d38      	adds	r0, r7, #4
 8003ed2:	6800      	ldr	r0, [r0, #0]
 8003ed4:	f001 f86c 	bl	8004fb0 <USB_WritePMA>
 8003ed8:	e33b      	b.n	8004552 <USB_EPStartXfer+0xa5e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8003eda:	463b      	mov	r3, r7
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	785b      	ldrb	r3, [r3, #1]
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d164      	bne.n	8003fae <USB_EPStartXfer+0x4ba>
 8003ee4:	1d3b      	adds	r3, r7, #4
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003eea:	1d3b      	adds	r3, r7, #4
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003ef2:	b29b      	uxth	r3, r3
 8003ef4:	461a      	mov	r2, r3
 8003ef6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ef8:	4413      	add	r3, r2
 8003efa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003efc:	463b      	mov	r3, r7
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	011a      	lsls	r2, r3, #4
 8003f04:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003f06:	4413      	add	r3, r2
 8003f08:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003f0c:	64bb      	str	r3, [r7, #72]	; 0x48
 8003f0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003f12:	2b00      	cmp	r3, #0
 8003f14:	d112      	bne.n	8003f3c <USB_EPStartXfer+0x448>
 8003f16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f18:	881b      	ldrh	r3, [r3, #0]
 8003f1a:	b29b      	uxth	r3, r3
 8003f1c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003f20:	b29a      	uxth	r2, r3
 8003f22:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f24:	801a      	strh	r2, [r3, #0]
 8003f26:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f28:	881b      	ldrh	r3, [r3, #0]
 8003f2a:	b29b      	uxth	r3, r3
 8003f2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003f30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003f34:	b29a      	uxth	r2, r3
 8003f36:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f38:	801a      	strh	r2, [r3, #0]
 8003f3a:	e057      	b.n	8003fec <USB_EPStartXfer+0x4f8>
 8003f3c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003f40:	2b3e      	cmp	r3, #62	; 0x3e
 8003f42:	d817      	bhi.n	8003f74 <USB_EPStartXfer+0x480>
 8003f44:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003f48:	085b      	lsrs	r3, r3, #1
 8003f4a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003f4e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003f52:	f003 0301 	and.w	r3, r3, #1
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d004      	beq.n	8003f64 <USB_EPStartXfer+0x470>
 8003f5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f5e:	3301      	adds	r3, #1
 8003f60:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003f64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f68:	b29b      	uxth	r3, r3
 8003f6a:	029b      	lsls	r3, r3, #10
 8003f6c:	b29a      	uxth	r2, r3
 8003f6e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003f70:	801a      	strh	r2, [r3, #0]
 8003f72:	e03b      	b.n	8003fec <USB_EPStartXfer+0x4f8>
 8003f74:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003f78:	095b      	lsrs	r3, r3, #5
 8003f7a:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003f7e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003f82:	f003 031f 	and.w	r3, r3, #31
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d104      	bne.n	8003f94 <USB_EPStartXfer+0x4a0>
 8003f8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f8e:	3b01      	subs	r3, #1
 8003f90:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003f94:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003f98:	b29b      	uxth	r3, r3
 8003f9a:	029b      	lsls	r3, r3, #10
 8003f9c:	b29b      	uxth	r3, r3
 8003f9e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003fa2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003fa6:	b29a      	uxth	r2, r3
 8003fa8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003faa:	801a      	strh	r2, [r3, #0]
 8003fac:	e01e      	b.n	8003fec <USB_EPStartXfer+0x4f8>
 8003fae:	463b      	mov	r3, r7
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	785b      	ldrb	r3, [r3, #1]
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d119      	bne.n	8003fec <USB_EPStartXfer+0x4f8>
 8003fb8:	1d3b      	adds	r3, r7, #4
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	657b      	str	r3, [r7, #84]	; 0x54
 8003fbe:	1d3b      	adds	r3, r7, #4
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003fc6:	b29b      	uxth	r3, r3
 8003fc8:	461a      	mov	r2, r3
 8003fca:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fcc:	4413      	add	r3, r2
 8003fce:	657b      	str	r3, [r7, #84]	; 0x54
 8003fd0:	463b      	mov	r3, r7
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	781b      	ldrb	r3, [r3, #0]
 8003fd6:	011a      	lsls	r2, r3, #4
 8003fd8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003fda:	4413      	add	r3, r2
 8003fdc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8003fe0:	653b      	str	r3, [r7, #80]	; 0x50
 8003fe2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8003fe6:	b29a      	uxth	r2, r3
 8003fe8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003fea:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8003fec:	463b      	mov	r3, r7
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	891b      	ldrh	r3, [r3, #8]
 8003ff2:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8003ff6:	463b      	mov	r3, r7
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	6959      	ldr	r1, [r3, #20]
 8003ffc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004000:	b29b      	uxth	r3, r3
 8004002:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8004006:	1d38      	adds	r0, r7, #4
 8004008:	6800      	ldr	r0, [r0, #0]
 800400a:	f000 ffd1 	bl	8004fb0 <USB_WritePMA>
            ep->xfer_buff += len;
 800400e:	463b      	mov	r3, r7
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	695a      	ldr	r2, [r3, #20]
 8004014:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004018:	441a      	add	r2, r3
 800401a:	463b      	mov	r3, r7
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8004020:	463b      	mov	r3, r7
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	6a1a      	ldr	r2, [r3, #32]
 8004026:	463b      	mov	r3, r7
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	691b      	ldr	r3, [r3, #16]
 800402c:	429a      	cmp	r2, r3
 800402e:	d909      	bls.n	8004044 <USB_EPStartXfer+0x550>
            {
              ep->xfer_len_db -= len;
 8004030:	463b      	mov	r3, r7
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	6a1a      	ldr	r2, [r3, #32]
 8004036:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800403a:	1ad2      	subs	r2, r2, r3
 800403c:	463b      	mov	r3, r7
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	621a      	str	r2, [r3, #32]
 8004042:	e008      	b.n	8004056 <USB_EPStartXfer+0x562>
            }
            else
            {
              len = ep->xfer_len_db;
 8004044:	463b      	mov	r3, r7
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	6a1b      	ldr	r3, [r3, #32]
 800404a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
              ep->xfer_len_db = 0U;
 800404e:	463b      	mov	r3, r7
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	2200      	movs	r2, #0
 8004054:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8004056:	1d3b      	adds	r3, r7, #4
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	647b      	str	r3, [r7, #68]	; 0x44
 800405c:	463b      	mov	r3, r7
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	785b      	ldrb	r3, [r3, #1]
 8004062:	2b00      	cmp	r3, #0
 8004064:	d164      	bne.n	8004130 <USB_EPStartXfer+0x63c>
 8004066:	1d3b      	adds	r3, r7, #4
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800406c:	1d3b      	adds	r3, r7, #4
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004074:	b29b      	uxth	r3, r3
 8004076:	461a      	mov	r2, r3
 8004078:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800407a:	4413      	add	r3, r2
 800407c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800407e:	463b      	mov	r3, r7
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	781b      	ldrb	r3, [r3, #0]
 8004084:	011a      	lsls	r2, r3, #4
 8004086:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004088:	4413      	add	r3, r2
 800408a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800408e:	63bb      	str	r3, [r7, #56]	; 0x38
 8004090:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004094:	2b00      	cmp	r3, #0
 8004096:	d112      	bne.n	80040be <USB_EPStartXfer+0x5ca>
 8004098:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800409a:	881b      	ldrh	r3, [r3, #0]
 800409c:	b29b      	uxth	r3, r3
 800409e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80040a2:	b29a      	uxth	r2, r3
 80040a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040a6:	801a      	strh	r2, [r3, #0]
 80040a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040aa:	881b      	ldrh	r3, [r3, #0]
 80040ac:	b29b      	uxth	r3, r3
 80040ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80040b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80040b6:	b29a      	uxth	r2, r3
 80040b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040ba:	801a      	strh	r2, [r3, #0]
 80040bc:	e054      	b.n	8004168 <USB_EPStartXfer+0x674>
 80040be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80040c2:	2b3e      	cmp	r3, #62	; 0x3e
 80040c4:	d817      	bhi.n	80040f6 <USB_EPStartXfer+0x602>
 80040c6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80040ca:	085b      	lsrs	r3, r3, #1
 80040cc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80040d0:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d004      	beq.n	80040e6 <USB_EPStartXfer+0x5f2>
 80040dc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80040e0:	3301      	adds	r3, #1
 80040e2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80040e6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80040ea:	b29b      	uxth	r3, r3
 80040ec:	029b      	lsls	r3, r3, #10
 80040ee:	b29a      	uxth	r2, r3
 80040f0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80040f2:	801a      	strh	r2, [r3, #0]
 80040f4:	e038      	b.n	8004168 <USB_EPStartXfer+0x674>
 80040f6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80040fa:	095b      	lsrs	r3, r3, #5
 80040fc:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004100:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004104:	f003 031f 	and.w	r3, r3, #31
 8004108:	2b00      	cmp	r3, #0
 800410a:	d104      	bne.n	8004116 <USB_EPStartXfer+0x622>
 800410c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004110:	3b01      	subs	r3, #1
 8004112:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8004116:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800411a:	b29b      	uxth	r3, r3
 800411c:	029b      	lsls	r3, r3, #10
 800411e:	b29b      	uxth	r3, r3
 8004120:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004124:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004128:	b29a      	uxth	r2, r3
 800412a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800412c:	801a      	strh	r2, [r3, #0]
 800412e:	e01b      	b.n	8004168 <USB_EPStartXfer+0x674>
 8004130:	463b      	mov	r3, r7
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	785b      	ldrb	r3, [r3, #1]
 8004136:	2b01      	cmp	r3, #1
 8004138:	d116      	bne.n	8004168 <USB_EPStartXfer+0x674>
 800413a:	1d3b      	adds	r3, r7, #4
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004142:	b29b      	uxth	r3, r3
 8004144:	461a      	mov	r2, r3
 8004146:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004148:	4413      	add	r3, r2
 800414a:	647b      	str	r3, [r7, #68]	; 0x44
 800414c:	463b      	mov	r3, r7
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	781b      	ldrb	r3, [r3, #0]
 8004152:	011a      	lsls	r2, r3, #4
 8004154:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004156:	4413      	add	r3, r2
 8004158:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800415c:	643b      	str	r3, [r7, #64]	; 0x40
 800415e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004162:	b29a      	uxth	r2, r3
 8004164:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004166:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8004168:	463b      	mov	r3, r7
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	895b      	ldrh	r3, [r3, #10]
 800416e:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004172:	463b      	mov	r3, r7
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	6959      	ldr	r1, [r3, #20]
 8004178:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800417c:	b29b      	uxth	r3, r3
 800417e:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8004182:	1d38      	adds	r0, r7, #4
 8004184:	6800      	ldr	r0, [r0, #0]
 8004186:	f000 ff13 	bl	8004fb0 <USB_WritePMA>
 800418a:	e1e2      	b.n	8004552 <USB_EPStartXfer+0xa5e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800418c:	463b      	mov	r3, r7
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8004196:	1d3b      	adds	r3, r7, #4
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	463b      	mov	r3, r7
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	781b      	ldrb	r3, [r3, #0]
 80041a0:	009b      	lsls	r3, r3, #2
 80041a2:	4413      	add	r3, r2
 80041a4:	881b      	ldrh	r3, [r3, #0]
 80041a6:	b29b      	uxth	r3, r3
 80041a8:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 80041ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80041b0:	f8a7 3066 	strh.w	r3, [r7, #102]	; 0x66
 80041b4:	1d3b      	adds	r3, r7, #4
 80041b6:	681a      	ldr	r2, [r3, #0]
 80041b8:	463b      	mov	r3, r7
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	009b      	lsls	r3, r3, #2
 80041c0:	441a      	add	r2, r3
 80041c2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	; 0x66
 80041c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80041ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80041ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80041d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80041d6:	b29b      	uxth	r3, r3
 80041d8:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80041da:	1d3b      	adds	r3, r7, #4
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	663b      	str	r3, [r7, #96]	; 0x60
 80041e0:	1d3b      	adds	r3, r7, #4
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	461a      	mov	r2, r3
 80041ec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041ee:	4413      	add	r3, r2
 80041f0:	663b      	str	r3, [r7, #96]	; 0x60
 80041f2:	463b      	mov	r3, r7
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	781b      	ldrb	r3, [r3, #0]
 80041f8:	011a      	lsls	r2, r3, #4
 80041fa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80041fc:	4413      	add	r3, r2
 80041fe:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004202:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004204:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004208:	b29a      	uxth	r2, r3
 800420a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800420c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800420e:	463b      	mov	r3, r7
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	891b      	ldrh	r3, [r3, #8]
 8004214:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8004218:	463b      	mov	r3, r7
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	6959      	ldr	r1, [r3, #20]
 800421e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004222:	b29b      	uxth	r3, r3
 8004224:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 8004228:	1d38      	adds	r0, r7, #4
 800422a:	6800      	ldr	r0, [r0, #0]
 800422c:	f000 fec0 	bl	8004fb0 <USB_WritePMA>
 8004230:	e18f      	b.n	8004552 <USB_EPStartXfer+0xa5e>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* Write the data to the USB endpoint */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8004232:	1d3b      	adds	r3, r7, #4
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	463b      	mov	r3, r7
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	781b      	ldrb	r3, [r3, #0]
 800423c:	009b      	lsls	r3, r3, #2
 800423e:	4413      	add	r3, r2
 8004240:	881b      	ldrh	r3, [r3, #0]
 8004242:	b29b      	uxth	r3, r3
 8004244:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004248:	2b00      	cmp	r3, #0
 800424a:	f000 808f 	beq.w	800436c <USB_EPStartXfer+0x878>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800424e:	1d3b      	adds	r3, r7, #4
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	67bb      	str	r3, [r7, #120]	; 0x78
 8004254:	463b      	mov	r3, r7
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	785b      	ldrb	r3, [r3, #1]
 800425a:	2b00      	cmp	r3, #0
 800425c:	d164      	bne.n	8004328 <USB_EPStartXfer+0x834>
 800425e:	1d3b      	adds	r3, r7, #4
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	673b      	str	r3, [r7, #112]	; 0x70
 8004264:	1d3b      	adds	r3, r7, #4
 8004266:	681b      	ldr	r3, [r3, #0]
 8004268:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800426c:	b29b      	uxth	r3, r3
 800426e:	461a      	mov	r2, r3
 8004270:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004272:	4413      	add	r3, r2
 8004274:	673b      	str	r3, [r7, #112]	; 0x70
 8004276:	463b      	mov	r3, r7
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	011a      	lsls	r2, r3, #4
 800427e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004280:	4413      	add	r3, r2
 8004282:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004286:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004288:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800428c:	2b00      	cmp	r3, #0
 800428e:	d112      	bne.n	80042b6 <USB_EPStartXfer+0x7c2>
 8004290:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004292:	881b      	ldrh	r3, [r3, #0]
 8004294:	b29b      	uxth	r3, r3
 8004296:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800429a:	b29a      	uxth	r2, r3
 800429c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800429e:	801a      	strh	r2, [r3, #0]
 80042a0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042a2:	881b      	ldrh	r3, [r3, #0]
 80042a4:	b29b      	uxth	r3, r3
 80042a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80042aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80042ae:	b29a      	uxth	r2, r3
 80042b0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042b2:	801a      	strh	r2, [r3, #0]
 80042b4:	e054      	b.n	8004360 <USB_EPStartXfer+0x86c>
 80042b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80042ba:	2b3e      	cmp	r3, #62	; 0x3e
 80042bc:	d817      	bhi.n	80042ee <USB_EPStartXfer+0x7fa>
 80042be:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80042c2:	085b      	lsrs	r3, r3, #1
 80042c4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80042c8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80042cc:	f003 0301 	and.w	r3, r3, #1
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d004      	beq.n	80042de <USB_EPStartXfer+0x7ea>
 80042d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042d8:	3301      	adds	r3, #1
 80042da:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80042de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	029b      	lsls	r3, r3, #10
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80042ea:	801a      	strh	r2, [r3, #0]
 80042ec:	e038      	b.n	8004360 <USB_EPStartXfer+0x86c>
 80042ee:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80042f2:	095b      	lsrs	r3, r3, #5
 80042f4:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 80042f8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80042fc:	f003 031f 	and.w	r3, r3, #31
 8004300:	2b00      	cmp	r3, #0
 8004302:	d104      	bne.n	800430e <USB_EPStartXfer+0x81a>
 8004304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004308:	3b01      	subs	r3, #1
 800430a:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 800430e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004312:	b29b      	uxth	r3, r3
 8004314:	029b      	lsls	r3, r3, #10
 8004316:	b29b      	uxth	r3, r3
 8004318:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800431c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004320:	b29a      	uxth	r2, r3
 8004322:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004324:	801a      	strh	r2, [r3, #0]
 8004326:	e01b      	b.n	8004360 <USB_EPStartXfer+0x86c>
 8004328:	463b      	mov	r3, r7
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	785b      	ldrb	r3, [r3, #1]
 800432e:	2b01      	cmp	r3, #1
 8004330:	d116      	bne.n	8004360 <USB_EPStartXfer+0x86c>
 8004332:	1d3b      	adds	r3, r7, #4
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800433a:	b29b      	uxth	r3, r3
 800433c:	461a      	mov	r2, r3
 800433e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004340:	4413      	add	r3, r2
 8004342:	67bb      	str	r3, [r7, #120]	; 0x78
 8004344:	463b      	mov	r3, r7
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	011a      	lsls	r2, r3, #4
 800434c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800434e:	4413      	add	r3, r2
 8004350:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004354:	677b      	str	r3, [r7, #116]	; 0x74
 8004356:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800435a:	b29a      	uxth	r2, r3
 800435c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800435e:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8004360:	463b      	mov	r3, r7
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	895b      	ldrh	r3, [r3, #10]
 8004366:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
 800436a:	e097      	b.n	800449c <USB_EPStartXfer+0x9a8>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800436c:	463b      	mov	r3, r7
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	785b      	ldrb	r3, [r3, #1]
 8004372:	2b00      	cmp	r3, #0
 8004374:	d168      	bne.n	8004448 <USB_EPStartXfer+0x954>
 8004376:	1d3b      	adds	r3, r7, #4
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800437e:	1d3b      	adds	r3, r7, #4
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004386:	b29b      	uxth	r3, r3
 8004388:	461a      	mov	r2, r3
 800438a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800438e:	4413      	add	r3, r2
 8004390:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004394:	463b      	mov	r3, r7
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	781b      	ldrb	r3, [r3, #0]
 800439a:	011a      	lsls	r2, r3, #4
 800439c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80043a0:	4413      	add	r3, r2
 80043a2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80043a6:	67fb      	str	r3, [r7, #124]	; 0x7c
 80043a8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d112      	bne.n	80043d6 <USB_EPStartXfer+0x8e2>
 80043b0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80043b2:	881b      	ldrh	r3, [r3, #0]
 80043b4:	b29b      	uxth	r3, r3
 80043b6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80043ba:	b29a      	uxth	r2, r3
 80043bc:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80043be:	801a      	strh	r2, [r3, #0]
 80043c0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80043c2:	881b      	ldrh	r3, [r3, #0]
 80043c4:	b29b      	uxth	r3, r3
 80043c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80043ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80043ce:	b29a      	uxth	r2, r3
 80043d0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80043d2:	801a      	strh	r2, [r3, #0]
 80043d4:	e05d      	b.n	8004492 <USB_EPStartXfer+0x99e>
 80043d6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80043da:	2b3e      	cmp	r3, #62	; 0x3e
 80043dc:	d817      	bhi.n	800440e <USB_EPStartXfer+0x91a>
 80043de:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80043e2:	085b      	lsrs	r3, r3, #1
 80043e4:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80043e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80043ec:	f003 0301 	and.w	r3, r3, #1
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d004      	beq.n	80043fe <USB_EPStartXfer+0x90a>
 80043f4:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80043f8:	3301      	adds	r3, #1
 80043fa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80043fe:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004402:	b29b      	uxth	r3, r3
 8004404:	029b      	lsls	r3, r3, #10
 8004406:	b29a      	uxth	r2, r3
 8004408:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800440a:	801a      	strh	r2, [r3, #0]
 800440c:	e041      	b.n	8004492 <USB_EPStartXfer+0x99e>
 800440e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004412:	095b      	lsrs	r3, r3, #5
 8004414:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004418:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800441c:	f003 031f 	and.w	r3, r3, #31
 8004420:	2b00      	cmp	r3, #0
 8004422:	d104      	bne.n	800442e <USB_EPStartXfer+0x93a>
 8004424:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004428:	3b01      	subs	r3, #1
 800442a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800442e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8004432:	b29b      	uxth	r3, r3
 8004434:	029b      	lsls	r3, r3, #10
 8004436:	b29b      	uxth	r3, r3
 8004438:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800443c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004440:	b29a      	uxth	r2, r3
 8004442:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004444:	801a      	strh	r2, [r3, #0]
 8004446:	e024      	b.n	8004492 <USB_EPStartXfer+0x99e>
 8004448:	463b      	mov	r3, r7
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	785b      	ldrb	r3, [r3, #1]
 800444e:	2b01      	cmp	r3, #1
 8004450:	d11f      	bne.n	8004492 <USB_EPStartXfer+0x99e>
 8004452:	1d3b      	adds	r3, r7, #4
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800445a:	1d3b      	adds	r3, r7, #4
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004462:	b29b      	uxth	r3, r3
 8004464:	461a      	mov	r2, r3
 8004466:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800446a:	4413      	add	r3, r2
 800446c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004470:	463b      	mov	r3, r7
 8004472:	681b      	ldr	r3, [r3, #0]
 8004474:	781b      	ldrb	r3, [r3, #0]
 8004476:	011a      	lsls	r2, r3, #4
 8004478:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800447c:	4413      	add	r3, r2
 800447e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004482:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004486:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800448a:	b29a      	uxth	r2, r3
 800448c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004490:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8004492:	463b      	mov	r3, r7
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	891b      	ldrh	r3, [r3, #8]
 8004498:	f8a7 310a 	strh.w	r3, [r7, #266]	; 0x10a
        }

        USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800449c:	463b      	mov	r3, r7
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	6959      	ldr	r1, [r3, #20]
 80044a2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	f8b7 210a 	ldrh.w	r2, [r7, #266]	; 0x10a
 80044ac:	1d38      	adds	r0, r7, #4
 80044ae:	6800      	ldr	r0, [r0, #0]
 80044b0:	f000 fd7e 	bl	8004fb0 <USB_WritePMA>
        PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80044b4:	463b      	mov	r3, r7
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	785b      	ldrb	r3, [r3, #1]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d122      	bne.n	8004504 <USB_EPStartXfer+0xa10>
 80044be:	1d3b      	adds	r3, r7, #4
 80044c0:	681a      	ldr	r2, [r3, #0]
 80044c2:	463b      	mov	r3, r7
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	881b      	ldrh	r3, [r3, #0]
 80044ce:	b29b      	uxth	r3, r3
 80044d0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80044d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80044d8:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
 80044dc:	1d3b      	adds	r3, r7, #4
 80044de:	681a      	ldr	r2, [r3, #0]
 80044e0:	463b      	mov	r3, r7
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	781b      	ldrb	r3, [r3, #0]
 80044e6:	009b      	lsls	r3, r3, #2
 80044e8:	441a      	add	r2, r3
 80044ea:	f8b7 3068 	ldrh.w	r3, [r7, #104]	; 0x68
 80044ee:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80044f2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80044f6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80044fa:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80044fe:	b29b      	uxth	r3, r3
 8004500:	8013      	strh	r3, [r2, #0]
 8004502:	e026      	b.n	8004552 <USB_EPStartXfer+0xa5e>
 8004504:	463b      	mov	r3, r7
 8004506:	681b      	ldr	r3, [r3, #0]
 8004508:	785b      	ldrb	r3, [r3, #1]
 800450a:	2b01      	cmp	r3, #1
 800450c:	d121      	bne.n	8004552 <USB_EPStartXfer+0xa5e>
 800450e:	1d3b      	adds	r3, r7, #4
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	463b      	mov	r3, r7
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	781b      	ldrb	r3, [r3, #0]
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	4413      	add	r3, r2
 800451c:	881b      	ldrh	r3, [r3, #0]
 800451e:	b29b      	uxth	r3, r3
 8004520:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004524:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004528:	f8a7 306a 	strh.w	r3, [r7, #106]	; 0x6a
 800452c:	1d3b      	adds	r3, r7, #4
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	463b      	mov	r3, r7
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	781b      	ldrb	r3, [r3, #0]
 8004536:	009b      	lsls	r3, r3, #2
 8004538:	441a      	add	r2, r3
 800453a:	f8b7 306a 	ldrh.w	r3, [r7, #106]	; 0x6a
 800453e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004542:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004546:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800454a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800454e:	b29b      	uxth	r3, r3
 8004550:	8013      	strh	r3, [r2, #0]
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8004552:	1d3b      	adds	r3, r7, #4
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	463b      	mov	r3, r7
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	781b      	ldrb	r3, [r3, #0]
 800455c:	009b      	lsls	r3, r3, #2
 800455e:	4413      	add	r3, r2
 8004560:	881b      	ldrh	r3, [r3, #0]
 8004562:	b29b      	uxth	r3, r3
 8004564:	f107 020e 	add.w	r2, r7, #14
 8004568:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800456c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004570:	8013      	strh	r3, [r2, #0]
 8004572:	f107 030e 	add.w	r3, r7, #14
 8004576:	f107 020e 	add.w	r2, r7, #14
 800457a:	8812      	ldrh	r2, [r2, #0]
 800457c:	f082 0210 	eor.w	r2, r2, #16
 8004580:	801a      	strh	r2, [r3, #0]
 8004582:	f107 030e 	add.w	r3, r7, #14
 8004586:	f107 020e 	add.w	r2, r7, #14
 800458a:	8812      	ldrh	r2, [r2, #0]
 800458c:	f082 0220 	eor.w	r2, r2, #32
 8004590:	801a      	strh	r2, [r3, #0]
 8004592:	1d3b      	adds	r3, r7, #4
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	463b      	mov	r3, r7
 8004598:	681b      	ldr	r3, [r3, #0]
 800459a:	781b      	ldrb	r3, [r3, #0]
 800459c:	009b      	lsls	r3, r3, #2
 800459e:	441a      	add	r2, r3
 80045a0:	f107 030e 	add.w	r3, r7, #14
 80045a4:	881b      	ldrh	r3, [r3, #0]
 80045a6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80045aa:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80045ae:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80045b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045b6:	b29b      	uxth	r3, r3
 80045b8:	8013      	strh	r3, [r2, #0]
 80045ba:	e3b5      	b.n	8004d28 <USB_EPStartXfer+0x1234>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80045bc:	463b      	mov	r3, r7
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	7b1b      	ldrb	r3, [r3, #12]
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	f040 8090 	bne.w	80046e8 <USB_EPStartXfer+0xbf4>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80045c8:	463b      	mov	r3, r7
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	699a      	ldr	r2, [r3, #24]
 80045ce:	463b      	mov	r3, r7
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	691b      	ldr	r3, [r3, #16]
 80045d4:	429a      	cmp	r2, r3
 80045d6:	d90e      	bls.n	80045f6 <USB_EPStartXfer+0xb02>
      {
        len = ep->maxpacket;
 80045d8:	463b      	mov	r3, r7
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	691b      	ldr	r3, [r3, #16]
 80045de:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len -= len;
 80045e2:	463b      	mov	r3, r7
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	699a      	ldr	r2, [r3, #24]
 80045e8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80045ec:	1ad2      	subs	r2, r2, r3
 80045ee:	463b      	mov	r3, r7
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	619a      	str	r2, [r3, #24]
 80045f4:	e008      	b.n	8004608 <USB_EPStartXfer+0xb14>
      }
      else
      {
        len = ep->xfer_len;
 80045f6:	463b      	mov	r3, r7
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	699b      	ldr	r3, [r3, #24]
 80045fc:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
        ep->xfer_len = 0U;
 8004600:	463b      	mov	r3, r7
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2200      	movs	r2, #0
 8004606:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8004608:	1d3b      	adds	r3, r7, #4
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004610:	1d3b      	adds	r3, r7, #4
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004618:	b29b      	uxth	r3, r3
 800461a:	461a      	mov	r2, r3
 800461c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004620:	4413      	add	r3, r2
 8004622:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004626:	463b      	mov	r3, r7
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	781b      	ldrb	r3, [r3, #0]
 800462c:	011a      	lsls	r2, r3, #4
 800462e:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8004632:	4413      	add	r3, r2
 8004634:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004638:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800463c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004640:	2b00      	cmp	r3, #0
 8004642:	d116      	bne.n	8004672 <USB_EPStartXfer+0xb7e>
 8004644:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004648:	881b      	ldrh	r3, [r3, #0]
 800464a:	b29b      	uxth	r3, r3
 800464c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004650:	b29a      	uxth	r2, r3
 8004652:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004656:	801a      	strh	r2, [r3, #0]
 8004658:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800465c:	881b      	ldrh	r3, [r3, #0]
 800465e:	b29b      	uxth	r3, r3
 8004660:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004664:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004668:	b29a      	uxth	r2, r3
 800466a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800466e:	801a      	strh	r2, [r3, #0]
 8004670:	e32c      	b.n	8004ccc <USB_EPStartXfer+0x11d8>
 8004672:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004676:	2b3e      	cmp	r3, #62	; 0x3e
 8004678:	d818      	bhi.n	80046ac <USB_EPStartXfer+0xbb8>
 800467a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800467e:	085b      	lsrs	r3, r3, #1
 8004680:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8004684:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004688:	f003 0301 	and.w	r3, r3, #1
 800468c:	2b00      	cmp	r3, #0
 800468e:	d004      	beq.n	800469a <USB_EPStartXfer+0xba6>
 8004690:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8004694:	3301      	adds	r3, #1
 8004696:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800469a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800469e:	b29b      	uxth	r3, r3
 80046a0:	029b      	lsls	r3, r3, #10
 80046a2:	b29a      	uxth	r2, r3
 80046a4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80046a8:	801a      	strh	r2, [r3, #0]
 80046aa:	e30f      	b.n	8004ccc <USB_EPStartXfer+0x11d8>
 80046ac:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80046b0:	095b      	lsrs	r3, r3, #5
 80046b2:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80046b6:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80046ba:	f003 031f 	and.w	r3, r3, #31
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d104      	bne.n	80046cc <USB_EPStartXfer+0xbd8>
 80046c2:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80046c6:	3b01      	subs	r3, #1
 80046c8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80046cc:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	029b      	lsls	r3, r3, #10
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80046da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80046de:	b29a      	uxth	r2, r3
 80046e0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80046e4:	801a      	strh	r2, [r3, #0]
 80046e6:	e2f1      	b.n	8004ccc <USB_EPStartXfer+0x11d8>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 80046e8:	463b      	mov	r3, r7
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	78db      	ldrb	r3, [r3, #3]
 80046ee:	2b02      	cmp	r3, #2
 80046f0:	f040 818f 	bne.w	8004a12 <USB_EPStartXfer+0xf1e>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 80046f4:	463b      	mov	r3, r7
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	785b      	ldrb	r3, [r3, #1]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d175      	bne.n	80047ea <USB_EPStartXfer+0xcf6>
 80046fe:	1d3b      	adds	r3, r7, #4
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004706:	1d3b      	adds	r3, r7, #4
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800470e:	b29b      	uxth	r3, r3
 8004710:	461a      	mov	r2, r3
 8004712:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004716:	4413      	add	r3, r2
 8004718:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800471c:	463b      	mov	r3, r7
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	011a      	lsls	r2, r3, #4
 8004724:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8004728:	4413      	add	r3, r2
 800472a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800472e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8004732:	463b      	mov	r3, r7
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	691b      	ldr	r3, [r3, #16]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d116      	bne.n	800476a <USB_EPStartXfer+0xc76>
 800473c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004740:	881b      	ldrh	r3, [r3, #0]
 8004742:	b29b      	uxth	r3, r3
 8004744:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004748:	b29a      	uxth	r2, r3
 800474a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800474e:	801a      	strh	r2, [r3, #0]
 8004750:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004754:	881b      	ldrh	r3, [r3, #0]
 8004756:	b29b      	uxth	r3, r3
 8004758:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800475c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004760:	b29a      	uxth	r2, r3
 8004762:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004766:	801a      	strh	r2, [r3, #0]
 8004768:	e065      	b.n	8004836 <USB_EPStartXfer+0xd42>
 800476a:	463b      	mov	r3, r7
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	691b      	ldr	r3, [r3, #16]
 8004770:	2b3e      	cmp	r3, #62	; 0x3e
 8004772:	d81a      	bhi.n	80047aa <USB_EPStartXfer+0xcb6>
 8004774:	463b      	mov	r3, r7
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	691b      	ldr	r3, [r3, #16]
 800477a:	085b      	lsrs	r3, r3, #1
 800477c:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004780:	463b      	mov	r3, r7
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	691b      	ldr	r3, [r3, #16]
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b00      	cmp	r3, #0
 800478c:	d004      	beq.n	8004798 <USB_EPStartXfer+0xca4>
 800478e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8004792:	3301      	adds	r3, #1
 8004794:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004798:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800479c:	b29b      	uxth	r3, r3
 800479e:	029b      	lsls	r3, r3, #10
 80047a0:	b29a      	uxth	r2, r3
 80047a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047a6:	801a      	strh	r2, [r3, #0]
 80047a8:	e045      	b.n	8004836 <USB_EPStartXfer+0xd42>
 80047aa:	463b      	mov	r3, r7
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	691b      	ldr	r3, [r3, #16]
 80047b0:	095b      	lsrs	r3, r3, #5
 80047b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80047b6:	463b      	mov	r3, r7
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	691b      	ldr	r3, [r3, #16]
 80047bc:	f003 031f 	and.w	r3, r3, #31
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d104      	bne.n	80047ce <USB_EPStartXfer+0xcda>
 80047c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80047c8:	3b01      	subs	r3, #1
 80047ca:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80047ce:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80047d2:	b29b      	uxth	r3, r3
 80047d4:	029b      	lsls	r3, r3, #10
 80047d6:	b29b      	uxth	r3, r3
 80047d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047e0:	b29a      	uxth	r2, r3
 80047e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80047e6:	801a      	strh	r2, [r3, #0]
 80047e8:	e025      	b.n	8004836 <USB_EPStartXfer+0xd42>
 80047ea:	463b      	mov	r3, r7
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	785b      	ldrb	r3, [r3, #1]
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d120      	bne.n	8004836 <USB_EPStartXfer+0xd42>
 80047f4:	1d3b      	adds	r3, r7, #4
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80047fc:	1d3b      	adds	r3, r7, #4
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004804:	b29b      	uxth	r3, r3
 8004806:	461a      	mov	r2, r3
 8004808:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800480c:	4413      	add	r3, r2
 800480e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004812:	463b      	mov	r3, r7
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	011a      	lsls	r2, r3, #4
 800481a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800481e:	4413      	add	r3, r2
 8004820:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004824:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004828:	463b      	mov	r3, r7
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	691b      	ldr	r3, [r3, #16]
 800482e:	b29a      	uxth	r2, r3
 8004830:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8004834:	801a      	strh	r2, [r3, #0]
 8004836:	1d3b      	adds	r3, r7, #4
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800483e:	463b      	mov	r3, r7
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	785b      	ldrb	r3, [r3, #1]
 8004844:	2b00      	cmp	r3, #0
 8004846:	d175      	bne.n	8004934 <USB_EPStartXfer+0xe40>
 8004848:	1d3b      	adds	r3, r7, #4
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004850:	1d3b      	adds	r3, r7, #4
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004858:	b29b      	uxth	r3, r3
 800485a:	461a      	mov	r2, r3
 800485c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004860:	4413      	add	r3, r2
 8004862:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004866:	463b      	mov	r3, r7
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	781b      	ldrb	r3, [r3, #0]
 800486c:	011a      	lsls	r2, r3, #4
 800486e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004872:	4413      	add	r3, r2
 8004874:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004878:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800487c:	463b      	mov	r3, r7
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	691b      	ldr	r3, [r3, #16]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d116      	bne.n	80048b4 <USB_EPStartXfer+0xdc0>
 8004886:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800488a:	881b      	ldrh	r3, [r3, #0]
 800488c:	b29b      	uxth	r3, r3
 800488e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004892:	b29a      	uxth	r2, r3
 8004894:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004898:	801a      	strh	r2, [r3, #0]
 800489a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800489e:	881b      	ldrh	r3, [r3, #0]
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80048a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80048aa:	b29a      	uxth	r2, r3
 80048ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80048b0:	801a      	strh	r2, [r3, #0]
 80048b2:	e061      	b.n	8004978 <USB_EPStartXfer+0xe84>
 80048b4:	463b      	mov	r3, r7
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	691b      	ldr	r3, [r3, #16]
 80048ba:	2b3e      	cmp	r3, #62	; 0x3e
 80048bc:	d81a      	bhi.n	80048f4 <USB_EPStartXfer+0xe00>
 80048be:	463b      	mov	r3, r7
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	691b      	ldr	r3, [r3, #16]
 80048c4:	085b      	lsrs	r3, r3, #1
 80048c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80048ca:	463b      	mov	r3, r7
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	691b      	ldr	r3, [r3, #16]
 80048d0:	f003 0301 	and.w	r3, r3, #1
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d004      	beq.n	80048e2 <USB_EPStartXfer+0xdee>
 80048d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048dc:	3301      	adds	r3, #1
 80048de:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80048e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80048e6:	b29b      	uxth	r3, r3
 80048e8:	029b      	lsls	r3, r3, #10
 80048ea:	b29a      	uxth	r2, r3
 80048ec:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80048f0:	801a      	strh	r2, [r3, #0]
 80048f2:	e041      	b.n	8004978 <USB_EPStartXfer+0xe84>
 80048f4:	463b      	mov	r3, r7
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	691b      	ldr	r3, [r3, #16]
 80048fa:	095b      	lsrs	r3, r3, #5
 80048fc:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004900:	463b      	mov	r3, r7
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	691b      	ldr	r3, [r3, #16]
 8004906:	f003 031f 	and.w	r3, r3, #31
 800490a:	2b00      	cmp	r3, #0
 800490c:	d104      	bne.n	8004918 <USB_EPStartXfer+0xe24>
 800490e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004912:	3b01      	subs	r3, #1
 8004914:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004918:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800491c:	b29b      	uxth	r3, r3
 800491e:	029b      	lsls	r3, r3, #10
 8004920:	b29b      	uxth	r3, r3
 8004922:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004926:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800492a:	b29a      	uxth	r2, r3
 800492c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004930:	801a      	strh	r2, [r3, #0]
 8004932:	e021      	b.n	8004978 <USB_EPStartXfer+0xe84>
 8004934:	463b      	mov	r3, r7
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	785b      	ldrb	r3, [r3, #1]
 800493a:	2b01      	cmp	r3, #1
 800493c:	d11c      	bne.n	8004978 <USB_EPStartXfer+0xe84>
 800493e:	1d3b      	adds	r3, r7, #4
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004946:	b29b      	uxth	r3, r3
 8004948:	461a      	mov	r2, r3
 800494a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800494e:	4413      	add	r3, r2
 8004950:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004954:	463b      	mov	r3, r7
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	011a      	lsls	r2, r3, #4
 800495c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8004960:	4413      	add	r3, r2
 8004962:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004966:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800496a:	463b      	mov	r3, r7
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	691b      	ldr	r3, [r3, #16]
 8004970:	b29a      	uxth	r2, r3
 8004972:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8004976:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8004978:	463b      	mov	r3, r7
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	69db      	ldr	r3, [r3, #28]
 800497e:	2b00      	cmp	r3, #0
 8004980:	f000 81a4 	beq.w	8004ccc <USB_EPStartXfer+0x11d8>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8004984:	1d3b      	adds	r3, r7, #4
 8004986:	681a      	ldr	r2, [r3, #0]
 8004988:	463b      	mov	r3, r7
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	009b      	lsls	r3, r3, #2
 8004990:	4413      	add	r3, r2
 8004992:	881b      	ldrh	r3, [r3, #0]
 8004994:	f8a7 309a 	strh.w	r3, [r7, #154]	; 0x9a

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8004998:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 800499c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d005      	beq.n	80049b0 <USB_EPStartXfer+0xebc>
 80049a4:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80049a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d10d      	bne.n	80049cc <USB_EPStartXfer+0xed8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80049b0:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80049b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	f040 8187 	bne.w	8004ccc <USB_EPStartXfer+0x11d8>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80049be:	f8b7 309a 	ldrh.w	r3, [r7, #154]	; 0x9a
 80049c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	f040 8180 	bne.w	8004ccc <USB_EPStartXfer+0x11d8>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 80049cc:	1d3b      	adds	r3, r7, #4
 80049ce:	681a      	ldr	r2, [r3, #0]
 80049d0:	463b      	mov	r3, r7
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	009b      	lsls	r3, r3, #2
 80049d8:	4413      	add	r3, r2
 80049da:	881b      	ldrh	r3, [r3, #0]
 80049dc:	b29b      	uxth	r3, r3
 80049de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80049e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049e6:	f8a7 3098 	strh.w	r3, [r7, #152]	; 0x98
 80049ea:	1d3b      	adds	r3, r7, #4
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	463b      	mov	r3, r7
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	781b      	ldrb	r3, [r3, #0]
 80049f4:	009b      	lsls	r3, r3, #2
 80049f6:	441a      	add	r2, r3
 80049f8:	f8b7 3098 	ldrh.w	r3, [r7, #152]	; 0x98
 80049fc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004a00:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004a04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a08:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	8013      	strh	r3, [r2, #0]
 8004a10:	e15c      	b.n	8004ccc <USB_EPStartXfer+0x11d8>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8004a12:	463b      	mov	r3, r7
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	78db      	ldrb	r3, [r3, #3]
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	f040 8155 	bne.w	8004cc8 <USB_EPStartXfer+0x11d4>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8004a1e:	463b      	mov	r3, r7
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	699a      	ldr	r2, [r3, #24]
 8004a24:	463b      	mov	r3, r7
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	691b      	ldr	r3, [r3, #16]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	d90e      	bls.n	8004a4c <USB_EPStartXfer+0xf58>
        {
          len = ep->maxpacket;
 8004a2e:	463b      	mov	r3, r7
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len -= len;
 8004a38:	463b      	mov	r3, r7
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	699a      	ldr	r2, [r3, #24]
 8004a3e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004a42:	1ad2      	subs	r2, r2, r3
 8004a44:	463b      	mov	r3, r7
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	619a      	str	r2, [r3, #24]
 8004a4a:	e008      	b.n	8004a5e <USB_EPStartXfer+0xf6a>
        }
        else
        {
          len = ep->xfer_len;
 8004a4c:	463b      	mov	r3, r7
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	699b      	ldr	r3, [r3, #24]
 8004a52:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
          ep->xfer_len = 0U;
 8004a56:	463b      	mov	r3, r7
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8004a5e:	463b      	mov	r3, r7
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	785b      	ldrb	r3, [r3, #1]
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	d16f      	bne.n	8004b48 <USB_EPStartXfer+0x1054>
 8004a68:	1d3b      	adds	r3, r7, #4
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a70:	1d3b      	adds	r3, r7, #4
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a78:	b29b      	uxth	r3, r3
 8004a7a:	461a      	mov	r2, r3
 8004a7c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004a80:	4413      	add	r3, r2
 8004a82:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004a86:	463b      	mov	r3, r7
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	781b      	ldrb	r3, [r3, #0]
 8004a8c:	011a      	lsls	r2, r3, #4
 8004a8e:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004a92:	4413      	add	r3, r2
 8004a94:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004a98:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004a9c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d116      	bne.n	8004ad2 <USB_EPStartXfer+0xfde>
 8004aa4:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004aa8:	881b      	ldrh	r3, [r3, #0]
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004ab0:	b29a      	uxth	r2, r3
 8004ab2:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004ab6:	801a      	strh	r2, [r3, #0]
 8004ab8:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004abc:	881b      	ldrh	r3, [r3, #0]
 8004abe:	b29b      	uxth	r3, r3
 8004ac0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004ac4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004ac8:	b29a      	uxth	r2, r3
 8004aca:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004ace:	801a      	strh	r2, [r3, #0]
 8004ad0:	e05f      	b.n	8004b92 <USB_EPStartXfer+0x109e>
 8004ad2:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004ad6:	2b3e      	cmp	r3, #62	; 0x3e
 8004ad8:	d818      	bhi.n	8004b0c <USB_EPStartXfer+0x1018>
 8004ada:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004ade:	085b      	lsrs	r3, r3, #1
 8004ae0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004ae4:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004ae8:	f003 0301 	and.w	r3, r3, #1
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d004      	beq.n	8004afa <USB_EPStartXfer+0x1006>
 8004af0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004af4:	3301      	adds	r3, #1
 8004af6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004afa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	029b      	lsls	r3, r3, #10
 8004b02:	b29a      	uxth	r2, r3
 8004b04:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004b08:	801a      	strh	r2, [r3, #0]
 8004b0a:	e042      	b.n	8004b92 <USB_EPStartXfer+0x109e>
 8004b0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004b10:	095b      	lsrs	r3, r3, #5
 8004b12:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004b16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004b1a:	f003 031f 	and.w	r3, r3, #31
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d104      	bne.n	8004b2c <USB_EPStartXfer+0x1038>
 8004b22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b26:	3b01      	subs	r3, #1
 8004b28:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	029b      	lsls	r3, r3, #10
 8004b34:	b29b      	uxth	r3, r3
 8004b36:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b3a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b3e:	b29a      	uxth	r2, r3
 8004b40:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8004b44:	801a      	strh	r2, [r3, #0]
 8004b46:	e024      	b.n	8004b92 <USB_EPStartXfer+0x109e>
 8004b48:	463b      	mov	r3, r7
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	785b      	ldrb	r3, [r3, #1]
 8004b4e:	2b01      	cmp	r3, #1
 8004b50:	d11f      	bne.n	8004b92 <USB_EPStartXfer+0x109e>
 8004b52:	1d3b      	adds	r3, r7, #4
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004b5a:	1d3b      	adds	r3, r7, #4
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	461a      	mov	r2, r3
 8004b66:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b6a:	4413      	add	r3, r2
 8004b6c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004b70:	463b      	mov	r3, r7
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	781b      	ldrb	r3, [r3, #0]
 8004b76:	011a      	lsls	r2, r3, #4
 8004b78:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004b7c:	4413      	add	r3, r2
 8004b7e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8004b82:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004b86:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004b8a:	b29a      	uxth	r2, r3
 8004b8c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004b90:	801a      	strh	r2, [r3, #0]
 8004b92:	1d3b      	adds	r3, r7, #4
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004b9a:	463b      	mov	r3, r7
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	785b      	ldrb	r3, [r3, #1]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d16f      	bne.n	8004c84 <USB_EPStartXfer+0x1190>
 8004ba4:	1d3b      	adds	r3, r7, #4
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004bac:	1d3b      	adds	r3, r7, #4
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004bbc:	4413      	add	r3, r2
 8004bbe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004bc2:	463b      	mov	r3, r7
 8004bc4:	681b      	ldr	r3, [r3, #0]
 8004bc6:	781b      	ldrb	r3, [r3, #0]
 8004bc8:	011a      	lsls	r2, r3, #4
 8004bca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8004bce:	4413      	add	r3, r2
 8004bd0:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004bd4:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8004bd8:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d116      	bne.n	8004c0e <USB_EPStartXfer+0x111a>
 8004be0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004be4:	881b      	ldrh	r3, [r3, #0]
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004bec:	b29a      	uxth	r2, r3
 8004bee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004bf2:	801a      	strh	r2, [r3, #0]
 8004bf4:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004bf8:	881b      	ldrh	r3, [r3, #0]
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c00:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c04:	b29a      	uxth	r2, r3
 8004c06:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004c0a:	801a      	strh	r2, [r3, #0]
 8004c0c:	e05e      	b.n	8004ccc <USB_EPStartXfer+0x11d8>
 8004c0e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004c12:	2b3e      	cmp	r3, #62	; 0x3e
 8004c14:	d818      	bhi.n	8004c48 <USB_EPStartXfer+0x1154>
 8004c16:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004c1a:	085b      	lsrs	r3, r3, #1
 8004c1c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004c20:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004c24:	f003 0301 	and.w	r3, r3, #1
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d004      	beq.n	8004c36 <USB_EPStartXfer+0x1142>
 8004c2c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c30:	3301      	adds	r3, #1
 8004c32:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004c36:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c3a:	b29b      	uxth	r3, r3
 8004c3c:	029b      	lsls	r3, r3, #10
 8004c3e:	b29a      	uxth	r2, r3
 8004c40:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004c44:	801a      	strh	r2, [r3, #0]
 8004c46:	e041      	b.n	8004ccc <USB_EPStartXfer+0x11d8>
 8004c48:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004c4c:	095b      	lsrs	r3, r3, #5
 8004c4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004c52:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004c56:	f003 031f 	and.w	r3, r3, #31
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d104      	bne.n	8004c68 <USB_EPStartXfer+0x1174>
 8004c5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c62:	3b01      	subs	r3, #1
 8004c64:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004c68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	029b      	lsls	r3, r3, #10
 8004c70:	b29b      	uxth	r3, r3
 8004c72:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c76:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004c80:	801a      	strh	r2, [r3, #0]
 8004c82:	e023      	b.n	8004ccc <USB_EPStartXfer+0x11d8>
 8004c84:	463b      	mov	r3, r7
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	785b      	ldrb	r3, [r3, #1]
 8004c8a:	2b01      	cmp	r3, #1
 8004c8c:	d11e      	bne.n	8004ccc <USB_EPStartXfer+0x11d8>
 8004c8e:	1d3b      	adds	r3, r7, #4
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c96:	b29b      	uxth	r3, r3
 8004c98:	461a      	mov	r2, r3
 8004c9a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004c9e:	4413      	add	r3, r2
 8004ca0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004ca4:	463b      	mov	r3, r7
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	781b      	ldrb	r3, [r3, #0]
 8004caa:	011a      	lsls	r2, r3, #4
 8004cac:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004cb0:	4413      	add	r3, r2
 8004cb2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004cb6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004cba:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8004cbe:	b29a      	uxth	r2, r3
 8004cc0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8004cc4:	801a      	strh	r2, [r3, #0]
 8004cc6:	e001      	b.n	8004ccc <USB_EPStartXfer+0x11d8>
      }
      else
      {
        return HAL_ERROR;
 8004cc8:	2301      	movs	r3, #1
 8004cca:	e02e      	b.n	8004d2a <USB_EPStartXfer+0x1236>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004ccc:	1d3b      	adds	r3, r7, #4
 8004cce:	681a      	ldr	r2, [r3, #0]
 8004cd0:	463b      	mov	r3, r7
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	781b      	ldrb	r3, [r3, #0]
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4413      	add	r3, r2
 8004cda:	881b      	ldrh	r3, [r3, #0]
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004ce2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ce6:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8004cea:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8004cee:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004cf2:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8004cf6:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8004cfa:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004cfe:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
 8004d02:	1d3b      	adds	r3, r7, #4
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	463b      	mov	r3, r7
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	441a      	add	r2, r3
 8004d10:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 8004d14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d24:	b29b      	uxth	r3, r3
 8004d26:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004d28:	2300      	movs	r3, #0
}
 8004d2a:	4618      	mov	r0, r3
 8004d2c:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bd80      	pop	{r7, pc}

08004d34 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	785b      	ldrb	r3, [r3, #1]
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d020      	beq.n	8004d88 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8004d46:	687a      	ldr	r2, [r7, #4]
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	781b      	ldrb	r3, [r3, #0]
 8004d4c:	009b      	lsls	r3, r3, #2
 8004d4e:	4413      	add	r3, r2
 8004d50:	881b      	ldrh	r3, [r3, #0]
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004d5c:	81bb      	strh	r3, [r7, #12]
 8004d5e:	89bb      	ldrh	r3, [r7, #12]
 8004d60:	f083 0310 	eor.w	r3, r3, #16
 8004d64:	81bb      	strh	r3, [r7, #12]
 8004d66:	687a      	ldr	r2, [r7, #4]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	781b      	ldrb	r3, [r3, #0]
 8004d6c:	009b      	lsls	r3, r3, #2
 8004d6e:	441a      	add	r2, r3
 8004d70:	89bb      	ldrh	r3, [r7, #12]
 8004d72:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d76:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d82:	b29b      	uxth	r3, r3
 8004d84:	8013      	strh	r3, [r2, #0]
 8004d86:	e01f      	b.n	8004dc8 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	683b      	ldr	r3, [r7, #0]
 8004d8c:	781b      	ldrb	r3, [r3, #0]
 8004d8e:	009b      	lsls	r3, r3, #2
 8004d90:	4413      	add	r3, r2
 8004d92:	881b      	ldrh	r3, [r3, #0]
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004d9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d9e:	81fb      	strh	r3, [r7, #14]
 8004da0:	89fb      	ldrh	r3, [r7, #14]
 8004da2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004da6:	81fb      	strh	r3, [r7, #14]
 8004da8:	687a      	ldr	r2, [r7, #4]
 8004daa:	683b      	ldr	r3, [r7, #0]
 8004dac:	781b      	ldrb	r3, [r3, #0]
 8004dae:	009b      	lsls	r3, r3, #2
 8004db0:	441a      	add	r2, r3
 8004db2:	89fb      	ldrh	r3, [r7, #14]
 8004db4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004db8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004dbc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004dc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3714      	adds	r7, #20
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bc80      	pop	{r7}
 8004dd2:	4770      	bx	lr

08004dd4 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004dd4:	b480      	push	{r7}
 8004dd6:	b087      	sub	sp, #28
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	6078      	str	r0, [r7, #4]
 8004ddc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	7b1b      	ldrb	r3, [r3, #12]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	f040 809d 	bne.w	8004f22 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	785b      	ldrb	r3, [r3, #1]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d04c      	beq.n	8004e8a <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004df0:	687a      	ldr	r2, [r7, #4]
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	781b      	ldrb	r3, [r3, #0]
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	4413      	add	r3, r2
 8004dfa:	881b      	ldrh	r3, [r3, #0]
 8004dfc:	823b      	strh	r3, [r7, #16]
 8004dfe:	8a3b      	ldrh	r3, [r7, #16]
 8004e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d01b      	beq.n	8004e40 <USB_EPClearStall+0x6c>
 8004e08:	687a      	ldr	r2, [r7, #4]
 8004e0a:	683b      	ldr	r3, [r7, #0]
 8004e0c:	781b      	ldrb	r3, [r3, #0]
 8004e0e:	009b      	lsls	r3, r3, #2
 8004e10:	4413      	add	r3, r2
 8004e12:	881b      	ldrh	r3, [r3, #0]
 8004e14:	b29b      	uxth	r3, r3
 8004e16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e1a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e1e:	81fb      	strh	r3, [r7, #14]
 8004e20:	687a      	ldr	r2, [r7, #4]
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	781b      	ldrb	r3, [r3, #0]
 8004e26:	009b      	lsls	r3, r3, #2
 8004e28:	441a      	add	r2, r3
 8004e2a:	89fb      	ldrh	r3, [r7, #14]
 8004e2c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e30:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e34:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e38:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004e3c:	b29b      	uxth	r3, r3
 8004e3e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004e40:	683b      	ldr	r3, [r7, #0]
 8004e42:	78db      	ldrb	r3, [r3, #3]
 8004e44:	2b01      	cmp	r3, #1
 8004e46:	d06c      	beq.n	8004f22 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004e48:	687a      	ldr	r2, [r7, #4]
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	781b      	ldrb	r3, [r3, #0]
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	4413      	add	r3, r2
 8004e52:	881b      	ldrh	r3, [r3, #0]
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e5a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e5e:	81bb      	strh	r3, [r7, #12]
 8004e60:	89bb      	ldrh	r3, [r7, #12]
 8004e62:	f083 0320 	eor.w	r3, r3, #32
 8004e66:	81bb      	strh	r3, [r7, #12]
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	009b      	lsls	r3, r3, #2
 8004e70:	441a      	add	r2, r3
 8004e72:	89bb      	ldrh	r3, [r7, #12]
 8004e74:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e78:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e7c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e80:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e84:	b29b      	uxth	r3, r3
 8004e86:	8013      	strh	r3, [r2, #0]
 8004e88:	e04b      	b.n	8004f22 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e8a:	687a      	ldr	r2, [r7, #4]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	781b      	ldrb	r3, [r3, #0]
 8004e90:	009b      	lsls	r3, r3, #2
 8004e92:	4413      	add	r3, r2
 8004e94:	881b      	ldrh	r3, [r3, #0]
 8004e96:	82fb      	strh	r3, [r7, #22]
 8004e98:	8afb      	ldrh	r3, [r7, #22]
 8004e9a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d01b      	beq.n	8004eda <USB_EPClearStall+0x106>
 8004ea2:	687a      	ldr	r2, [r7, #4]
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	009b      	lsls	r3, r3, #2
 8004eaa:	4413      	add	r3, r2
 8004eac:	881b      	ldrh	r3, [r3, #0]
 8004eae:	b29b      	uxth	r3, r3
 8004eb0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eb4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb8:	82bb      	strh	r3, [r7, #20]
 8004eba:	687a      	ldr	r2, [r7, #4]
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	781b      	ldrb	r3, [r3, #0]
 8004ec0:	009b      	lsls	r3, r3, #2
 8004ec2:	441a      	add	r2, r3
 8004ec4:	8abb      	ldrh	r3, [r7, #20]
 8004ec6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004eca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ece:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004ed2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ed6:	b29b      	uxth	r3, r3
 8004ed8:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004eda:	687a      	ldr	r2, [r7, #4]
 8004edc:	683b      	ldr	r3, [r7, #0]
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	009b      	lsls	r3, r3, #2
 8004ee2:	4413      	add	r3, r2
 8004ee4:	881b      	ldrh	r3, [r3, #0]
 8004ee6:	b29b      	uxth	r3, r3
 8004ee8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004eec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ef0:	827b      	strh	r3, [r7, #18]
 8004ef2:	8a7b      	ldrh	r3, [r7, #18]
 8004ef4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004ef8:	827b      	strh	r3, [r7, #18]
 8004efa:	8a7b      	ldrh	r3, [r7, #18]
 8004efc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004f00:	827b      	strh	r3, [r7, #18]
 8004f02:	687a      	ldr	r2, [r7, #4]
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	781b      	ldrb	r3, [r3, #0]
 8004f08:	009b      	lsls	r3, r3, #2
 8004f0a:	441a      	add	r2, r3
 8004f0c:	8a7b      	ldrh	r3, [r7, #18]
 8004f0e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f12:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f16:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f1a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f1e:	b29b      	uxth	r3, r3
 8004f20:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8004f22:	2300      	movs	r3, #0
}
 8004f24:	4618      	mov	r0, r3
 8004f26:	371c      	adds	r7, #28
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bc80      	pop	{r7}
 8004f2c:	4770      	bx	lr

08004f2e <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	b083      	sub	sp, #12
 8004f32:	af00      	add	r7, sp, #0
 8004f34:	6078      	str	r0, [r7, #4]
 8004f36:	460b      	mov	r3, r1
 8004f38:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8004f3a:	78fb      	ldrb	r3, [r7, #3]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d103      	bne.n	8004f48 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2280      	movs	r2, #128	; 0x80
 8004f44:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	370c      	adds	r7, #12
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bc80      	pop	{r7}
 8004f52:	4770      	bx	lr

08004f54 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004f5c:	2300      	movs	r3, #0
}
 8004f5e:	4618      	mov	r0, r3
 8004f60:	370c      	adds	r7, #12
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bc80      	pop	{r7}
 8004f66:	4770      	bx	lr

08004f68 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	370c      	adds	r7, #12
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bc80      	pop	{r7}
 8004f7a:	4770      	bx	lr

08004f7c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004f8a:	b29b      	uxth	r3, r3
 8004f8c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
}
 8004f90:	4618      	mov	r0, r3
 8004f92:	3714      	adds	r7, #20
 8004f94:	46bd      	mov	sp, r7
 8004f96:	bc80      	pop	{r7}
 8004f98:	4770      	bx	lr

08004f9a <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8004f9a:	b480      	push	{r7}
 8004f9c:	b083      	sub	sp, #12
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
 8004fa2:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8004fa4:	2300      	movs	r3, #0
}
 8004fa6:	4618      	mov	r0, r3
 8004fa8:	370c      	adds	r7, #12
 8004faa:	46bd      	mov	sp, r7
 8004fac:	bc80      	pop	{r7}
 8004fae:	4770      	bx	lr

08004fb0 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8004fb0:	b480      	push	{r7}
 8004fb2:	b08d      	sub	sp, #52	; 0x34
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	4611      	mov	r1, r2
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	80fb      	strh	r3, [r7, #6]
 8004fc2:	4613      	mov	r3, r2
 8004fc4:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8004fc6:	88bb      	ldrh	r3, [r7, #4]
 8004fc8:	3301      	adds	r3, #1
 8004fca:	085b      	lsrs	r3, r3, #1
 8004fcc:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8004fce:	68fb      	ldr	r3, [r7, #12]
 8004fd0:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8004fd6:	88fb      	ldrh	r3, [r7, #6]
 8004fd8:	005a      	lsls	r2, r3, #1
 8004fda:	69fb      	ldr	r3, [r7, #28]
 8004fdc:	4413      	add	r3, r2
 8004fde:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004fe2:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8004fe4:	6a3b      	ldr	r3, [r7, #32]
 8004fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fe8:	e01e      	b.n	8005028 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 8004fea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fec:	781b      	ldrb	r3, [r3, #0]
 8004fee:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8004ff0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8004ff6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ff8:	781b      	ldrb	r3, [r3, #0]
 8004ffa:	b29b      	uxth	r3, r3
 8004ffc:	021b      	lsls	r3, r3, #8
 8004ffe:	b29b      	uxth	r3, r3
 8005000:	461a      	mov	r2, r3
 8005002:	69bb      	ldr	r3, [r7, #24]
 8005004:	4313      	orrs	r3, r2
 8005006:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8005008:	697b      	ldr	r3, [r7, #20]
 800500a:	b29a      	uxth	r2, r3
 800500c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800500e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8005010:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005012:	3302      	adds	r3, #2
 8005014:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 8005016:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005018:	3302      	adds	r3, #2
 800501a:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 800501c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800501e:	3301      	adds	r3, #1
 8005020:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8005022:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005024:	3b01      	subs	r3, #1
 8005026:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800502a:	2b00      	cmp	r3, #0
 800502c:	d1dd      	bne.n	8004fea <USB_WritePMA+0x3a>
  }
}
 800502e:	bf00      	nop
 8005030:	3734      	adds	r7, #52	; 0x34
 8005032:	46bd      	mov	sp, r7
 8005034:	bc80      	pop	{r7}
 8005036:	4770      	bx	lr

08005038 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8005038:	b480      	push	{r7}
 800503a:	b08b      	sub	sp, #44	; 0x2c
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	4611      	mov	r1, r2
 8005044:	461a      	mov	r2, r3
 8005046:	460b      	mov	r3, r1
 8005048:	80fb      	strh	r3, [r7, #6]
 800504a:	4613      	mov	r3, r2
 800504c:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800504e:	88bb      	ldrh	r3, [r7, #4]
 8005050:	085b      	lsrs	r3, r3, #1
 8005052:	b29b      	uxth	r3, r3
 8005054:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800505a:	68bb      	ldr	r3, [r7, #8]
 800505c:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800505e:	88fb      	ldrh	r3, [r7, #6]
 8005060:	005a      	lsls	r2, r3, #1
 8005062:	697b      	ldr	r3, [r7, #20]
 8005064:	4413      	add	r3, r2
 8005066:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800506a:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800506c:	69bb      	ldr	r3, [r7, #24]
 800506e:	627b      	str	r3, [r7, #36]	; 0x24
 8005070:	e01b      	b.n	80050aa <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8005072:	6a3b      	ldr	r3, [r7, #32]
 8005074:	881b      	ldrh	r3, [r3, #0]
 8005076:	b29b      	uxth	r3, r3
 8005078:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800507a:	6a3b      	ldr	r3, [r7, #32]
 800507c:	3302      	adds	r3, #2
 800507e:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8005080:	693b      	ldr	r3, [r7, #16]
 8005082:	b2da      	uxtb	r2, r3
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	3301      	adds	r3, #1
 800508c:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 800508e:	693b      	ldr	r3, [r7, #16]
 8005090:	0a1b      	lsrs	r3, r3, #8
 8005092:	b2da      	uxtb	r2, r3
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	3301      	adds	r3, #1
 800509c:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 800509e:	6a3b      	ldr	r3, [r7, #32]
 80050a0:	3302      	adds	r3, #2
 80050a2:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 80050a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050a6:	3b01      	subs	r3, #1
 80050a8:	627b      	str	r3, [r7, #36]	; 0x24
 80050aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d1e0      	bne.n	8005072 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 80050b0:	88bb      	ldrh	r3, [r7, #4]
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	b29b      	uxth	r3, r3
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d007      	beq.n	80050cc <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 80050bc:	6a3b      	ldr	r3, [r7, #32]
 80050be:	881b      	ldrh	r3, [r3, #0]
 80050c0:	b29b      	uxth	r3, r3
 80050c2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 80050c4:	693b      	ldr	r3, [r7, #16]
 80050c6:	b2da      	uxtb	r2, r3
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	701a      	strb	r2, [r3, #0]
  }
}
 80050cc:	bf00      	nop
 80050ce:	372c      	adds	r7, #44	; 0x2c
 80050d0:	46bd      	mov	sp, r7
 80050d2:	bc80      	pop	{r7}
 80050d4:	4770      	bx	lr

080050d6 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80050d6:	b580      	push	{r7, lr}
 80050d8:	b084      	sub	sp, #16
 80050da:	af00      	add	r7, sp, #0
 80050dc:	6078      	str	r0, [r7, #4]
 80050de:	460b      	mov	r3, r1
 80050e0:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80050e2:	2300      	movs	r3, #0
 80050e4:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	7c1b      	ldrb	r3, [r3, #16]
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	d115      	bne.n	800511a <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80050ee:	f44f 7300 	mov.w	r3, #512	; 0x200
 80050f2:	2202      	movs	r2, #2
 80050f4:	2181      	movs	r1, #129	; 0x81
 80050f6:	6878      	ldr	r0, [r7, #4]
 80050f8:	f001 ffcf 	bl	800709a <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	2201      	movs	r2, #1
 8005100:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8005102:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005106:	2202      	movs	r2, #2
 8005108:	2101      	movs	r1, #1
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f001 ffc5 	bl	800709a <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	2201      	movs	r2, #1
 8005114:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8005118:	e012      	b.n	8005140 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800511a:	2340      	movs	r3, #64	; 0x40
 800511c:	2202      	movs	r2, #2
 800511e:	2181      	movs	r1, #129	; 0x81
 8005120:	6878      	ldr	r0, [r7, #4]
 8005122:	f001 ffba 	bl	800709a <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2201      	movs	r2, #1
 800512a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800512c:	2340      	movs	r3, #64	; 0x40
 800512e:	2202      	movs	r2, #2
 8005130:	2101      	movs	r1, #1
 8005132:	6878      	ldr	r0, [r7, #4]
 8005134:	f001 ffb1 	bl	800709a <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2201      	movs	r2, #1
 800513c:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8005140:	2308      	movs	r3, #8
 8005142:	2203      	movs	r2, #3
 8005144:	2182      	movs	r1, #130	; 0x82
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	f001 ffa7 	bl	800709a <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	2201      	movs	r2, #1
 8005150:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8005152:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8005156:	f002 f8c7 	bl	80072e8 <USBD_static_malloc>
 800515a:	4602      	mov	r2, r0
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005168:	2b00      	cmp	r3, #0
 800516a:	d102      	bne.n	8005172 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800516c:	2301      	movs	r3, #1
 800516e:	73fb      	strb	r3, [r7, #15]
 8005170:	e026      	b.n	80051c0 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005178:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	2200      	movs	r2, #0
 8005188:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800518c:	68bb      	ldr	r3, [r7, #8]
 800518e:	2200      	movs	r2, #0
 8005190:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	7c1b      	ldrb	r3, [r3, #16]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d109      	bne.n	80051b0 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80051a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80051a6:	2101      	movs	r1, #1
 80051a8:	6878      	ldr	r0, [r7, #4]
 80051aa:	f002 f867 	bl	800727c <USBD_LL_PrepareReceive>
 80051ae:	e007      	b.n	80051c0 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80051b6:	2340      	movs	r3, #64	; 0x40
 80051b8:	2101      	movs	r1, #1
 80051ba:	6878      	ldr	r0, [r7, #4]
 80051bc:	f002 f85e 	bl	800727c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 80051c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80051c2:	4618      	mov	r0, r3
 80051c4:	3710      	adds	r7, #16
 80051c6:	46bd      	mov	sp, r7
 80051c8:	bd80      	pop	{r7, pc}

080051ca <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80051ca:	b580      	push	{r7, lr}
 80051cc:	b084      	sub	sp, #16
 80051ce:	af00      	add	r7, sp, #0
 80051d0:	6078      	str	r0, [r7, #4]
 80051d2:	460b      	mov	r3, r1
 80051d4:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 80051da:	2181      	movs	r1, #129	; 0x81
 80051dc:	6878      	ldr	r0, [r7, #4]
 80051de:	f001 ff82 	bl	80070e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80051e8:	2101      	movs	r1, #1
 80051ea:	6878      	ldr	r0, [r7, #4]
 80051ec:	f001 ff7b 	bl	80070e6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2200      	movs	r2, #0
 80051f4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80051f8:	2182      	movs	r1, #130	; 0x82
 80051fa:	6878      	ldr	r0, [r7, #4]
 80051fc:	f001 ff73 	bl	80070e6 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2200      	movs	r2, #0
 8005204:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800520c:	2b00      	cmp	r3, #0
 800520e:	d00e      	beq.n	800522e <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005216:	685b      	ldr	r3, [r3, #4]
 8005218:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005220:	4618      	mov	r0, r3
 8005222:	f002 f86d 	bl	8007300 <USBD_static_free>
    pdev->pClassData = NULL;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 800522e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3710      	adds	r7, #16
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}

08005238 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	b086      	sub	sp, #24
 800523c:	af00      	add	r7, sp, #0
 800523e:	6078      	str	r0, [r7, #4]
 8005240:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005248:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800524a:	2300      	movs	r3, #0
 800524c:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 800524e:	2300      	movs	r3, #0
 8005250:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8005252:	2300      	movs	r3, #0
 8005254:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	781b      	ldrb	r3, [r3, #0]
 800525a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800525e:	2b00      	cmp	r3, #0
 8005260:	d039      	beq.n	80052d6 <USBD_CDC_Setup+0x9e>
 8005262:	2b20      	cmp	r3, #32
 8005264:	d17c      	bne.n	8005360 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	88db      	ldrh	r3, [r3, #6]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d029      	beq.n	80052c2 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	781b      	ldrb	r3, [r3, #0]
 8005272:	b25b      	sxtb	r3, r3
 8005274:	2b00      	cmp	r3, #0
 8005276:	da11      	bge.n	800529c <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	683a      	ldr	r2, [r7, #0]
 8005282:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8005284:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8005286:	683a      	ldr	r2, [r7, #0]
 8005288:	88d2      	ldrh	r2, [r2, #6]
 800528a:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800528c:	6939      	ldr	r1, [r7, #16]
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	88db      	ldrh	r3, [r3, #6]
 8005292:	461a      	mov	r2, r3
 8005294:	6878      	ldr	r0, [r7, #4]
 8005296:	f001 f9f9 	bl	800668c <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800529a:	e068      	b.n	800536e <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	785a      	ldrb	r2, [r3, #1]
 80052a0:	693b      	ldr	r3, [r7, #16]
 80052a2:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	88db      	ldrh	r3, [r3, #6]
 80052aa:	b2da      	uxtb	r2, r3
 80052ac:	693b      	ldr	r3, [r7, #16]
 80052ae:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 80052b2:	6939      	ldr	r1, [r7, #16]
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	88db      	ldrh	r3, [r3, #6]
 80052b8:	461a      	mov	r2, r3
 80052ba:	6878      	ldr	r0, [r7, #4]
 80052bc:	f001 fa14 	bl	80066e8 <USBD_CtlPrepareRx>
      break;
 80052c0:	e055      	b.n	800536e <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80052c8:	689b      	ldr	r3, [r3, #8]
 80052ca:	683a      	ldr	r2, [r7, #0]
 80052cc:	7850      	ldrb	r0, [r2, #1]
 80052ce:	2200      	movs	r2, #0
 80052d0:	6839      	ldr	r1, [r7, #0]
 80052d2:	4798      	blx	r3
      break;
 80052d4:	e04b      	b.n	800536e <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	785b      	ldrb	r3, [r3, #1]
 80052da:	2b0a      	cmp	r3, #10
 80052dc:	d017      	beq.n	800530e <USBD_CDC_Setup+0xd6>
 80052de:	2b0b      	cmp	r3, #11
 80052e0:	d029      	beq.n	8005336 <USBD_CDC_Setup+0xfe>
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d133      	bne.n	800534e <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80052ec:	2b03      	cmp	r3, #3
 80052ee:	d107      	bne.n	8005300 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80052f0:	f107 030c 	add.w	r3, r7, #12
 80052f4:	2202      	movs	r2, #2
 80052f6:	4619      	mov	r1, r3
 80052f8:	6878      	ldr	r0, [r7, #4]
 80052fa:	f001 f9c7 	bl	800668c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80052fe:	e02e      	b.n	800535e <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005300:	6839      	ldr	r1, [r7, #0]
 8005302:	6878      	ldr	r0, [r7, #4]
 8005304:	f001 f958 	bl	80065b8 <USBD_CtlError>
            ret = USBD_FAIL;
 8005308:	2302      	movs	r3, #2
 800530a:	75fb      	strb	r3, [r7, #23]
          break;
 800530c:	e027      	b.n	800535e <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005314:	2b03      	cmp	r3, #3
 8005316:	d107      	bne.n	8005328 <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8005318:	f107 030f 	add.w	r3, r7, #15
 800531c:	2201      	movs	r2, #1
 800531e:	4619      	mov	r1, r3
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f001 f9b3 	bl	800668c <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8005326:	e01a      	b.n	800535e <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8005328:	6839      	ldr	r1, [r7, #0]
 800532a:	6878      	ldr	r0, [r7, #4]
 800532c:	f001 f944 	bl	80065b8 <USBD_CtlError>
            ret = USBD_FAIL;
 8005330:	2302      	movs	r3, #2
 8005332:	75fb      	strb	r3, [r7, #23]
          break;
 8005334:	e013      	b.n	800535e <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800533c:	2b03      	cmp	r3, #3
 800533e:	d00d      	beq.n	800535c <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8005340:	6839      	ldr	r1, [r7, #0]
 8005342:	6878      	ldr	r0, [r7, #4]
 8005344:	f001 f938 	bl	80065b8 <USBD_CtlError>
            ret = USBD_FAIL;
 8005348:	2302      	movs	r3, #2
 800534a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800534c:	e006      	b.n	800535c <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 800534e:	6839      	ldr	r1, [r7, #0]
 8005350:	6878      	ldr	r0, [r7, #4]
 8005352:	f001 f931 	bl	80065b8 <USBD_CtlError>
          ret = USBD_FAIL;
 8005356:	2302      	movs	r3, #2
 8005358:	75fb      	strb	r3, [r7, #23]
          break;
 800535a:	e000      	b.n	800535e <USBD_CDC_Setup+0x126>
          break;
 800535c:	bf00      	nop
      }
      break;
 800535e:	e006      	b.n	800536e <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8005360:	6839      	ldr	r1, [r7, #0]
 8005362:	6878      	ldr	r0, [r7, #4]
 8005364:	f001 f928 	bl	80065b8 <USBD_CtlError>
      ret = USBD_FAIL;
 8005368:	2302      	movs	r3, #2
 800536a:	75fb      	strb	r3, [r7, #23]
      break;
 800536c:	bf00      	nop
  }

  return ret;
 800536e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005370:	4618      	mov	r0, r3
 8005372:	3718      	adds	r7, #24
 8005374:	46bd      	mov	sp, r7
 8005376:	bd80      	pop	{r7, pc}

08005378 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8005378:	b580      	push	{r7, lr}
 800537a:	b084      	sub	sp, #16
 800537c:	af00      	add	r7, sp, #0
 800537e:	6078      	str	r0, [r7, #4]
 8005380:	460b      	mov	r3, r1
 8005382:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800538a:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8005392:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800539a:	2b00      	cmp	r3, #0
 800539c:	d03a      	beq.n	8005414 <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800539e:	78fa      	ldrb	r2, [r7, #3]
 80053a0:	6879      	ldr	r1, [r7, #4]
 80053a2:	4613      	mov	r3, r2
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	4413      	add	r3, r2
 80053a8:	009b      	lsls	r3, r3, #2
 80053aa:	440b      	add	r3, r1
 80053ac:	331c      	adds	r3, #28
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d029      	beq.n	8005408 <USBD_CDC_DataIn+0x90>
 80053b4:	78fa      	ldrb	r2, [r7, #3]
 80053b6:	6879      	ldr	r1, [r7, #4]
 80053b8:	4613      	mov	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4413      	add	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	440b      	add	r3, r1
 80053c2:	331c      	adds	r3, #28
 80053c4:	681a      	ldr	r2, [r3, #0]
 80053c6:	78f9      	ldrb	r1, [r7, #3]
 80053c8:	68b8      	ldr	r0, [r7, #8]
 80053ca:	460b      	mov	r3, r1
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	440b      	add	r3, r1
 80053d0:	00db      	lsls	r3, r3, #3
 80053d2:	4403      	add	r3, r0
 80053d4:	3338      	adds	r3, #56	; 0x38
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	fbb2 f1f3 	udiv	r1, r2, r3
 80053dc:	fb03 f301 	mul.w	r3, r3, r1
 80053e0:	1ad3      	subs	r3, r2, r3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d110      	bne.n	8005408 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80053e6:	78fa      	ldrb	r2, [r7, #3]
 80053e8:	6879      	ldr	r1, [r7, #4]
 80053ea:	4613      	mov	r3, r2
 80053ec:	009b      	lsls	r3, r3, #2
 80053ee:	4413      	add	r3, r2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	440b      	add	r3, r1
 80053f4:	331c      	adds	r3, #28
 80053f6:	2200      	movs	r2, #0
 80053f8:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80053fa:	78f9      	ldrb	r1, [r7, #3]
 80053fc:	2300      	movs	r3, #0
 80053fe:	2200      	movs	r2, #0
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f001 ff18 	bl	8007236 <USBD_LL_Transmit>
 8005406:	e003      	b.n	8005410 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	2200      	movs	r2, #0
 800540c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8005410:	2300      	movs	r3, #0
 8005412:	e000      	b.n	8005416 <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8005414:	2302      	movs	r3, #2
  }
}
 8005416:	4618      	mov	r0, r3
 8005418:	3710      	adds	r7, #16
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}

0800541e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800541e:	b580      	push	{r7, lr}
 8005420:	b084      	sub	sp, #16
 8005422:	af00      	add	r7, sp, #0
 8005424:	6078      	str	r0, [r7, #4]
 8005426:	460b      	mov	r3, r1
 8005428:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005430:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8005432:	78fb      	ldrb	r3, [r7, #3]
 8005434:	4619      	mov	r1, r3
 8005436:	6878      	ldr	r0, [r7, #4]
 8005438:	f001 ff43 	bl	80072c2 <USBD_LL_GetRxDataSize>
 800543c:	4602      	mov	r2, r0
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800544a:	2b00      	cmp	r3, #0
 800544c:	d00d      	beq.n	800546a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	68fa      	ldr	r2, [r7, #12]
 8005458:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800545c:	68fa      	ldr	r2, [r7, #12]
 800545e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8005462:	4611      	mov	r1, r2
 8005464:	4798      	blx	r3

    return USBD_OK;
 8005466:	2300      	movs	r3, #0
 8005468:	e000      	b.n	800546c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 800546a:	2302      	movs	r3, #2
  }
}
 800546c:	4618      	mov	r0, r3
 800546e:	3710      	adds	r7, #16
 8005470:	46bd      	mov	sp, r7
 8005472:	bd80      	pop	{r7, pc}

08005474 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8005474:	b580      	push	{r7, lr}
 8005476:	b084      	sub	sp, #16
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005482:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800548a:	2b00      	cmp	r3, #0
 800548c:	d015      	beq.n	80054ba <USBD_CDC_EP0_RxReady+0x46>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8005494:	2bff      	cmp	r3, #255	; 0xff
 8005496:	d010      	beq.n	80054ba <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	68fa      	ldr	r2, [r7, #12]
 80054a2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 80054a6:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 80054a8:	68fa      	ldr	r2, [r7, #12]
 80054aa:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 80054ae:	b292      	uxth	r2, r2
 80054b0:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	22ff      	movs	r2, #255	; 0xff
 80054b6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 80054ba:	2300      	movs	r3, #0
}
 80054bc:	4618      	mov	r0, r3
 80054be:	3710      	adds	r7, #16
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bd80      	pop	{r7, pc}

080054c4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	2243      	movs	r2, #67	; 0x43
 80054d0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 80054d2:	4b03      	ldr	r3, [pc, #12]	; (80054e0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	370c      	adds	r7, #12
 80054d8:	46bd      	mov	sp, r7
 80054da:	bc80      	pop	{r7}
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	20000090 	.word	0x20000090

080054e4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b083      	sub	sp, #12
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	2243      	movs	r2, #67	; 0x43
 80054f0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80054f2:	4b03      	ldr	r3, [pc, #12]	; (8005500 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80054f4:	4618      	mov	r0, r3
 80054f6:	370c      	adds	r7, #12
 80054f8:	46bd      	mov	sp, r7
 80054fa:	bc80      	pop	{r7}
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	2000004c 	.word	0x2000004c

08005504 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2243      	movs	r2, #67	; 0x43
 8005510:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8005512:	4b03      	ldr	r3, [pc, #12]	; (8005520 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8005514:	4618      	mov	r0, r3
 8005516:	370c      	adds	r7, #12
 8005518:	46bd      	mov	sp, r7
 800551a:	bc80      	pop	{r7}
 800551c:	4770      	bx	lr
 800551e:	bf00      	nop
 8005520:	200000d4 	.word	0x200000d4

08005524 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8005524:	b480      	push	{r7}
 8005526:	b083      	sub	sp, #12
 8005528:	af00      	add	r7, sp, #0
 800552a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	220a      	movs	r2, #10
 8005530:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8005532:	4b03      	ldr	r3, [pc, #12]	; (8005540 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8005534:	4618      	mov	r0, r3
 8005536:	370c      	adds	r7, #12
 8005538:	46bd      	mov	sp, r7
 800553a:	bc80      	pop	{r7}
 800553c:	4770      	bx	lr
 800553e:	bf00      	nop
 8005540:	20000008 	.word	0x20000008

08005544 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8005544:	b480      	push	{r7}
 8005546:	b085      	sub	sp, #20
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
 800554c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800554e:	2302      	movs	r3, #2
 8005550:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	2b00      	cmp	r3, #0
 8005556:	d005      	beq.n	8005564 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8005560:	2300      	movs	r3, #0
 8005562:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8005564:	7bfb      	ldrb	r3, [r7, #15]
}
 8005566:	4618      	mov	r0, r3
 8005568:	3714      	adds	r7, #20
 800556a:	46bd      	mov	sp, r7
 800556c:	bc80      	pop	{r7}
 800556e:	4770      	bx	lr

08005570 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8005570:	b480      	push	{r7}
 8005572:	b087      	sub	sp, #28
 8005574:	af00      	add	r7, sp, #0
 8005576:	60f8      	str	r0, [r7, #12]
 8005578:	60b9      	str	r1, [r7, #8]
 800557a:	4613      	mov	r3, r2
 800557c:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005584:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8005586:	697b      	ldr	r3, [r7, #20]
 8005588:	68ba      	ldr	r2, [r7, #8]
 800558a:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800558e:	88fa      	ldrh	r2, [r7, #6]
 8005590:	697b      	ldr	r3, [r7, #20]
 8005592:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 8005596:	2300      	movs	r3, #0
}
 8005598:	4618      	mov	r0, r3
 800559a:	371c      	adds	r7, #28
 800559c:	46bd      	mov	sp, r7
 800559e:	bc80      	pop	{r7}
 80055a0:	4770      	bx	lr

080055a2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 80055a2:	b480      	push	{r7}
 80055a4:	b085      	sub	sp, #20
 80055a6:	af00      	add	r7, sp, #0
 80055a8:	6078      	str	r0, [r7, #4]
 80055aa:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055b2:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	683a      	ldr	r2, [r7, #0]
 80055b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 80055bc:	2300      	movs	r3, #0
}
 80055be:	4618      	mov	r0, r3
 80055c0:	3714      	adds	r7, #20
 80055c2:	46bd      	mov	sp, r7
 80055c4:	bc80      	pop	{r7}
 80055c6:	4770      	bx	lr

080055c8 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055d6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d01c      	beq.n	800561c <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d115      	bne.n	8005618 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800560a:	b29b      	uxth	r3, r3
 800560c:	2181      	movs	r1, #129	; 0x81
 800560e:	6878      	ldr	r0, [r7, #4]
 8005610:	f001 fe11 	bl	8007236 <USBD_LL_Transmit>

      return USBD_OK;
 8005614:	2300      	movs	r3, #0
 8005616:	e002      	b.n	800561e <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8005618:	2301      	movs	r3, #1
 800561a:	e000      	b.n	800561e <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800561c:	2302      	movs	r3, #2
  }
}
 800561e:	4618      	mov	r0, r3
 8005620:	3710      	adds	r7, #16
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b084      	sub	sp, #16
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005634:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800563c:	2b00      	cmp	r3, #0
 800563e:	d017      	beq.n	8005670 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	7c1b      	ldrb	r3, [r3, #16]
 8005644:	2b00      	cmp	r3, #0
 8005646:	d109      	bne.n	800565c <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800564e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005652:	2101      	movs	r1, #1
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f001 fe11 	bl	800727c <USBD_LL_PrepareReceive>
 800565a:	e007      	b.n	800566c <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8005662:	2340      	movs	r3, #64	; 0x40
 8005664:	2101      	movs	r1, #1
 8005666:	6878      	ldr	r0, [r7, #4]
 8005668:	f001 fe08 	bl	800727c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800566c:	2300      	movs	r3, #0
 800566e:	e000      	b.n	8005672 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8005670:	2302      	movs	r3, #2
  }
}
 8005672:	4618      	mov	r0, r3
 8005674:	3710      	adds	r7, #16
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}

0800567a <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800567a:	b580      	push	{r7, lr}
 800567c:	b084      	sub	sp, #16
 800567e:	af00      	add	r7, sp, #0
 8005680:	60f8      	str	r0, [r7, #12]
 8005682:	60b9      	str	r1, [r7, #8]
 8005684:	4613      	mov	r3, r2
 8005686:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	2b00      	cmp	r3, #0
 800568c:	d101      	bne.n	8005692 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800568e:	2302      	movs	r3, #2
 8005690:	e01a      	b.n	80056c8 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005698:	2b00      	cmp	r3, #0
 800569a:	d003      	beq.n	80056a4 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	2200      	movs	r2, #0
 80056a0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80056a4:	68bb      	ldr	r3, [r7, #8]
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d003      	beq.n	80056b2 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	68ba      	ldr	r2, [r7, #8]
 80056ae:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2201      	movs	r2, #1
 80056b6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 80056ba:	68fb      	ldr	r3, [r7, #12]
 80056bc:	79fa      	ldrb	r2, [r7, #7]
 80056be:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f001 fc75 	bl	8006fb0 <USBD_LL_Init>

  return USBD_OK;
 80056c6:	2300      	movs	r3, #0
}
 80056c8:	4618      	mov	r0, r3
 80056ca:	3710      	adds	r7, #16
 80056cc:	46bd      	mov	sp, r7
 80056ce:	bd80      	pop	{r7, pc}

080056d0 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80056d0:	b480      	push	{r7}
 80056d2:	b085      	sub	sp, #20
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
 80056d8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80056da:	2300      	movs	r3, #0
 80056dc:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80056de:	683b      	ldr	r3, [r7, #0]
 80056e0:	2b00      	cmp	r3, #0
 80056e2:	d006      	beq.n	80056f2 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	683a      	ldr	r2, [r7, #0]
 80056e8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80056ec:	2300      	movs	r3, #0
 80056ee:	73fb      	strb	r3, [r7, #15]
 80056f0:	e001      	b.n	80056f6 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80056f2:	2302      	movs	r3, #2
 80056f4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80056f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80056f8:	4618      	mov	r0, r3
 80056fa:	3714      	adds	r7, #20
 80056fc:	46bd      	mov	sp, r7
 80056fe:	bc80      	pop	{r7}
 8005700:	4770      	bx	lr

08005702 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8005702:	b580      	push	{r7, lr}
 8005704:	b082      	sub	sp, #8
 8005706:	af00      	add	r7, sp, #0
 8005708:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f001 fcaa 	bl	8007064 <USBD_LL_Start>

  return USBD_OK;
 8005710:	2300      	movs	r3, #0
}
 8005712:	4618      	mov	r0, r3
 8005714:	3708      	adds	r7, #8
 8005716:	46bd      	mov	sp, r7
 8005718:	bd80      	pop	{r7, pc}

0800571a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800571a:	b480      	push	{r7}
 800571c:	b083      	sub	sp, #12
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8005722:	2300      	movs	r3, #0
}
 8005724:	4618      	mov	r0, r3
 8005726:	370c      	adds	r7, #12
 8005728:	46bd      	mov	sp, r7
 800572a:	bc80      	pop	{r7}
 800572c:	4770      	bx	lr

0800572e <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800572e:	b580      	push	{r7, lr}
 8005730:	b084      	sub	sp, #16
 8005732:	af00      	add	r7, sp, #0
 8005734:	6078      	str	r0, [r7, #4]
 8005736:	460b      	mov	r3, r1
 8005738:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800573a:	2302      	movs	r3, #2
 800573c:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005744:	2b00      	cmp	r3, #0
 8005746:	d00c      	beq.n	8005762 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800574e:	681b      	ldr	r3, [r3, #0]
 8005750:	78fa      	ldrb	r2, [r7, #3]
 8005752:	4611      	mov	r1, r2
 8005754:	6878      	ldr	r0, [r7, #4]
 8005756:	4798      	blx	r3
 8005758:	4603      	mov	r3, r0
 800575a:	2b00      	cmp	r3, #0
 800575c:	d101      	bne.n	8005762 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800575e:	2300      	movs	r3, #0
 8005760:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8005762:	7bfb      	ldrb	r3, [r7, #15]
}
 8005764:	4618      	mov	r0, r3
 8005766:	3710      	adds	r7, #16
 8005768:	46bd      	mov	sp, r7
 800576a:	bd80      	pop	{r7, pc}

0800576c <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b082      	sub	sp, #8
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
 8005774:	460b      	mov	r3, r1
 8005776:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800577e:	685b      	ldr	r3, [r3, #4]
 8005780:	78fa      	ldrb	r2, [r7, #3]
 8005782:	4611      	mov	r1, r2
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	4798      	blx	r3

  return USBD_OK;
 8005788:	2300      	movs	r3, #0
}
 800578a:	4618      	mov	r0, r3
 800578c:	3708      	adds	r7, #8
 800578e:	46bd      	mov	sp, r7
 8005790:	bd80      	pop	{r7, pc}

08005792 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8005792:	b580      	push	{r7, lr}
 8005794:	b082      	sub	sp, #8
 8005796:	af00      	add	r7, sp, #0
 8005798:	6078      	str	r0, [r7, #4]
 800579a:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80057a2:	6839      	ldr	r1, [r7, #0]
 80057a4:	4618      	mov	r0, r3
 80057a6:	f000 fecb 	bl	8006540 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	2201      	movs	r2, #1
 80057ae:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 80057b8:	461a      	mov	r2, r3
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80057c6:	f003 031f 	and.w	r3, r3, #31
 80057ca:	2b01      	cmp	r3, #1
 80057cc:	d00c      	beq.n	80057e8 <USBD_LL_SetupStage+0x56>
 80057ce:	2b01      	cmp	r3, #1
 80057d0:	d302      	bcc.n	80057d8 <USBD_LL_SetupStage+0x46>
 80057d2:	2b02      	cmp	r3, #2
 80057d4:	d010      	beq.n	80057f8 <USBD_LL_SetupStage+0x66>
 80057d6:	e017      	b.n	8005808 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80057de:	4619      	mov	r1, r3
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 f9cb 	bl	8005b7c <USBD_StdDevReq>
      break;
 80057e6:	e01a      	b.n	800581e <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80057ee:	4619      	mov	r1, r3
 80057f0:	6878      	ldr	r0, [r7, #4]
 80057f2:	f000 fa2d 	bl	8005c50 <USBD_StdItfReq>
      break;
 80057f6:	e012      	b.n	800581e <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 80057fe:	4619      	mov	r1, r3
 8005800:	6878      	ldr	r0, [r7, #4]
 8005802:	f000 fa6b 	bl	8005cdc <USBD_StdEPReq>
      break;
 8005806:	e00a      	b.n	800581e <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800580e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8005812:	b2db      	uxtb	r3, r3
 8005814:	4619      	mov	r1, r3
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f001 fc84 	bl	8007124 <USBD_LL_StallEP>
      break;
 800581c:	bf00      	nop
  }

  return USBD_OK;
 800581e:	2300      	movs	r3, #0
}
 8005820:	4618      	mov	r0, r3
 8005822:	3708      	adds	r7, #8
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}

08005828 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b086      	sub	sp, #24
 800582c:	af00      	add	r7, sp, #0
 800582e:	60f8      	str	r0, [r7, #12]
 8005830:	460b      	mov	r3, r1
 8005832:	607a      	str	r2, [r7, #4]
 8005834:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005836:	7afb      	ldrb	r3, [r7, #11]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d14b      	bne.n	80058d4 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8005842:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800584a:	2b03      	cmp	r3, #3
 800584c:	d134      	bne.n	80058b8 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800584e:	697b      	ldr	r3, [r7, #20]
 8005850:	68da      	ldr	r2, [r3, #12]
 8005852:	697b      	ldr	r3, [r7, #20]
 8005854:	691b      	ldr	r3, [r3, #16]
 8005856:	429a      	cmp	r2, r3
 8005858:	d919      	bls.n	800588e <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800585a:	697b      	ldr	r3, [r7, #20]
 800585c:	68da      	ldr	r2, [r3, #12]
 800585e:	697b      	ldr	r3, [r7, #20]
 8005860:	691b      	ldr	r3, [r3, #16]
 8005862:	1ad2      	subs	r2, r2, r3
 8005864:	697b      	ldr	r3, [r7, #20]
 8005866:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005868:	697b      	ldr	r3, [r7, #20]
 800586a:	68da      	ldr	r2, [r3, #12]
 800586c:	697b      	ldr	r3, [r7, #20]
 800586e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005870:	429a      	cmp	r2, r3
 8005872:	d203      	bcs.n	800587c <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8005874:	697b      	ldr	r3, [r7, #20]
 8005876:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8005878:	b29b      	uxth	r3, r3
 800587a:	e002      	b.n	8005882 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800587c:	697b      	ldr	r3, [r7, #20]
 800587e:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8005880:	b29b      	uxth	r3, r3
 8005882:	461a      	mov	r2, r3
 8005884:	6879      	ldr	r1, [r7, #4]
 8005886:	68f8      	ldr	r0, [r7, #12]
 8005888:	f000 ff4c 	bl	8006724 <USBD_CtlContinueRx>
 800588c:	e038      	b.n	8005900 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005894:	691b      	ldr	r3, [r3, #16]
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00a      	beq.n	80058b0 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80058a0:	2b03      	cmp	r3, #3
 80058a2:	d105      	bne.n	80058b0 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80058aa:	691b      	ldr	r3, [r3, #16]
 80058ac:	68f8      	ldr	r0, [r7, #12]
 80058ae:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 ff49 	bl	8006748 <USBD_CtlSendStatus>
 80058b6:	e023      	b.n	8005900 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80058be:	2b05      	cmp	r3, #5
 80058c0:	d11e      	bne.n	8005900 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	2200      	movs	r2, #0
 80058c6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 80058ca:	2100      	movs	r1, #0
 80058cc:	68f8      	ldr	r0, [r7, #12]
 80058ce:	f001 fc29 	bl	8007124 <USBD_LL_StallEP>
 80058d2:	e015      	b.n	8005900 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80058da:	699b      	ldr	r3, [r3, #24]
 80058dc:	2b00      	cmp	r3, #0
 80058de:	d00d      	beq.n	80058fc <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 80058e6:	2b03      	cmp	r3, #3
 80058e8:	d108      	bne.n	80058fc <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80058f0:	699b      	ldr	r3, [r3, #24]
 80058f2:	7afa      	ldrb	r2, [r7, #11]
 80058f4:	4611      	mov	r1, r2
 80058f6:	68f8      	ldr	r0, [r7, #12]
 80058f8:	4798      	blx	r3
 80058fa:	e001      	b.n	8005900 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 80058fc:	2302      	movs	r3, #2
 80058fe:	e000      	b.n	8005902 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8005900:	2300      	movs	r3, #0
}
 8005902:	4618      	mov	r0, r3
 8005904:	3718      	adds	r7, #24
 8005906:	46bd      	mov	sp, r7
 8005908:	bd80      	pop	{r7, pc}

0800590a <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800590a:	b580      	push	{r7, lr}
 800590c:	b086      	sub	sp, #24
 800590e:	af00      	add	r7, sp, #0
 8005910:	60f8      	str	r0, [r7, #12]
 8005912:	460b      	mov	r3, r1
 8005914:	607a      	str	r2, [r7, #4]
 8005916:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8005918:	7afb      	ldrb	r3, [r7, #11]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d17f      	bne.n	8005a1e <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	3314      	adds	r3, #20
 8005922:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800592a:	2b02      	cmp	r3, #2
 800592c:	d15c      	bne.n	80059e8 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800592e:	697b      	ldr	r3, [r7, #20]
 8005930:	68da      	ldr	r2, [r3, #12]
 8005932:	697b      	ldr	r3, [r7, #20]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	429a      	cmp	r2, r3
 8005938:	d915      	bls.n	8005966 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800593a:	697b      	ldr	r3, [r7, #20]
 800593c:	68da      	ldr	r2, [r3, #12]
 800593e:	697b      	ldr	r3, [r7, #20]
 8005940:	691b      	ldr	r3, [r3, #16]
 8005942:	1ad2      	subs	r2, r2, r3
 8005944:	697b      	ldr	r3, [r7, #20]
 8005946:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8005948:	697b      	ldr	r3, [r7, #20]
 800594a:	68db      	ldr	r3, [r3, #12]
 800594c:	b29b      	uxth	r3, r3
 800594e:	461a      	mov	r2, r3
 8005950:	6879      	ldr	r1, [r7, #4]
 8005952:	68f8      	ldr	r0, [r7, #12]
 8005954:	f000 feb6 	bl	80066c4 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8005958:	2300      	movs	r3, #0
 800595a:	2200      	movs	r2, #0
 800595c:	2100      	movs	r1, #0
 800595e:	68f8      	ldr	r0, [r7, #12]
 8005960:	f001 fc8c 	bl	800727c <USBD_LL_PrepareReceive>
 8005964:	e04e      	b.n	8005a04 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005966:	697b      	ldr	r3, [r7, #20]
 8005968:	689b      	ldr	r3, [r3, #8]
 800596a:	697a      	ldr	r2, [r7, #20]
 800596c:	6912      	ldr	r2, [r2, #16]
 800596e:	fbb3 f1f2 	udiv	r1, r3, r2
 8005972:	fb02 f201 	mul.w	r2, r2, r1
 8005976:	1a9b      	subs	r3, r3, r2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d11c      	bne.n	80059b6 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	689a      	ldr	r2, [r3, #8]
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8005984:	429a      	cmp	r2, r3
 8005986:	d316      	bcc.n	80059b6 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8005988:	697b      	ldr	r3, [r7, #20]
 800598a:	689a      	ldr	r2, [r3, #8]
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8005992:	429a      	cmp	r2, r3
 8005994:	d20f      	bcs.n	80059b6 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8005996:	2200      	movs	r2, #0
 8005998:	2100      	movs	r1, #0
 800599a:	68f8      	ldr	r0, [r7, #12]
 800599c:	f000 fe92 	bl	80066c4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	2200      	movs	r2, #0
 80059a4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80059a8:	2300      	movs	r3, #0
 80059aa:	2200      	movs	r2, #0
 80059ac:	2100      	movs	r1, #0
 80059ae:	68f8      	ldr	r0, [r7, #12]
 80059b0:	f001 fc64 	bl	800727c <USBD_LL_PrepareReceive>
 80059b4:	e026      	b.n	8005a04 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059bc:	68db      	ldr	r3, [r3, #12]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d00a      	beq.n	80059d8 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80059c8:	2b03      	cmp	r3, #3
 80059ca:	d105      	bne.n	80059d8 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80059d2:	68db      	ldr	r3, [r3, #12]
 80059d4:	68f8      	ldr	r0, [r7, #12]
 80059d6:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 80059d8:	2180      	movs	r1, #128	; 0x80
 80059da:	68f8      	ldr	r0, [r7, #12]
 80059dc:	f001 fba2 	bl	8007124 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 80059e0:	68f8      	ldr	r0, [r7, #12]
 80059e2:	f000 fec4 	bl	800676e <USBD_CtlReceiveStatus>
 80059e6:	e00d      	b.n	8005a04 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80059ee:	2b04      	cmp	r3, #4
 80059f0:	d004      	beq.n	80059fc <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d103      	bne.n	8005a04 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 80059fc:	2180      	movs	r1, #128	; 0x80
 80059fe:	68f8      	ldr	r0, [r7, #12]
 8005a00:	f001 fb90 	bl	8007124 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d11d      	bne.n	8005a4a <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f7ff fe83 	bl	800571a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	2200      	movs	r2, #0
 8005a18:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8005a1c:	e015      	b.n	8005a4a <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a24:	695b      	ldr	r3, [r3, #20]
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d00d      	beq.n	8005a46 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8005a30:	2b03      	cmp	r3, #3
 8005a32:	d108      	bne.n	8005a46 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005a3a:	695b      	ldr	r3, [r3, #20]
 8005a3c:	7afa      	ldrb	r2, [r7, #11]
 8005a3e:	4611      	mov	r1, r2
 8005a40:	68f8      	ldr	r0, [r7, #12]
 8005a42:	4798      	blx	r3
 8005a44:	e001      	b.n	8005a4a <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8005a46:	2302      	movs	r3, #2
 8005a48:	e000      	b.n	8005a4c <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8005a4a:	2300      	movs	r3, #0
}
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	3718      	adds	r7, #24
 8005a50:	46bd      	mov	sp, r7
 8005a52:	bd80      	pop	{r7, pc}

08005a54 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8005a54:	b580      	push	{r7, lr}
 8005a56:	b082      	sub	sp, #8
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005a5c:	2340      	movs	r3, #64	; 0x40
 8005a5e:	2200      	movs	r2, #0
 8005a60:	2100      	movs	r1, #0
 8005a62:	6878      	ldr	r0, [r7, #4]
 8005a64:	f001 fb19 	bl	800709a <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2201      	movs	r2, #1
 8005a6c:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	2240      	movs	r2, #64	; 0x40
 8005a74:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8005a78:	2340      	movs	r3, #64	; 0x40
 8005a7a:	2200      	movs	r2, #0
 8005a7c:	2180      	movs	r1, #128	; 0x80
 8005a7e:	6878      	ldr	r0, [r7, #4]
 8005a80:	f001 fb0b 	bl	800709a <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	2201      	movs	r2, #1
 8005a88:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2240      	movs	r2, #64	; 0x40
 8005a8e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2200      	movs	r2, #0
 8005aaa:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8005aae:	687b      	ldr	r3, [r7, #4]
 8005ab0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d009      	beq.n	8005acc <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005abe:	685b      	ldr	r3, [r3, #4]
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	6852      	ldr	r2, [r2, #4]
 8005ac4:	b2d2      	uxtb	r2, r2
 8005ac6:	4611      	mov	r1, r2
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	4798      	blx	r3
  }

  return USBD_OK;
 8005acc:	2300      	movs	r3, #0
}
 8005ace:	4618      	mov	r0, r3
 8005ad0:	3708      	adds	r7, #8
 8005ad2:	46bd      	mov	sp, r7
 8005ad4:	bd80      	pop	{r7, pc}

08005ad6 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8005ad6:	b480      	push	{r7}
 8005ad8:	b083      	sub	sp, #12
 8005ada:	af00      	add	r7, sp, #0
 8005adc:	6078      	str	r0, [r7, #4]
 8005ade:	460b      	mov	r3, r1
 8005ae0:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	78fa      	ldrb	r2, [r7, #3]
 8005ae6:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8005ae8:	2300      	movs	r3, #0
}
 8005aea:	4618      	mov	r0, r3
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	bc80      	pop	{r7}
 8005af2:	4770      	bx	lr

08005af4 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8005af4:	b480      	push	{r7}
 8005af6:	b083      	sub	sp, #12
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2204      	movs	r2, #4
 8005b0c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8005b10:	2300      	movs	r3, #0
}
 8005b12:	4618      	mov	r0, r3
 8005b14:	370c      	adds	r7, #12
 8005b16:	46bd      	mov	sp, r7
 8005b18:	bc80      	pop	{r7}
 8005b1a:	4770      	bx	lr

08005b1c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b083      	sub	sp, #12
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b2a:	2b04      	cmp	r3, #4
 8005b2c:	d105      	bne.n	8005b3a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bc80      	pop	{r7}
 8005b44:	4770      	bx	lr

08005b46 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8005b46:	b580      	push	{r7, lr}
 8005b48:	b082      	sub	sp, #8
 8005b4a:	af00      	add	r7, sp, #0
 8005b4c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005b54:	2b03      	cmp	r3, #3
 8005b56:	d10b      	bne.n	8005b70 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b5e:	69db      	ldr	r3, [r3, #28]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d005      	beq.n	8005b70 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005b6a:	69db      	ldr	r3, [r3, #28]
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8005b70:	2300      	movs	r3, #0
}
 8005b72:	4618      	mov	r0, r3
 8005b74:	3708      	adds	r7, #8
 8005b76:	46bd      	mov	sp, r7
 8005b78:	bd80      	pop	{r7, pc}
	...

08005b7c <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8005b7c:	b580      	push	{r7, lr}
 8005b7e:	b084      	sub	sp, #16
 8005b80:	af00      	add	r7, sp, #0
 8005b82:	6078      	str	r0, [r7, #4]
 8005b84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005b86:	2300      	movs	r3, #0
 8005b88:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	781b      	ldrb	r3, [r3, #0]
 8005b8e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005b92:	2b20      	cmp	r3, #32
 8005b94:	d004      	beq.n	8005ba0 <USBD_StdDevReq+0x24>
 8005b96:	2b40      	cmp	r3, #64	; 0x40
 8005b98:	d002      	beq.n	8005ba0 <USBD_StdDevReq+0x24>
 8005b9a:	2b00      	cmp	r3, #0
 8005b9c:	d008      	beq.n	8005bb0 <USBD_StdDevReq+0x34>
 8005b9e:	e04c      	b.n	8005c3a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005ba6:	689b      	ldr	r3, [r3, #8]
 8005ba8:	6839      	ldr	r1, [r7, #0]
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	4798      	blx	r3
      break;
 8005bae:	e049      	b.n	8005c44 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	785b      	ldrb	r3, [r3, #1]
 8005bb4:	2b09      	cmp	r3, #9
 8005bb6:	d83a      	bhi.n	8005c2e <USBD_StdDevReq+0xb2>
 8005bb8:	a201      	add	r2, pc, #4	; (adr r2, 8005bc0 <USBD_StdDevReq+0x44>)
 8005bba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bbe:	bf00      	nop
 8005bc0:	08005c11 	.word	0x08005c11
 8005bc4:	08005c25 	.word	0x08005c25
 8005bc8:	08005c2f 	.word	0x08005c2f
 8005bcc:	08005c1b 	.word	0x08005c1b
 8005bd0:	08005c2f 	.word	0x08005c2f
 8005bd4:	08005bf3 	.word	0x08005bf3
 8005bd8:	08005be9 	.word	0x08005be9
 8005bdc:	08005c2f 	.word	0x08005c2f
 8005be0:	08005c07 	.word	0x08005c07
 8005be4:	08005bfd 	.word	0x08005bfd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8005be8:	6839      	ldr	r1, [r7, #0]
 8005bea:	6878      	ldr	r0, [r7, #4]
 8005bec:	f000 f9d4 	bl	8005f98 <USBD_GetDescriptor>
          break;
 8005bf0:	e022      	b.n	8005c38 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8005bf2:	6839      	ldr	r1, [r7, #0]
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f000 fb37 	bl	8006268 <USBD_SetAddress>
          break;
 8005bfa:	e01d      	b.n	8005c38 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8005bfc:	6839      	ldr	r1, [r7, #0]
 8005bfe:	6878      	ldr	r0, [r7, #4]
 8005c00:	f000 fb74 	bl	80062ec <USBD_SetConfig>
          break;
 8005c04:	e018      	b.n	8005c38 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8005c06:	6839      	ldr	r1, [r7, #0]
 8005c08:	6878      	ldr	r0, [r7, #4]
 8005c0a:	f000 fbfd 	bl	8006408 <USBD_GetConfig>
          break;
 8005c0e:	e013      	b.n	8005c38 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8005c10:	6839      	ldr	r1, [r7, #0]
 8005c12:	6878      	ldr	r0, [r7, #4]
 8005c14:	f000 fc2c 	bl	8006470 <USBD_GetStatus>
          break;
 8005c18:	e00e      	b.n	8005c38 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8005c1a:	6839      	ldr	r1, [r7, #0]
 8005c1c:	6878      	ldr	r0, [r7, #4]
 8005c1e:	f000 fc5a 	bl	80064d6 <USBD_SetFeature>
          break;
 8005c22:	e009      	b.n	8005c38 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8005c24:	6839      	ldr	r1, [r7, #0]
 8005c26:	6878      	ldr	r0, [r7, #4]
 8005c28:	f000 fc69 	bl	80064fe <USBD_ClrFeature>
          break;
 8005c2c:	e004      	b.n	8005c38 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8005c2e:	6839      	ldr	r1, [r7, #0]
 8005c30:	6878      	ldr	r0, [r7, #4]
 8005c32:	f000 fcc1 	bl	80065b8 <USBD_CtlError>
          break;
 8005c36:	bf00      	nop
      }
      break;
 8005c38:	e004      	b.n	8005c44 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8005c3a:	6839      	ldr	r1, [r7, #0]
 8005c3c:	6878      	ldr	r0, [r7, #4]
 8005c3e:	f000 fcbb 	bl	80065b8 <USBD_CtlError>
      break;
 8005c42:	bf00      	nop
  }

  return ret;
 8005c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c46:	4618      	mov	r0, r3
 8005c48:	3710      	adds	r7, #16
 8005c4a:	46bd      	mov	sp, r7
 8005c4c:	bd80      	pop	{r7, pc}
 8005c4e:	bf00      	nop

08005c50 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8005c50:	b580      	push	{r7, lr}
 8005c52:	b084      	sub	sp, #16
 8005c54:	af00      	add	r7, sp, #0
 8005c56:	6078      	str	r0, [r7, #4]
 8005c58:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8005c5a:	2300      	movs	r3, #0
 8005c5c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005c66:	2b20      	cmp	r3, #32
 8005c68:	d003      	beq.n	8005c72 <USBD_StdItfReq+0x22>
 8005c6a:	2b40      	cmp	r3, #64	; 0x40
 8005c6c:	d001      	beq.n	8005c72 <USBD_StdItfReq+0x22>
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d12a      	bne.n	8005cc8 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	2b02      	cmp	r3, #2
 8005c7c:	d81d      	bhi.n	8005cba <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	889b      	ldrh	r3, [r3, #4]
 8005c82:	b2db      	uxtb	r3, r3
 8005c84:	2b01      	cmp	r3, #1
 8005c86:	d813      	bhi.n	8005cb0 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005c8e:	689b      	ldr	r3, [r3, #8]
 8005c90:	6839      	ldr	r1, [r7, #0]
 8005c92:	6878      	ldr	r0, [r7, #4]
 8005c94:	4798      	blx	r3
 8005c96:	4603      	mov	r3, r0
 8005c98:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8005c9a:	683b      	ldr	r3, [r7, #0]
 8005c9c:	88db      	ldrh	r3, [r3, #6]
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d110      	bne.n	8005cc4 <USBD_StdItfReq+0x74>
 8005ca2:	7bfb      	ldrb	r3, [r7, #15]
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d10d      	bne.n	8005cc4 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 8005ca8:	6878      	ldr	r0, [r7, #4]
 8005caa:	f000 fd4d 	bl	8006748 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8005cae:	e009      	b.n	8005cc4 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 8005cb0:	6839      	ldr	r1, [r7, #0]
 8005cb2:	6878      	ldr	r0, [r7, #4]
 8005cb4:	f000 fc80 	bl	80065b8 <USBD_CtlError>
          break;
 8005cb8:	e004      	b.n	8005cc4 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 8005cba:	6839      	ldr	r1, [r7, #0]
 8005cbc:	6878      	ldr	r0, [r7, #4]
 8005cbe:	f000 fc7b 	bl	80065b8 <USBD_CtlError>
          break;
 8005cc2:	e000      	b.n	8005cc6 <USBD_StdItfReq+0x76>
          break;
 8005cc4:	bf00      	nop
      }
      break;
 8005cc6:	e004      	b.n	8005cd2 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 8005cc8:	6839      	ldr	r1, [r7, #0]
 8005cca:	6878      	ldr	r0, [r7, #4]
 8005ccc:	f000 fc74 	bl	80065b8 <USBD_CtlError>
      break;
 8005cd0:	bf00      	nop
  }

  return USBD_OK;
 8005cd2:	2300      	movs	r3, #0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b084      	sub	sp, #16
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
 8005ce4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8005ce6:	2300      	movs	r3, #0
 8005ce8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	889b      	ldrh	r3, [r3, #4]
 8005cee:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	781b      	ldrb	r3, [r3, #0]
 8005cf4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005cf8:	2b20      	cmp	r3, #32
 8005cfa:	d004      	beq.n	8005d06 <USBD_StdEPReq+0x2a>
 8005cfc:	2b40      	cmp	r3, #64	; 0x40
 8005cfe:	d002      	beq.n	8005d06 <USBD_StdEPReq+0x2a>
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d008      	beq.n	8005d16 <USBD_StdEPReq+0x3a>
 8005d04:	e13d      	b.n	8005f82 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d0c:	689b      	ldr	r3, [r3, #8]
 8005d0e:	6839      	ldr	r1, [r7, #0]
 8005d10:	6878      	ldr	r0, [r7, #4]
 8005d12:	4798      	blx	r3
      break;
 8005d14:	e13a      	b.n	8005f8c <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8005d16:	683b      	ldr	r3, [r7, #0]
 8005d18:	781b      	ldrb	r3, [r3, #0]
 8005d1a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8005d1e:	2b20      	cmp	r3, #32
 8005d20:	d10a      	bne.n	8005d38 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	6839      	ldr	r1, [r7, #0]
 8005d2c:	6878      	ldr	r0, [r7, #4]
 8005d2e:	4798      	blx	r3
 8005d30:	4603      	mov	r3, r0
 8005d32:	73fb      	strb	r3, [r7, #15]

        return ret;
 8005d34:	7bfb      	ldrb	r3, [r7, #15]
 8005d36:	e12a      	b.n	8005f8e <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 8005d38:	683b      	ldr	r3, [r7, #0]
 8005d3a:	785b      	ldrb	r3, [r3, #1]
 8005d3c:	2b01      	cmp	r3, #1
 8005d3e:	d03e      	beq.n	8005dbe <USBD_StdEPReq+0xe2>
 8005d40:	2b03      	cmp	r3, #3
 8005d42:	d002      	beq.n	8005d4a <USBD_StdEPReq+0x6e>
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d070      	beq.n	8005e2a <USBD_StdEPReq+0x14e>
 8005d48:	e115      	b.n	8005f76 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d002      	beq.n	8005d5a <USBD_StdEPReq+0x7e>
 8005d54:	2b03      	cmp	r3, #3
 8005d56:	d015      	beq.n	8005d84 <USBD_StdEPReq+0xa8>
 8005d58:	e02b      	b.n	8005db2 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005d5a:	7bbb      	ldrb	r3, [r7, #14]
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d00c      	beq.n	8005d7a <USBD_StdEPReq+0x9e>
 8005d60:	7bbb      	ldrb	r3, [r7, #14]
 8005d62:	2b80      	cmp	r3, #128	; 0x80
 8005d64:	d009      	beq.n	8005d7a <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005d66:	7bbb      	ldrb	r3, [r7, #14]
 8005d68:	4619      	mov	r1, r3
 8005d6a:	6878      	ldr	r0, [r7, #4]
 8005d6c:	f001 f9da 	bl	8007124 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005d70:	2180      	movs	r1, #128	; 0x80
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f001 f9d6 	bl	8007124 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005d78:	e020      	b.n	8005dbc <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 8005d7a:	6839      	ldr	r1, [r7, #0]
 8005d7c:	6878      	ldr	r0, [r7, #4]
 8005d7e:	f000 fc1b 	bl	80065b8 <USBD_CtlError>
              break;
 8005d82:	e01b      	b.n	8005dbc <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	885b      	ldrh	r3, [r3, #2]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10e      	bne.n	8005daa <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 8005d8c:	7bbb      	ldrb	r3, [r7, #14]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d00b      	beq.n	8005daa <USBD_StdEPReq+0xce>
 8005d92:	7bbb      	ldrb	r3, [r7, #14]
 8005d94:	2b80      	cmp	r3, #128	; 0x80
 8005d96:	d008      	beq.n	8005daa <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8005d98:	683b      	ldr	r3, [r7, #0]
 8005d9a:	88db      	ldrh	r3, [r3, #6]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	d104      	bne.n	8005daa <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 8005da0:	7bbb      	ldrb	r3, [r7, #14]
 8005da2:	4619      	mov	r1, r3
 8005da4:	6878      	ldr	r0, [r7, #4]
 8005da6:	f001 f9bd 	bl	8007124 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8005daa:	6878      	ldr	r0, [r7, #4]
 8005dac:	f000 fccc 	bl	8006748 <USBD_CtlSendStatus>

              break;
 8005db0:	e004      	b.n	8005dbc <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 8005db2:	6839      	ldr	r1, [r7, #0]
 8005db4:	6878      	ldr	r0, [r7, #4]
 8005db6:	f000 fbff 	bl	80065b8 <USBD_CtlError>
              break;
 8005dba:	bf00      	nop
          }
          break;
 8005dbc:	e0e0      	b.n	8005f80 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005dc4:	2b02      	cmp	r3, #2
 8005dc6:	d002      	beq.n	8005dce <USBD_StdEPReq+0xf2>
 8005dc8:	2b03      	cmp	r3, #3
 8005dca:	d015      	beq.n	8005df8 <USBD_StdEPReq+0x11c>
 8005dcc:	e026      	b.n	8005e1c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005dce:	7bbb      	ldrb	r3, [r7, #14]
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d00c      	beq.n	8005dee <USBD_StdEPReq+0x112>
 8005dd4:	7bbb      	ldrb	r3, [r7, #14]
 8005dd6:	2b80      	cmp	r3, #128	; 0x80
 8005dd8:	d009      	beq.n	8005dee <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8005dda:	7bbb      	ldrb	r3, [r7, #14]
 8005ddc:	4619      	mov	r1, r3
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f001 f9a0 	bl	8007124 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8005de4:	2180      	movs	r1, #128	; 0x80
 8005de6:	6878      	ldr	r0, [r7, #4]
 8005de8:	f001 f99c 	bl	8007124 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8005dec:	e01c      	b.n	8005e28 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 8005dee:	6839      	ldr	r1, [r7, #0]
 8005df0:	6878      	ldr	r0, [r7, #4]
 8005df2:	f000 fbe1 	bl	80065b8 <USBD_CtlError>
              break;
 8005df6:	e017      	b.n	8005e28 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	885b      	ldrh	r3, [r3, #2]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d112      	bne.n	8005e26 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8005e00:	7bbb      	ldrb	r3, [r7, #14]
 8005e02:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d004      	beq.n	8005e14 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8005e0a:	7bbb      	ldrb	r3, [r7, #14]
 8005e0c:	4619      	mov	r1, r3
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f001 f9a7 	bl	8007162 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 fc97 	bl	8006748 <USBD_CtlSendStatus>
              }
              break;
 8005e1a:	e004      	b.n	8005e26 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 8005e1c:	6839      	ldr	r1, [r7, #0]
 8005e1e:	6878      	ldr	r0, [r7, #4]
 8005e20:	f000 fbca 	bl	80065b8 <USBD_CtlError>
              break;
 8005e24:	e000      	b.n	8005e28 <USBD_StdEPReq+0x14c>
              break;
 8005e26:	bf00      	nop
          }
          break;
 8005e28:	e0aa      	b.n	8005f80 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8005e30:	2b02      	cmp	r3, #2
 8005e32:	d002      	beq.n	8005e3a <USBD_StdEPReq+0x15e>
 8005e34:	2b03      	cmp	r3, #3
 8005e36:	d032      	beq.n	8005e9e <USBD_StdEPReq+0x1c2>
 8005e38:	e097      	b.n	8005f6a <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8005e3a:	7bbb      	ldrb	r3, [r7, #14]
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d007      	beq.n	8005e50 <USBD_StdEPReq+0x174>
 8005e40:	7bbb      	ldrb	r3, [r7, #14]
 8005e42:	2b80      	cmp	r3, #128	; 0x80
 8005e44:	d004      	beq.n	8005e50 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 8005e46:	6839      	ldr	r1, [r7, #0]
 8005e48:	6878      	ldr	r0, [r7, #4]
 8005e4a:	f000 fbb5 	bl	80065b8 <USBD_CtlError>
                break;
 8005e4e:	e091      	b.n	8005f74 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005e50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	da0b      	bge.n	8005e70 <USBD_StdEPReq+0x194>
 8005e58:	7bbb      	ldrb	r3, [r7, #14]
 8005e5a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005e5e:	4613      	mov	r3, r2
 8005e60:	009b      	lsls	r3, r3, #2
 8005e62:	4413      	add	r3, r2
 8005e64:	009b      	lsls	r3, r3, #2
 8005e66:	3310      	adds	r3, #16
 8005e68:	687a      	ldr	r2, [r7, #4]
 8005e6a:	4413      	add	r3, r2
 8005e6c:	3304      	adds	r3, #4
 8005e6e:	e00b      	b.n	8005e88 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005e70:	7bbb      	ldrb	r3, [r7, #14]
 8005e72:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005e76:	4613      	mov	r3, r2
 8005e78:	009b      	lsls	r3, r3, #2
 8005e7a:	4413      	add	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005e82:	687a      	ldr	r2, [r7, #4]
 8005e84:	4413      	add	r3, r2
 8005e86:	3304      	adds	r3, #4
 8005e88:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8005e8a:	68bb      	ldr	r3, [r7, #8]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	2202      	movs	r2, #2
 8005e94:	4619      	mov	r1, r3
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 fbf8 	bl	800668c <USBD_CtlSendData>
              break;
 8005e9c:	e06a      	b.n	8005f74 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8005e9e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	da11      	bge.n	8005eca <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8005ea6:	7bbb      	ldrb	r3, [r7, #14]
 8005ea8:	f003 020f 	and.w	r2, r3, #15
 8005eac:	6879      	ldr	r1, [r7, #4]
 8005eae:	4613      	mov	r3, r2
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	4413      	add	r3, r2
 8005eb4:	009b      	lsls	r3, r3, #2
 8005eb6:	440b      	add	r3, r1
 8005eb8:	3318      	adds	r3, #24
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d117      	bne.n	8005ef0 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005ec0:	6839      	ldr	r1, [r7, #0]
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 fb78 	bl	80065b8 <USBD_CtlError>
                  break;
 8005ec8:	e054      	b.n	8005f74 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8005eca:	7bbb      	ldrb	r3, [r7, #14]
 8005ecc:	f003 020f 	and.w	r2, r3, #15
 8005ed0:	6879      	ldr	r1, [r7, #4]
 8005ed2:	4613      	mov	r3, r2
 8005ed4:	009b      	lsls	r3, r3, #2
 8005ed6:	4413      	add	r3, r2
 8005ed8:	009b      	lsls	r3, r3, #2
 8005eda:	440b      	add	r3, r1
 8005edc:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d104      	bne.n	8005ef0 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 8005ee6:	6839      	ldr	r1, [r7, #0]
 8005ee8:	6878      	ldr	r0, [r7, #4]
 8005eea:	f000 fb65 	bl	80065b8 <USBD_CtlError>
                  break;
 8005eee:	e041      	b.n	8005f74 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005ef0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	da0b      	bge.n	8005f10 <USBD_StdEPReq+0x234>
 8005ef8:	7bbb      	ldrb	r3, [r7, #14]
 8005efa:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8005efe:	4613      	mov	r3, r2
 8005f00:	009b      	lsls	r3, r3, #2
 8005f02:	4413      	add	r3, r2
 8005f04:	009b      	lsls	r3, r3, #2
 8005f06:	3310      	adds	r3, #16
 8005f08:	687a      	ldr	r2, [r7, #4]
 8005f0a:	4413      	add	r3, r2
 8005f0c:	3304      	adds	r3, #4
 8005f0e:	e00b      	b.n	8005f28 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8005f10:	7bbb      	ldrb	r3, [r7, #14]
 8005f12:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8005f16:	4613      	mov	r3, r2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	4413      	add	r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 8005f22:	687a      	ldr	r2, [r7, #4]
 8005f24:	4413      	add	r3, r2
 8005f26:	3304      	adds	r3, #4
 8005f28:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8005f2a:	7bbb      	ldrb	r3, [r7, #14]
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d002      	beq.n	8005f36 <USBD_StdEPReq+0x25a>
 8005f30:	7bbb      	ldrb	r3, [r7, #14]
 8005f32:	2b80      	cmp	r3, #128	; 0x80
 8005f34:	d103      	bne.n	8005f3e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 8005f36:	68bb      	ldr	r3, [r7, #8]
 8005f38:	2200      	movs	r2, #0
 8005f3a:	601a      	str	r2, [r3, #0]
 8005f3c:	e00e      	b.n	8005f5c <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 8005f3e:	7bbb      	ldrb	r3, [r7, #14]
 8005f40:	4619      	mov	r1, r3
 8005f42:	6878      	ldr	r0, [r7, #4]
 8005f44:	f001 f92c 	bl	80071a0 <USBD_LL_IsStallEP>
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d003      	beq.n	8005f56 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	2201      	movs	r2, #1
 8005f52:	601a      	str	r2, [r3, #0]
 8005f54:	e002      	b.n	8005f5c <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 8005f56:	68bb      	ldr	r3, [r7, #8]
 8005f58:	2200      	movs	r2, #0
 8005f5a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8005f5c:	68bb      	ldr	r3, [r7, #8]
 8005f5e:	2202      	movs	r2, #2
 8005f60:	4619      	mov	r1, r3
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 fb92 	bl	800668c <USBD_CtlSendData>
              break;
 8005f68:	e004      	b.n	8005f74 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 8005f6a:	6839      	ldr	r1, [r7, #0]
 8005f6c:	6878      	ldr	r0, [r7, #4]
 8005f6e:	f000 fb23 	bl	80065b8 <USBD_CtlError>
              break;
 8005f72:	bf00      	nop
          }
          break;
 8005f74:	e004      	b.n	8005f80 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 8005f76:	6839      	ldr	r1, [r7, #0]
 8005f78:	6878      	ldr	r0, [r7, #4]
 8005f7a:	f000 fb1d 	bl	80065b8 <USBD_CtlError>
          break;
 8005f7e:	bf00      	nop
      }
      break;
 8005f80:	e004      	b.n	8005f8c <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 8005f82:	6839      	ldr	r1, [r7, #0]
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	f000 fb17 	bl	80065b8 <USBD_CtlError>
      break;
 8005f8a:	bf00      	nop
  }

  return ret;
 8005f8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f8e:	4618      	mov	r0, r3
 8005f90:	3710      	adds	r7, #16
 8005f92:	46bd      	mov	sp, r7
 8005f94:	bd80      	pop	{r7, pc}
	...

08005f98 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b084      	sub	sp, #16
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
 8005fa0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8005fa2:	2300      	movs	r3, #0
 8005fa4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8005fa6:	2300      	movs	r3, #0
 8005fa8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8005faa:	2300      	movs	r3, #0
 8005fac:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	885b      	ldrh	r3, [r3, #2]
 8005fb2:	0a1b      	lsrs	r3, r3, #8
 8005fb4:	b29b      	uxth	r3, r3
 8005fb6:	3b01      	subs	r3, #1
 8005fb8:	2b06      	cmp	r3, #6
 8005fba:	f200 8128 	bhi.w	800620e <USBD_GetDescriptor+0x276>
 8005fbe:	a201      	add	r2, pc, #4	; (adr r2, 8005fc4 <USBD_GetDescriptor+0x2c>)
 8005fc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005fc4:	08005fe1 	.word	0x08005fe1
 8005fc8:	08005ff9 	.word	0x08005ff9
 8005fcc:	08006039 	.word	0x08006039
 8005fd0:	0800620f 	.word	0x0800620f
 8005fd4:	0800620f 	.word	0x0800620f
 8005fd8:	080061af 	.word	0x080061af
 8005fdc:	080061db 	.word	0x080061db
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	687a      	ldr	r2, [r7, #4]
 8005fea:	7c12      	ldrb	r2, [r2, #16]
 8005fec:	f107 0108 	add.w	r1, r7, #8
 8005ff0:	4610      	mov	r0, r2
 8005ff2:	4798      	blx	r3
 8005ff4:	60f8      	str	r0, [r7, #12]
      break;
 8005ff6:	e112      	b.n	800621e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	7c1b      	ldrb	r3, [r3, #16]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d10d      	bne.n	800601c <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006006:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006008:	f107 0208 	add.w	r2, r7, #8
 800600c:	4610      	mov	r0, r2
 800600e:	4798      	blx	r3
 8006010:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	3301      	adds	r3, #1
 8006016:	2202      	movs	r2, #2
 8006018:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800601a:	e100      	b.n	800621e <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8006022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006024:	f107 0208 	add.w	r2, r7, #8
 8006028:	4610      	mov	r0, r2
 800602a:	4798      	blx	r3
 800602c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	3301      	adds	r3, #1
 8006032:	2202      	movs	r2, #2
 8006034:	701a      	strb	r2, [r3, #0]
      break;
 8006036:	e0f2      	b.n	800621e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	885b      	ldrh	r3, [r3, #2]
 800603c:	b2db      	uxtb	r3, r3
 800603e:	2b05      	cmp	r3, #5
 8006040:	f200 80ac 	bhi.w	800619c <USBD_GetDescriptor+0x204>
 8006044:	a201      	add	r2, pc, #4	; (adr r2, 800604c <USBD_GetDescriptor+0xb4>)
 8006046:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800604a:	bf00      	nop
 800604c:	08006065 	.word	0x08006065
 8006050:	08006099 	.word	0x08006099
 8006054:	080060cd 	.word	0x080060cd
 8006058:	08006101 	.word	0x08006101
 800605c:	08006135 	.word	0x08006135
 8006060:	08006169 	.word	0x08006169
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	2b00      	cmp	r3, #0
 800606e:	d00b      	beq.n	8006088 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006076:	685b      	ldr	r3, [r3, #4]
 8006078:	687a      	ldr	r2, [r7, #4]
 800607a:	7c12      	ldrb	r2, [r2, #16]
 800607c:	f107 0108 	add.w	r1, r7, #8
 8006080:	4610      	mov	r0, r2
 8006082:	4798      	blx	r3
 8006084:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006086:	e091      	b.n	80061ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006088:	6839      	ldr	r1, [r7, #0]
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 fa94 	bl	80065b8 <USBD_CtlError>
            err++;
 8006090:	7afb      	ldrb	r3, [r7, #11]
 8006092:	3301      	adds	r3, #1
 8006094:	72fb      	strb	r3, [r7, #11]
          break;
 8006096:	e089      	b.n	80061ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800609e:	689b      	ldr	r3, [r3, #8]
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d00b      	beq.n	80060bc <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060aa:	689b      	ldr	r3, [r3, #8]
 80060ac:	687a      	ldr	r2, [r7, #4]
 80060ae:	7c12      	ldrb	r2, [r2, #16]
 80060b0:	f107 0108 	add.w	r1, r7, #8
 80060b4:	4610      	mov	r0, r2
 80060b6:	4798      	blx	r3
 80060b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80060ba:	e077      	b.n	80061ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80060bc:	6839      	ldr	r1, [r7, #0]
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f000 fa7a 	bl	80065b8 <USBD_CtlError>
            err++;
 80060c4:	7afb      	ldrb	r3, [r7, #11]
 80060c6:	3301      	adds	r3, #1
 80060c8:	72fb      	strb	r3, [r7, #11]
          break;
 80060ca:	e06f      	b.n	80061ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d00b      	beq.n	80060f0 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80060de:	68db      	ldr	r3, [r3, #12]
 80060e0:	687a      	ldr	r2, [r7, #4]
 80060e2:	7c12      	ldrb	r2, [r2, #16]
 80060e4:	f107 0108 	add.w	r1, r7, #8
 80060e8:	4610      	mov	r0, r2
 80060ea:	4798      	blx	r3
 80060ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80060ee:	e05d      	b.n	80061ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80060f0:	6839      	ldr	r1, [r7, #0]
 80060f2:	6878      	ldr	r0, [r7, #4]
 80060f4:	f000 fa60 	bl	80065b8 <USBD_CtlError>
            err++;
 80060f8:	7afb      	ldrb	r3, [r7, #11]
 80060fa:	3301      	adds	r3, #1
 80060fc:	72fb      	strb	r3, [r7, #11]
          break;
 80060fe:	e055      	b.n	80061ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006106:	691b      	ldr	r3, [r3, #16]
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00b      	beq.n	8006124 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006112:	691b      	ldr	r3, [r3, #16]
 8006114:	687a      	ldr	r2, [r7, #4]
 8006116:	7c12      	ldrb	r2, [r2, #16]
 8006118:	f107 0108 	add.w	r1, r7, #8
 800611c:	4610      	mov	r0, r2
 800611e:	4798      	blx	r3
 8006120:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006122:	e043      	b.n	80061ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006124:	6839      	ldr	r1, [r7, #0]
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f000 fa46 	bl	80065b8 <USBD_CtlError>
            err++;
 800612c:	7afb      	ldrb	r3, [r7, #11]
 800612e:	3301      	adds	r3, #1
 8006130:	72fb      	strb	r3, [r7, #11]
          break;
 8006132:	e03b      	b.n	80061ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800613a:	695b      	ldr	r3, [r3, #20]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d00b      	beq.n	8006158 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8006146:	695b      	ldr	r3, [r3, #20]
 8006148:	687a      	ldr	r2, [r7, #4]
 800614a:	7c12      	ldrb	r2, [r2, #16]
 800614c:	f107 0108 	add.w	r1, r7, #8
 8006150:	4610      	mov	r0, r2
 8006152:	4798      	blx	r3
 8006154:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8006156:	e029      	b.n	80061ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8006158:	6839      	ldr	r1, [r7, #0]
 800615a:	6878      	ldr	r0, [r7, #4]
 800615c:	f000 fa2c 	bl	80065b8 <USBD_CtlError>
            err++;
 8006160:	7afb      	ldrb	r3, [r7, #11]
 8006162:	3301      	adds	r3, #1
 8006164:	72fb      	strb	r3, [r7, #11]
          break;
 8006166:	e021      	b.n	80061ac <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d00b      	beq.n	800618c <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800617a:	699b      	ldr	r3, [r3, #24]
 800617c:	687a      	ldr	r2, [r7, #4]
 800617e:	7c12      	ldrb	r2, [r2, #16]
 8006180:	f107 0108 	add.w	r1, r7, #8
 8006184:	4610      	mov	r0, r2
 8006186:	4798      	blx	r3
 8006188:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800618a:	e00f      	b.n	80061ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800618c:	6839      	ldr	r1, [r7, #0]
 800618e:	6878      	ldr	r0, [r7, #4]
 8006190:	f000 fa12 	bl	80065b8 <USBD_CtlError>
            err++;
 8006194:	7afb      	ldrb	r3, [r7, #11]
 8006196:	3301      	adds	r3, #1
 8006198:	72fb      	strb	r3, [r7, #11]
          break;
 800619a:	e007      	b.n	80061ac <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800619c:	6839      	ldr	r1, [r7, #0]
 800619e:	6878      	ldr	r0, [r7, #4]
 80061a0:	f000 fa0a 	bl	80065b8 <USBD_CtlError>
          err++;
 80061a4:	7afb      	ldrb	r3, [r7, #11]
 80061a6:	3301      	adds	r3, #1
 80061a8:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 80061aa:	e038      	b.n	800621e <USBD_GetDescriptor+0x286>
 80061ac:	e037      	b.n	800621e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	7c1b      	ldrb	r3, [r3, #16]
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d109      	bne.n	80061ca <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80061be:	f107 0208 	add.w	r2, r7, #8
 80061c2:	4610      	mov	r0, r2
 80061c4:	4798      	blx	r3
 80061c6:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80061c8:	e029      	b.n	800621e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80061ca:	6839      	ldr	r1, [r7, #0]
 80061cc:	6878      	ldr	r0, [r7, #4]
 80061ce:	f000 f9f3 	bl	80065b8 <USBD_CtlError>
        err++;
 80061d2:	7afb      	ldrb	r3, [r7, #11]
 80061d4:	3301      	adds	r3, #1
 80061d6:	72fb      	strb	r3, [r7, #11]
      break;
 80061d8:	e021      	b.n	800621e <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	7c1b      	ldrb	r3, [r3, #16]
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d10d      	bne.n	80061fe <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80061e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ea:	f107 0208 	add.w	r2, r7, #8
 80061ee:	4610      	mov	r0, r2
 80061f0:	4798      	blx	r3
 80061f2:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	3301      	adds	r3, #1
 80061f8:	2207      	movs	r2, #7
 80061fa:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80061fc:	e00f      	b.n	800621e <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80061fe:	6839      	ldr	r1, [r7, #0]
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f000 f9d9 	bl	80065b8 <USBD_CtlError>
        err++;
 8006206:	7afb      	ldrb	r3, [r7, #11]
 8006208:	3301      	adds	r3, #1
 800620a:	72fb      	strb	r3, [r7, #11]
      break;
 800620c:	e007      	b.n	800621e <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800620e:	6839      	ldr	r1, [r7, #0]
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 f9d1 	bl	80065b8 <USBD_CtlError>
      err++;
 8006216:	7afb      	ldrb	r3, [r7, #11]
 8006218:	3301      	adds	r3, #1
 800621a:	72fb      	strb	r3, [r7, #11]
      break;
 800621c:	bf00      	nop
  }

  if (err != 0U)
 800621e:	7afb      	ldrb	r3, [r7, #11]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d11c      	bne.n	800625e <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8006224:	893b      	ldrh	r3, [r7, #8]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d011      	beq.n	800624e <USBD_GetDescriptor+0x2b6>
 800622a:	683b      	ldr	r3, [r7, #0]
 800622c:	88db      	ldrh	r3, [r3, #6]
 800622e:	2b00      	cmp	r3, #0
 8006230:	d00d      	beq.n	800624e <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8006232:	683b      	ldr	r3, [r7, #0]
 8006234:	88da      	ldrh	r2, [r3, #6]
 8006236:	893b      	ldrh	r3, [r7, #8]
 8006238:	4293      	cmp	r3, r2
 800623a:	bf28      	it	cs
 800623c:	4613      	movcs	r3, r2
 800623e:	b29b      	uxth	r3, r3
 8006240:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8006242:	893b      	ldrh	r3, [r7, #8]
 8006244:	461a      	mov	r2, r3
 8006246:	68f9      	ldr	r1, [r7, #12]
 8006248:	6878      	ldr	r0, [r7, #4]
 800624a:	f000 fa1f 	bl	800668c <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	88db      	ldrh	r3, [r3, #6]
 8006252:	2b00      	cmp	r3, #0
 8006254:	d104      	bne.n	8006260 <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8006256:	6878      	ldr	r0, [r7, #4]
 8006258:	f000 fa76 	bl	8006748 <USBD_CtlSendStatus>
 800625c:	e000      	b.n	8006260 <USBD_GetDescriptor+0x2c8>
    return;
 800625e:	bf00      	nop
    }
  }
}
 8006260:	3710      	adds	r7, #16
 8006262:	46bd      	mov	sp, r7
 8006264:	bd80      	pop	{r7, pc}
 8006266:	bf00      	nop

08006268 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b084      	sub	sp, #16
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
 8006270:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8006272:	683b      	ldr	r3, [r7, #0]
 8006274:	889b      	ldrh	r3, [r3, #4]
 8006276:	2b00      	cmp	r3, #0
 8006278:	d130      	bne.n	80062dc <USBD_SetAddress+0x74>
 800627a:	683b      	ldr	r3, [r7, #0]
 800627c:	88db      	ldrh	r3, [r3, #6]
 800627e:	2b00      	cmp	r3, #0
 8006280:	d12c      	bne.n	80062dc <USBD_SetAddress+0x74>
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	885b      	ldrh	r3, [r3, #2]
 8006286:	2b7f      	cmp	r3, #127	; 0x7f
 8006288:	d828      	bhi.n	80062dc <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	885b      	ldrh	r3, [r3, #2]
 800628e:	b2db      	uxtb	r3, r3
 8006290:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006294:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800629c:	2b03      	cmp	r3, #3
 800629e:	d104      	bne.n	80062aa <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 80062a0:	6839      	ldr	r1, [r7, #0]
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f000 f988 	bl	80065b8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062a8:	e01c      	b.n	80062e4 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	7bfa      	ldrb	r2, [r7, #15]
 80062ae:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 80062b2:	7bfb      	ldrb	r3, [r7, #15]
 80062b4:	4619      	mov	r1, r3
 80062b6:	6878      	ldr	r0, [r7, #4]
 80062b8:	f000 ff9e 	bl	80071f8 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 80062bc:	6878      	ldr	r0, [r7, #4]
 80062be:	f000 fa43 	bl	8006748 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80062c2:	7bfb      	ldrb	r3, [r7, #15]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d004      	beq.n	80062d2 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2202      	movs	r2, #2
 80062cc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062d0:	e008      	b.n	80062e4 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	2201      	movs	r2, #1
 80062d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80062da:	e003      	b.n	80062e4 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80062dc:	6839      	ldr	r1, [r7, #0]
 80062de:	6878      	ldr	r0, [r7, #4]
 80062e0:	f000 f96a 	bl	80065b8 <USBD_CtlError>
  }
}
 80062e4:	bf00      	nop
 80062e6:	3710      	adds	r7, #16
 80062e8:	46bd      	mov	sp, r7
 80062ea:	bd80      	pop	{r7, pc}

080062ec <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	b082      	sub	sp, #8
 80062f0:	af00      	add	r7, sp, #0
 80062f2:	6078      	str	r0, [r7, #4]
 80062f4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80062f6:	683b      	ldr	r3, [r7, #0]
 80062f8:	885b      	ldrh	r3, [r3, #2]
 80062fa:	b2da      	uxtb	r2, r3
 80062fc:	4b41      	ldr	r3, [pc, #260]	; (8006404 <USBD_SetConfig+0x118>)
 80062fe:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8006300:	4b40      	ldr	r3, [pc, #256]	; (8006404 <USBD_SetConfig+0x118>)
 8006302:	781b      	ldrb	r3, [r3, #0]
 8006304:	2b01      	cmp	r3, #1
 8006306:	d904      	bls.n	8006312 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8006308:	6839      	ldr	r1, [r7, #0]
 800630a:	6878      	ldr	r0, [r7, #4]
 800630c:	f000 f954 	bl	80065b8 <USBD_CtlError>
 8006310:	e075      	b.n	80063fe <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006318:	2b02      	cmp	r3, #2
 800631a:	d002      	beq.n	8006322 <USBD_SetConfig+0x36>
 800631c:	2b03      	cmp	r3, #3
 800631e:	d023      	beq.n	8006368 <USBD_SetConfig+0x7c>
 8006320:	e062      	b.n	80063e8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8006322:	4b38      	ldr	r3, [pc, #224]	; (8006404 <USBD_SetConfig+0x118>)
 8006324:	781b      	ldrb	r3, [r3, #0]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d01a      	beq.n	8006360 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800632a:	4b36      	ldr	r3, [pc, #216]	; (8006404 <USBD_SetConfig+0x118>)
 800632c:	781b      	ldrb	r3, [r3, #0]
 800632e:	461a      	mov	r2, r3
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	2203      	movs	r2, #3
 8006338:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800633c:	4b31      	ldr	r3, [pc, #196]	; (8006404 <USBD_SetConfig+0x118>)
 800633e:	781b      	ldrb	r3, [r3, #0]
 8006340:	4619      	mov	r1, r3
 8006342:	6878      	ldr	r0, [r7, #4]
 8006344:	f7ff f9f3 	bl	800572e <USBD_SetClassConfig>
 8006348:	4603      	mov	r3, r0
 800634a:	2b02      	cmp	r3, #2
 800634c:	d104      	bne.n	8006358 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800634e:	6839      	ldr	r1, [r7, #0]
 8006350:	6878      	ldr	r0, [r7, #4]
 8006352:	f000 f931 	bl	80065b8 <USBD_CtlError>
            return;
 8006356:	e052      	b.n	80063fe <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8006358:	6878      	ldr	r0, [r7, #4]
 800635a:	f000 f9f5 	bl	8006748 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800635e:	e04e      	b.n	80063fe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8006360:	6878      	ldr	r0, [r7, #4]
 8006362:	f000 f9f1 	bl	8006748 <USBD_CtlSendStatus>
        break;
 8006366:	e04a      	b.n	80063fe <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8006368:	4b26      	ldr	r3, [pc, #152]	; (8006404 <USBD_SetConfig+0x118>)
 800636a:	781b      	ldrb	r3, [r3, #0]
 800636c:	2b00      	cmp	r3, #0
 800636e:	d112      	bne.n	8006396 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2202      	movs	r2, #2
 8006374:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8006378:	4b22      	ldr	r3, [pc, #136]	; (8006404 <USBD_SetConfig+0x118>)
 800637a:	781b      	ldrb	r3, [r3, #0]
 800637c:	461a      	mov	r2, r3
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8006382:	4b20      	ldr	r3, [pc, #128]	; (8006404 <USBD_SetConfig+0x118>)
 8006384:	781b      	ldrb	r3, [r3, #0]
 8006386:	4619      	mov	r1, r3
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f7ff f9ef 	bl	800576c <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f9da 	bl	8006748 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8006394:	e033      	b.n	80063fe <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8006396:	4b1b      	ldr	r3, [pc, #108]	; (8006404 <USBD_SetConfig+0x118>)
 8006398:	781b      	ldrb	r3, [r3, #0]
 800639a:	461a      	mov	r2, r3
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	429a      	cmp	r2, r3
 80063a2:	d01d      	beq.n	80063e0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	685b      	ldr	r3, [r3, #4]
 80063a8:	b2db      	uxtb	r3, r3
 80063aa:	4619      	mov	r1, r3
 80063ac:	6878      	ldr	r0, [r7, #4]
 80063ae:	f7ff f9dd 	bl	800576c <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 80063b2:	4b14      	ldr	r3, [pc, #80]	; (8006404 <USBD_SetConfig+0x118>)
 80063b4:	781b      	ldrb	r3, [r3, #0]
 80063b6:	461a      	mov	r2, r3
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 80063bc:	4b11      	ldr	r3, [pc, #68]	; (8006404 <USBD_SetConfig+0x118>)
 80063be:	781b      	ldrb	r3, [r3, #0]
 80063c0:	4619      	mov	r1, r3
 80063c2:	6878      	ldr	r0, [r7, #4]
 80063c4:	f7ff f9b3 	bl	800572e <USBD_SetClassConfig>
 80063c8:	4603      	mov	r3, r0
 80063ca:	2b02      	cmp	r3, #2
 80063cc:	d104      	bne.n	80063d8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80063ce:	6839      	ldr	r1, [r7, #0]
 80063d0:	6878      	ldr	r0, [r7, #4]
 80063d2:	f000 f8f1 	bl	80065b8 <USBD_CtlError>
            return;
 80063d6:	e012      	b.n	80063fe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80063d8:	6878      	ldr	r0, [r7, #4]
 80063da:	f000 f9b5 	bl	8006748 <USBD_CtlSendStatus>
        break;
 80063de:	e00e      	b.n	80063fe <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 f9b1 	bl	8006748 <USBD_CtlSendStatus>
        break;
 80063e6:	e00a      	b.n	80063fe <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80063e8:	6839      	ldr	r1, [r7, #0]
 80063ea:	6878      	ldr	r0, [r7, #4]
 80063ec:	f000 f8e4 	bl	80065b8 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80063f0:	4b04      	ldr	r3, [pc, #16]	; (8006404 <USBD_SetConfig+0x118>)
 80063f2:	781b      	ldrb	r3, [r3, #0]
 80063f4:	4619      	mov	r1, r3
 80063f6:	6878      	ldr	r0, [r7, #4]
 80063f8:	f7ff f9b8 	bl	800576c <USBD_ClrClassConfig>
        break;
 80063fc:	bf00      	nop
    }
  }
}
 80063fe:	3708      	adds	r7, #8
 8006400:	46bd      	mov	sp, r7
 8006402:	bd80      	pop	{r7, pc}
 8006404:	2000019c 	.word	0x2000019c

08006408 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
 8006410:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8006412:	683b      	ldr	r3, [r7, #0]
 8006414:	88db      	ldrh	r3, [r3, #6]
 8006416:	2b01      	cmp	r3, #1
 8006418:	d004      	beq.n	8006424 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800641a:	6839      	ldr	r1, [r7, #0]
 800641c:	6878      	ldr	r0, [r7, #4]
 800641e:	f000 f8cb 	bl	80065b8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8006422:	e021      	b.n	8006468 <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800642a:	2b01      	cmp	r3, #1
 800642c:	db17      	blt.n	800645e <USBD_GetConfig+0x56>
 800642e:	2b02      	cmp	r3, #2
 8006430:	dd02      	ble.n	8006438 <USBD_GetConfig+0x30>
 8006432:	2b03      	cmp	r3, #3
 8006434:	d00b      	beq.n	800644e <USBD_GetConfig+0x46>
 8006436:	e012      	b.n	800645e <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	2200      	movs	r2, #0
 800643c:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	3308      	adds	r3, #8
 8006442:	2201      	movs	r2, #1
 8006444:	4619      	mov	r1, r3
 8006446:	6878      	ldr	r0, [r7, #4]
 8006448:	f000 f920 	bl	800668c <USBD_CtlSendData>
        break;
 800644c:	e00c      	b.n	8006468 <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	3304      	adds	r3, #4
 8006452:	2201      	movs	r2, #1
 8006454:	4619      	mov	r1, r3
 8006456:	6878      	ldr	r0, [r7, #4]
 8006458:	f000 f918 	bl	800668c <USBD_CtlSendData>
        break;
 800645c:	e004      	b.n	8006468 <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800645e:	6839      	ldr	r1, [r7, #0]
 8006460:	6878      	ldr	r0, [r7, #4]
 8006462:	f000 f8a9 	bl	80065b8 <USBD_CtlError>
        break;
 8006466:	bf00      	nop
}
 8006468:	bf00      	nop
 800646a:	3708      	adds	r7, #8
 800646c:	46bd      	mov	sp, r7
 800646e:	bd80      	pop	{r7, pc}

08006470 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8006470:	b580      	push	{r7, lr}
 8006472:	b082      	sub	sp, #8
 8006474:	af00      	add	r7, sp, #0
 8006476:	6078      	str	r0, [r7, #4]
 8006478:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006480:	3b01      	subs	r3, #1
 8006482:	2b02      	cmp	r3, #2
 8006484:	d81e      	bhi.n	80064c4 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	88db      	ldrh	r3, [r3, #6]
 800648a:	2b02      	cmp	r3, #2
 800648c:	d004      	beq.n	8006498 <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800648e:	6839      	ldr	r1, [r7, #0]
 8006490:	6878      	ldr	r0, [r7, #4]
 8006492:	f000 f891 	bl	80065b8 <USBD_CtlError>
        break;
 8006496:	e01a      	b.n	80064ce <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2201      	movs	r2, #1
 800649c:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 80064a4:	2b00      	cmp	r3, #0
 80064a6:	d005      	beq.n	80064b4 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	68db      	ldr	r3, [r3, #12]
 80064ac:	f043 0202 	orr.w	r2, r3, #2
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	330c      	adds	r3, #12
 80064b8:	2202      	movs	r2, #2
 80064ba:	4619      	mov	r1, r3
 80064bc:	6878      	ldr	r0, [r7, #4]
 80064be:	f000 f8e5 	bl	800668c <USBD_CtlSendData>
      break;
 80064c2:	e004      	b.n	80064ce <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80064c4:	6839      	ldr	r1, [r7, #0]
 80064c6:	6878      	ldr	r0, [r7, #4]
 80064c8:	f000 f876 	bl	80065b8 <USBD_CtlError>
      break;
 80064cc:	bf00      	nop
  }
}
 80064ce:	bf00      	nop
 80064d0:	3708      	adds	r7, #8
 80064d2:	46bd      	mov	sp, r7
 80064d4:	bd80      	pop	{r7, pc}

080064d6 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80064d6:	b580      	push	{r7, lr}
 80064d8:	b082      	sub	sp, #8
 80064da:	af00      	add	r7, sp, #0
 80064dc:	6078      	str	r0, [r7, #4]
 80064de:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	885b      	ldrh	r3, [r3, #2]
 80064e4:	2b01      	cmp	r3, #1
 80064e6:	d106      	bne.n	80064f6 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	2201      	movs	r2, #1
 80064ec:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f000 f929 	bl	8006748 <USBD_CtlSendStatus>
  }
}
 80064f6:	bf00      	nop
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}

080064fe <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80064fe:	b580      	push	{r7, lr}
 8006500:	b082      	sub	sp, #8
 8006502:	af00      	add	r7, sp, #0
 8006504:	6078      	str	r0, [r7, #4]
 8006506:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800650e:	3b01      	subs	r3, #1
 8006510:	2b02      	cmp	r3, #2
 8006512:	d80b      	bhi.n	800652c <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8006514:	683b      	ldr	r3, [r7, #0]
 8006516:	885b      	ldrh	r3, [r3, #2]
 8006518:	2b01      	cmp	r3, #1
 800651a:	d10c      	bne.n	8006536 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	2200      	movs	r2, #0
 8006520:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8006524:	6878      	ldr	r0, [r7, #4]
 8006526:	f000 f90f 	bl	8006748 <USBD_CtlSendStatus>
      }
      break;
 800652a:	e004      	b.n	8006536 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800652c:	6839      	ldr	r1, [r7, #0]
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f000 f842 	bl	80065b8 <USBD_CtlError>
      break;
 8006534:	e000      	b.n	8006538 <USBD_ClrFeature+0x3a>
      break;
 8006536:	bf00      	nop
  }
}
 8006538:	bf00      	nop
 800653a:	3708      	adds	r7, #8
 800653c:	46bd      	mov	sp, r7
 800653e:	bd80      	pop	{r7, pc}

08006540 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
 8006548:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	781a      	ldrb	r2, [r3, #0]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	785a      	ldrb	r2, [r3, #1]
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800655a:	683b      	ldr	r3, [r7, #0]
 800655c:	3302      	adds	r3, #2
 800655e:	781b      	ldrb	r3, [r3, #0]
 8006560:	b29a      	uxth	r2, r3
 8006562:	683b      	ldr	r3, [r7, #0]
 8006564:	3303      	adds	r3, #3
 8006566:	781b      	ldrb	r3, [r3, #0]
 8006568:	b29b      	uxth	r3, r3
 800656a:	021b      	lsls	r3, r3, #8
 800656c:	b29b      	uxth	r3, r3
 800656e:	4413      	add	r3, r2
 8006570:	b29a      	uxth	r2, r3
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8006576:	683b      	ldr	r3, [r7, #0]
 8006578:	3304      	adds	r3, #4
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	b29a      	uxth	r2, r3
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	3305      	adds	r3, #5
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	b29b      	uxth	r3, r3
 8006586:	021b      	lsls	r3, r3, #8
 8006588:	b29b      	uxth	r3, r3
 800658a:	4413      	add	r3, r2
 800658c:	b29a      	uxth	r2, r3
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	3306      	adds	r3, #6
 8006596:	781b      	ldrb	r3, [r3, #0]
 8006598:	b29a      	uxth	r2, r3
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	3307      	adds	r3, #7
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	b29b      	uxth	r3, r3
 80065a2:	021b      	lsls	r3, r3, #8
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	4413      	add	r3, r2
 80065a8:	b29a      	uxth	r2, r3
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	80da      	strh	r2, [r3, #6]

}
 80065ae:	bf00      	nop
 80065b0:	370c      	adds	r7, #12
 80065b2:	46bd      	mov	sp, r7
 80065b4:	bc80      	pop	{r7}
 80065b6:	4770      	bx	lr

080065b8 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
 80065c0:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80065c2:	2180      	movs	r1, #128	; 0x80
 80065c4:	6878      	ldr	r0, [r7, #4]
 80065c6:	f000 fdad 	bl	8007124 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80065ca:	2100      	movs	r1, #0
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f000 fda9 	bl	8007124 <USBD_LL_StallEP>
}
 80065d2:	bf00      	nop
 80065d4:	3708      	adds	r7, #8
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b086      	sub	sp, #24
 80065de:	af00      	add	r7, sp, #0
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80065e6:	2300      	movs	r3, #0
 80065e8:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d032      	beq.n	8006656 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80065f0:	68f8      	ldr	r0, [r7, #12]
 80065f2:	f000 f834 	bl	800665e <USBD_GetLen>
 80065f6:	4603      	mov	r3, r0
 80065f8:	3301      	adds	r3, #1
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	005b      	lsls	r3, r3, #1
 80065fe:	b29a      	uxth	r2, r3
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 8006604:	7dfb      	ldrb	r3, [r7, #23]
 8006606:	1c5a      	adds	r2, r3, #1
 8006608:	75fa      	strb	r2, [r7, #23]
 800660a:	461a      	mov	r2, r3
 800660c:	68bb      	ldr	r3, [r7, #8]
 800660e:	4413      	add	r3, r2
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	7812      	ldrb	r2, [r2, #0]
 8006614:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 8006616:	7dfb      	ldrb	r3, [r7, #23]
 8006618:	1c5a      	adds	r2, r3, #1
 800661a:	75fa      	strb	r2, [r7, #23]
 800661c:	461a      	mov	r2, r3
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	4413      	add	r3, r2
 8006622:	2203      	movs	r2, #3
 8006624:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8006626:	e012      	b.n	800664e <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	1c5a      	adds	r2, r3, #1
 800662c:	60fa      	str	r2, [r7, #12]
 800662e:	7dfa      	ldrb	r2, [r7, #23]
 8006630:	1c51      	adds	r1, r2, #1
 8006632:	75f9      	strb	r1, [r7, #23]
 8006634:	4611      	mov	r1, r2
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	440a      	add	r2, r1
 800663a:	781b      	ldrb	r3, [r3, #0]
 800663c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800663e:	7dfb      	ldrb	r3, [r7, #23]
 8006640:	1c5a      	adds	r2, r3, #1
 8006642:	75fa      	strb	r2, [r7, #23]
 8006644:	461a      	mov	r2, r3
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	4413      	add	r3, r2
 800664a:	2200      	movs	r2, #0
 800664c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	781b      	ldrb	r3, [r3, #0]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d1e8      	bne.n	8006628 <USBD_GetString+0x4e>
    }
  }
}
 8006656:	bf00      	nop
 8006658:	3718      	adds	r7, #24
 800665a:	46bd      	mov	sp, r7
 800665c:	bd80      	pop	{r7, pc}

0800665e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800665e:	b480      	push	{r7}
 8006660:	b085      	sub	sp, #20
 8006662:	af00      	add	r7, sp, #0
 8006664:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8006666:	2300      	movs	r3, #0
 8006668:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800666a:	e005      	b.n	8006678 <USBD_GetLen+0x1a>
  {
    len++;
 800666c:	7bfb      	ldrb	r3, [r7, #15]
 800666e:	3301      	adds	r3, #1
 8006670:	73fb      	strb	r3, [r7, #15]
    buf++;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	3301      	adds	r3, #1
 8006676:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	781b      	ldrb	r3, [r3, #0]
 800667c:	2b00      	cmp	r3, #0
 800667e:	d1f5      	bne.n	800666c <USBD_GetLen+0xe>
  }

  return len;
 8006680:	7bfb      	ldrb	r3, [r7, #15]
}
 8006682:	4618      	mov	r0, r3
 8006684:	3714      	adds	r7, #20
 8006686:	46bd      	mov	sp, r7
 8006688:	bc80      	pop	{r7}
 800668a:	4770      	bx	lr

0800668c <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b084      	sub	sp, #16
 8006690:	af00      	add	r7, sp, #0
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	4613      	mov	r3, r2
 8006698:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2202      	movs	r2, #2
 800669e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 80066a2:	88fa      	ldrh	r2, [r7, #6]
 80066a4:	68fb      	ldr	r3, [r7, #12]
 80066a6:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 80066a8:	88fa      	ldrh	r2, [r7, #6]
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80066ae:	88fb      	ldrh	r3, [r7, #6]
 80066b0:	68ba      	ldr	r2, [r7, #8]
 80066b2:	2100      	movs	r1, #0
 80066b4:	68f8      	ldr	r0, [r7, #12]
 80066b6:	f000 fdbe 	bl	8007236 <USBD_LL_Transmit>

  return USBD_OK;
 80066ba:	2300      	movs	r3, #0
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3710      	adds	r7, #16
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bd80      	pop	{r7, pc}

080066c4 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b084      	sub	sp, #16
 80066c8:	af00      	add	r7, sp, #0
 80066ca:	60f8      	str	r0, [r7, #12]
 80066cc:	60b9      	str	r1, [r7, #8]
 80066ce:	4613      	mov	r3, r2
 80066d0:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80066d2:	88fb      	ldrh	r3, [r7, #6]
 80066d4:	68ba      	ldr	r2, [r7, #8]
 80066d6:	2100      	movs	r1, #0
 80066d8:	68f8      	ldr	r0, [r7, #12]
 80066da:	f000 fdac 	bl	8007236 <USBD_LL_Transmit>

  return USBD_OK;
 80066de:	2300      	movs	r3, #0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3710      	adds	r7, #16
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b084      	sub	sp, #16
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	60f8      	str	r0, [r7, #12]
 80066f0:	60b9      	str	r1, [r7, #8]
 80066f2:	4613      	mov	r3, r2
 80066f4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	2203      	movs	r2, #3
 80066fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80066fe:	88fa      	ldrh	r2, [r7, #6]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 8006706:	88fa      	ldrh	r2, [r7, #6]
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800670e:	88fb      	ldrh	r3, [r7, #6]
 8006710:	68ba      	ldr	r2, [r7, #8]
 8006712:	2100      	movs	r1, #0
 8006714:	68f8      	ldr	r0, [r7, #12]
 8006716:	f000 fdb1 	bl	800727c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800671a:	2300      	movs	r3, #0
}
 800671c:	4618      	mov	r0, r3
 800671e:	3710      	adds	r7, #16
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8006724:	b580      	push	{r7, lr}
 8006726:	b084      	sub	sp, #16
 8006728:	af00      	add	r7, sp, #0
 800672a:	60f8      	str	r0, [r7, #12]
 800672c:	60b9      	str	r1, [r7, #8]
 800672e:	4613      	mov	r3, r2
 8006730:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8006732:	88fb      	ldrh	r3, [r7, #6]
 8006734:	68ba      	ldr	r2, [r7, #8]
 8006736:	2100      	movs	r1, #0
 8006738:	68f8      	ldr	r0, [r7, #12]
 800673a:	f000 fd9f 	bl	800727c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800673e:	2300      	movs	r3, #0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3710      	adds	r7, #16
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b082      	sub	sp, #8
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	2204      	movs	r2, #4
 8006754:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8006758:	2300      	movs	r3, #0
 800675a:	2200      	movs	r2, #0
 800675c:	2100      	movs	r1, #0
 800675e:	6878      	ldr	r0, [r7, #4]
 8006760:	f000 fd69 	bl	8007236 <USBD_LL_Transmit>

  return USBD_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3708      	adds	r7, #8
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}

0800676e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800676e:	b580      	push	{r7, lr}
 8006770:	b082      	sub	sp, #8
 8006772:	af00      	add	r7, sp, #0
 8006774:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	2205      	movs	r2, #5
 800677a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800677e:	2300      	movs	r3, #0
 8006780:	2200      	movs	r2, #0
 8006782:	2100      	movs	r1, #0
 8006784:	6878      	ldr	r0, [r7, #4]
 8006786:	f000 fd79 	bl	800727c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800678a:	2300      	movs	r3, #0
}
 800678c:	4618      	mov	r0, r3
 800678e:	3708      	adds	r7, #8
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}

08006794 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8006794:	b580      	push	{r7, lr}
 8006796:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8006798:	f7f9 fcd8 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800679c:	f000 f80e 	bl	80067bc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80067a0:	f000 f8b2 	bl	8006908 <MX_GPIO_Init>
  MX_TIM2_Init();
 80067a4:	f000 f864 	bl	8006870 <MX_TIM2_Init>
  MX_USB_DEVICE_Init();
 80067a8:	f000 fa5c 	bl	8006c64 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 80067ac:	4802      	ldr	r0, [pc, #8]	; (80067b8 <main+0x24>)
 80067ae:	f7fc f839 	bl	8002824 <HAL_TIM_Base_Start_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  nyh_mLoop();
 80067b2:	f000 f91b 	bl	80069ec <nyh_mLoop>
 80067b6:	e7fc      	b.n	80067b2 <main+0x1e>
 80067b8:	200003c8 	.word	0x200003c8

080067bc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80067bc:	b580      	push	{r7, lr}
 80067be:	b094      	sub	sp, #80	; 0x50
 80067c0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80067c2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80067c6:	2228      	movs	r2, #40	; 0x28
 80067c8:	2100      	movs	r1, #0
 80067ca:	4618      	mov	r0, r3
 80067cc:	f000 ff3b 	bl	8007646 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80067d0:	f107 0314 	add.w	r3, r7, #20
 80067d4:	2200      	movs	r2, #0
 80067d6:	601a      	str	r2, [r3, #0]
 80067d8:	605a      	str	r2, [r3, #4]
 80067da:	609a      	str	r2, [r3, #8]
 80067dc:	60da      	str	r2, [r3, #12]
 80067de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80067e0:	1d3b      	adds	r3, r7, #4
 80067e2:	2200      	movs	r2, #0
 80067e4:	601a      	str	r2, [r3, #0]
 80067e6:	605a      	str	r2, [r3, #4]
 80067e8:	609a      	str	r2, [r3, #8]
 80067ea:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80067ec:	2301      	movs	r3, #1
 80067ee:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80067f0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80067f6:	2300      	movs	r3, #0
 80067f8:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80067fa:	2301      	movs	r3, #1
 80067fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80067fe:	2302      	movs	r3, #2
 8006800:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8006802:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006806:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8006808:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800680c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800680e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8006812:	4618      	mov	r0, r3
 8006814:	f7fb fb16 	bl	8001e44 <HAL_RCC_OscConfig>
 8006818:	4603      	mov	r3, r0
 800681a:	2b00      	cmp	r3, #0
 800681c:	d001      	beq.n	8006822 <SystemClock_Config+0x66>
  {
    Error_Handler();
 800681e:	f000 f8df 	bl	80069e0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8006822:	230f      	movs	r3, #15
 8006824:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8006826:	2302      	movs	r3, #2
 8006828:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800682a:	2300      	movs	r3, #0
 800682c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800682e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006832:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8006834:	2300      	movs	r3, #0
 8006836:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8006838:	f107 0314 	add.w	r3, r7, #20
 800683c:	2102      	movs	r1, #2
 800683e:	4618      	mov	r0, r3
 8006840:	f7fb fd80 	bl	8002344 <HAL_RCC_ClockConfig>
 8006844:	4603      	mov	r3, r0
 8006846:	2b00      	cmp	r3, #0
 8006848:	d001      	beq.n	800684e <SystemClock_Config+0x92>
  {
    Error_Handler();
 800684a:	f000 f8c9 	bl	80069e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800684e:	2310      	movs	r3, #16
 8006850:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8006852:	2300      	movs	r3, #0
 8006854:	613b      	str	r3, [r7, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8006856:	1d3b      	adds	r3, r7, #4
 8006858:	4618      	mov	r0, r3
 800685a:	f7fb fedd 	bl	8002618 <HAL_RCCEx_PeriphCLKConfig>
 800685e:	4603      	mov	r3, r0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d001      	beq.n	8006868 <SystemClock_Config+0xac>
  {
    Error_Handler();
 8006864:	f000 f8bc 	bl	80069e0 <Error_Handler>
  }
}
 8006868:	bf00      	nop
 800686a:	3750      	adds	r7, #80	; 0x50
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8006870:	b580      	push	{r7, lr}
 8006872:	b086      	sub	sp, #24
 8006874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006876:	f107 0308 	add.w	r3, r7, #8
 800687a:	2200      	movs	r2, #0
 800687c:	601a      	str	r2, [r3, #0]
 800687e:	605a      	str	r2, [r3, #4]
 8006880:	609a      	str	r2, [r3, #8]
 8006882:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006884:	463b      	mov	r3, r7
 8006886:	2200      	movs	r2, #0
 8006888:	601a      	str	r2, [r3, #0]
 800688a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800688c:	4b1d      	ldr	r3, [pc, #116]	; (8006904 <MX_TIM2_Init+0x94>)
 800688e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8006892:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7200;
 8006894:	4b1b      	ldr	r3, [pc, #108]	; (8006904 <MX_TIM2_Init+0x94>)
 8006896:	f44f 52e1 	mov.w	r2, #7200	; 0x1c20
 800689a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800689c:	4b19      	ldr	r3, [pc, #100]	; (8006904 <MX_TIM2_Init+0x94>)
 800689e:	2200      	movs	r2, #0
 80068a0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100;
 80068a2:	4b18      	ldr	r3, [pc, #96]	; (8006904 <MX_TIM2_Init+0x94>)
 80068a4:	2264      	movs	r2, #100	; 0x64
 80068a6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80068a8:	4b16      	ldr	r3, [pc, #88]	; (8006904 <MX_TIM2_Init+0x94>)
 80068aa:	2200      	movs	r2, #0
 80068ac:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80068ae:	4b15      	ldr	r3, [pc, #84]	; (8006904 <MX_TIM2_Init+0x94>)
 80068b0:	2200      	movs	r2, #0
 80068b2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80068b4:	4813      	ldr	r0, [pc, #76]	; (8006904 <MX_TIM2_Init+0x94>)
 80068b6:	f7fb ff65 	bl	8002784 <HAL_TIM_Base_Init>
 80068ba:	4603      	mov	r3, r0
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d001      	beq.n	80068c4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80068c0:	f000 f88e 	bl	80069e0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80068c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80068c8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80068ca:	f107 0308 	add.w	r3, r7, #8
 80068ce:	4619      	mov	r1, r3
 80068d0:	480c      	ldr	r0, [pc, #48]	; (8006904 <MX_TIM2_Init+0x94>)
 80068d2:	f7fc f901 	bl	8002ad8 <HAL_TIM_ConfigClockSource>
 80068d6:	4603      	mov	r3, r0
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d001      	beq.n	80068e0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80068dc:	f000 f880 	bl	80069e0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80068e0:	2300      	movs	r3, #0
 80068e2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80068e4:	2300      	movs	r3, #0
 80068e6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80068e8:	463b      	mov	r3, r7
 80068ea:	4619      	mov	r1, r3
 80068ec:	4805      	ldr	r0, [pc, #20]	; (8006904 <MX_TIM2_Init+0x94>)
 80068ee:	f7fc facf 	bl	8002e90 <HAL_TIMEx_MasterConfigSynchronization>
 80068f2:	4603      	mov	r3, r0
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d001      	beq.n	80068fc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80068f8:	f000 f872 	bl	80069e0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80068fc:	bf00      	nop
 80068fe:	3718      	adds	r7, #24
 8006900:	46bd      	mov	sp, r7
 8006902:	bd80      	pop	{r7, pc}
 8006904:	200003c8 	.word	0x200003c8

08006908 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8006908:	b580      	push	{r7, lr}
 800690a:	b088      	sub	sp, #32
 800690c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800690e:	f107 0310 	add.w	r3, r7, #16
 8006912:	2200      	movs	r2, #0
 8006914:	601a      	str	r2, [r3, #0]
 8006916:	605a      	str	r2, [r3, #4]
 8006918:	609a      	str	r2, [r3, #8]
 800691a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800691c:	4b2d      	ldr	r3, [pc, #180]	; (80069d4 <MX_GPIO_Init+0xcc>)
 800691e:	699b      	ldr	r3, [r3, #24]
 8006920:	4a2c      	ldr	r2, [pc, #176]	; (80069d4 <MX_GPIO_Init+0xcc>)
 8006922:	f043 0310 	orr.w	r3, r3, #16
 8006926:	6193      	str	r3, [r2, #24]
 8006928:	4b2a      	ldr	r3, [pc, #168]	; (80069d4 <MX_GPIO_Init+0xcc>)
 800692a:	699b      	ldr	r3, [r3, #24]
 800692c:	f003 0310 	and.w	r3, r3, #16
 8006930:	60fb      	str	r3, [r7, #12]
 8006932:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8006934:	4b27      	ldr	r3, [pc, #156]	; (80069d4 <MX_GPIO_Init+0xcc>)
 8006936:	699b      	ldr	r3, [r3, #24]
 8006938:	4a26      	ldr	r2, [pc, #152]	; (80069d4 <MX_GPIO_Init+0xcc>)
 800693a:	f043 0320 	orr.w	r3, r3, #32
 800693e:	6193      	str	r3, [r2, #24]
 8006940:	4b24      	ldr	r3, [pc, #144]	; (80069d4 <MX_GPIO_Init+0xcc>)
 8006942:	699b      	ldr	r3, [r3, #24]
 8006944:	f003 0320 	and.w	r3, r3, #32
 8006948:	60bb      	str	r3, [r7, #8]
 800694a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800694c:	4b21      	ldr	r3, [pc, #132]	; (80069d4 <MX_GPIO_Init+0xcc>)
 800694e:	699b      	ldr	r3, [r3, #24]
 8006950:	4a20      	ldr	r2, [pc, #128]	; (80069d4 <MX_GPIO_Init+0xcc>)
 8006952:	f043 0304 	orr.w	r3, r3, #4
 8006956:	6193      	str	r3, [r2, #24]
 8006958:	4b1e      	ldr	r3, [pc, #120]	; (80069d4 <MX_GPIO_Init+0xcc>)
 800695a:	699b      	ldr	r3, [r3, #24]
 800695c:	f003 0304 	and.w	r3, r3, #4
 8006960:	607b      	str	r3, [r7, #4]
 8006962:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(oBD_LED_GPIO_Port, oBD_LED_Pin, GPIO_PIN_RESET);
 8006964:	2200      	movs	r2, #0
 8006966:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800696a:	481b      	ldr	r0, [pc, #108]	; (80069d8 <MX_GPIO_Init+0xd0>)
 800696c:	f7f9 fecf 	bl	800070e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(oTEST_1_GPIO_Port, oTEST_1_Pin, GPIO_PIN_RESET);
 8006970:	2200      	movs	r2, #0
 8006972:	2102      	movs	r1, #2
 8006974:	4819      	ldr	r0, [pc, #100]	; (80069dc <MX_GPIO_Init+0xd4>)
 8006976:	f7f9 feca 	bl	800070e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : oBD_LED_Pin */
  GPIO_InitStruct.Pin = oBD_LED_Pin;
 800697a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800697e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8006980:	2301      	movs	r3, #1
 8006982:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006984:	2300      	movs	r3, #0
 8006986:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006988:	2302      	movs	r3, #2
 800698a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(oBD_LED_GPIO_Port, &GPIO_InitStruct);
 800698c:	f107 0310 	add.w	r3, r7, #16
 8006990:	4619      	mov	r1, r3
 8006992:	4811      	ldr	r0, [pc, #68]	; (80069d8 <MX_GPIO_Init+0xd0>)
 8006994:	f7f9 fd4a 	bl	800042c <HAL_GPIO_Init>

  /*Configure GPIO pin : inBD_sw2_Pin */
  GPIO_InitStruct.Pin = inBD_sw2_Pin;
 8006998:	2301      	movs	r3, #1
 800699a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800699c:	2300      	movs	r3, #0
 800699e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069a0:	2300      	movs	r3, #0
 80069a2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(inBD_sw2_GPIO_Port, &GPIO_InitStruct);
 80069a4:	f107 0310 	add.w	r3, r7, #16
 80069a8:	4619      	mov	r1, r3
 80069aa:	480c      	ldr	r0, [pc, #48]	; (80069dc <MX_GPIO_Init+0xd4>)
 80069ac:	f7f9 fd3e 	bl	800042c <HAL_GPIO_Init>

  /*Configure GPIO pin : oTEST_1_Pin */
  GPIO_InitStruct.Pin = oTEST_1_Pin;
 80069b0:	2302      	movs	r3, #2
 80069b2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80069b4:	2301      	movs	r3, #1
 80069b6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069b8:	2300      	movs	r3, #0
 80069ba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80069bc:	2302      	movs	r3, #2
 80069be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(oTEST_1_GPIO_Port, &GPIO_InitStruct);
 80069c0:	f107 0310 	add.w	r3, r7, #16
 80069c4:	4619      	mov	r1, r3
 80069c6:	4805      	ldr	r0, [pc, #20]	; (80069dc <MX_GPIO_Init+0xd4>)
 80069c8:	f7f9 fd30 	bl	800042c <HAL_GPIO_Init>

}
 80069cc:	bf00      	nop
 80069ce:	3720      	adds	r7, #32
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	40021000 	.word	0x40021000
 80069d8:	40011000 	.word	0x40011000
 80069dc:	40010800 	.word	0x40010800

080069e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80069e0:	b480      	push	{r7}
 80069e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80069e4:	bf00      	nop
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bc80      	pop	{r7}
 80069ea:	4770      	bx	lr

080069ec <nyh_mLoop>:
uint8_t 	UserTxBuffer[31] = "STM32 Virtual COM Port Demo.\r\n";

uint8_t	g_mSW2_buf = 0;

void	nyh_mLoop(void)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	af00      	add	r7, sp, #0
	if (nyh_nUSBdev_state != USBD_STATE_CONFIGURED )	return;
 80069f0:	4b14      	ldr	r3, [pc, #80]	; (8006a44 <nyh_mLoop+0x58>)
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	2b03      	cmp	r3, #3
 80069f6:	d122      	bne.n	8006a3e <nyh_mLoop+0x52>
	
	static GPIO_PinState bSW2_st = GPIO_PIN_RESET;

	g_mSW2_buf = HAL_GPIO_ReadPin(inBD_sw2_GPIO_Port , inBD_sw2_Pin );
 80069f8:	2101      	movs	r1, #1
 80069fa:	4813      	ldr	r0, [pc, #76]	; (8006a48 <nyh_mLoop+0x5c>)
 80069fc:	f7f9 fe70 	bl	80006e0 <HAL_GPIO_ReadPin>
 8006a00:	4603      	mov	r3, r0
 8006a02:	461a      	mov	r2, r3
 8006a04:	4b11      	ldr	r3, [pc, #68]	; (8006a4c <nyh_mLoop+0x60>)
 8006a06:	701a      	strb	r2, [r3, #0]
	
	if(HAL_GPIO_ReadPin(inBD_sw2_GPIO_Port , inBD_sw2_Pin ) != bSW2_st)
 8006a08:	2101      	movs	r1, #1
 8006a0a:	480f      	ldr	r0, [pc, #60]	; (8006a48 <nyh_mLoop+0x5c>)
 8006a0c:	f7f9 fe68 	bl	80006e0 <HAL_GPIO_ReadPin>
 8006a10:	4603      	mov	r3, r0
 8006a12:	461a      	mov	r2, r3
 8006a14:	4b0e      	ldr	r3, [pc, #56]	; (8006a50 <nyh_mLoop+0x64>)
 8006a16:	781b      	ldrb	r3, [r3, #0]
 8006a18:	429a      	cmp	r2, r3
 8006a1a:	d011      	beq.n	8006a40 <nyh_mLoop+0x54>
	{
		bSW2_st = HAL_GPIO_ReadPin(inBD_sw2_GPIO_Port , inBD_sw2_Pin );
 8006a1c:	2101      	movs	r1, #1
 8006a1e:	480a      	ldr	r0, [pc, #40]	; (8006a48 <nyh_mLoop+0x5c>)
 8006a20:	f7f9 fe5e 	bl	80006e0 <HAL_GPIO_ReadPin>
 8006a24:	4603      	mov	r3, r0
 8006a26:	461a      	mov	r2, r3
 8006a28:	4b09      	ldr	r3, [pc, #36]	; (8006a50 <nyh_mLoop+0x64>)
 8006a2a:	701a      	strb	r2, [r3, #0]
		if (bSW2_st == GPIO_PIN_RESET)
 8006a2c:	4b08      	ldr	r3, [pc, #32]	; (8006a50 <nyh_mLoop+0x64>)
 8006a2e:	781b      	ldrb	r3, [r3, #0]
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d105      	bne.n	8006a40 <nyh_mLoop+0x54>
		{
			CDC_Transmit_FS(UserTxBufferFS, 10);					// Vcom
 8006a34:	210a      	movs	r1, #10
 8006a36:	4807      	ldr	r0, [pc, #28]	; (8006a54 <nyh_mLoop+0x68>)
 8006a38:	f000 f9d2 	bl	8006de0 <CDC_Transmit_FS>
 8006a3c:	e000      	b.n	8006a40 <nyh_mLoop+0x54>
	if (nyh_nUSBdev_state != USBD_STATE_CONFIGURED )	return;
 8006a3e:	bf00      	nop
		}
	}	
}
 8006a40:	bd80      	pop	{r7, pc}
 8006a42:	bf00      	nop
 8006a44:	20000118 	.word	0x20000118
 8006a48:	40010800 	.word	0x40010800
 8006a4c:	2000019d 	.word	0x2000019d
 8006a50:	200001a0 	.word	0x200001a0
 8006a54:	20000abc 	.word	0x20000abc

08006a58 <iTIM2_lifeLED>:
//=================
//=================
uint8_t	g_mLED_life = 0, mTestPulse1_st = 0;
void iTIM2_lifeLED(void)
{
 8006a58:	b580      	push	{r7, lr}
 8006a5a:	af00      	add	r7, sp, #0
	g_mLED_life++;
 8006a5c:	4b13      	ldr	r3, [pc, #76]	; (8006aac <iTIM2_lifeLED+0x54>)
 8006a5e:	781b      	ldrb	r3, [r3, #0]
 8006a60:	3301      	adds	r3, #1
 8006a62:	b2da      	uxtb	r2, r3
 8006a64:	4b11      	ldr	r3, [pc, #68]	; (8006aac <iTIM2_lifeLED+0x54>)
 8006a66:	701a      	strb	r2, [r3, #0]
	if (g_mLED_life < 100)	return;
 8006a68:	4b10      	ldr	r3, [pc, #64]	; (8006aac <iTIM2_lifeLED+0x54>)
 8006a6a:	781b      	ldrb	r3, [r3, #0]
 8006a6c:	2b63      	cmp	r3, #99	; 0x63
 8006a6e:	d91a      	bls.n	8006aa6 <iTIM2_lifeLED+0x4e>
	g_mLED_life = 0;
 8006a70:	4b0e      	ldr	r3, [pc, #56]	; (8006aac <iTIM2_lifeLED+0x54>)
 8006a72:	2200      	movs	r2, #0
 8006a74:	701a      	strb	r2, [r3, #0]
	
	mTestPulse1_st ^= 0xFF;
 8006a76:	4b0e      	ldr	r3, [pc, #56]	; (8006ab0 <iTIM2_lifeLED+0x58>)
 8006a78:	781b      	ldrb	r3, [r3, #0]
 8006a7a:	43db      	mvns	r3, r3
 8006a7c:	b2da      	uxtb	r2, r3
 8006a7e:	4b0c      	ldr	r3, [pc, #48]	; (8006ab0 <iTIM2_lifeLED+0x58>)
 8006a80:	701a      	strb	r2, [r3, #0]
	if (mTestPulse1_st == 0)
 8006a82:	4b0b      	ldr	r3, [pc, #44]	; (8006ab0 <iTIM2_lifeLED+0x58>)
 8006a84:	781b      	ldrb	r3, [r3, #0]
 8006a86:	2b00      	cmp	r3, #0
 8006a88:	d106      	bne.n	8006a98 <iTIM2_lifeLED+0x40>
		HAL_GPIO_WritePin(oBD_LED_GPIO_Port, oBD_LED_Pin, GPIO_PIN_RESET);
 8006a8a:	2200      	movs	r2, #0
 8006a8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006a90:	4808      	ldr	r0, [pc, #32]	; (8006ab4 <iTIM2_lifeLED+0x5c>)
 8006a92:	f7f9 fe3c 	bl	800070e <HAL_GPIO_WritePin>
 8006a96:	e007      	b.n	8006aa8 <iTIM2_lifeLED+0x50>
	else
		HAL_GPIO_WritePin(oBD_LED_GPIO_Port, oBD_LED_Pin, GPIO_PIN_SET);	
 8006a98:	2201      	movs	r2, #1
 8006a9a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8006a9e:	4805      	ldr	r0, [pc, #20]	; (8006ab4 <iTIM2_lifeLED+0x5c>)
 8006aa0:	f7f9 fe35 	bl	800070e <HAL_GPIO_WritePin>
 8006aa4:	e000      	b.n	8006aa8 <iTIM2_lifeLED+0x50>
	if (g_mLED_life < 100)	return;
 8006aa6:	bf00      	nop
}
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	2000019e 	.word	0x2000019e
 8006ab0:	2000019f 	.word	0x2000019f
 8006ab4:	40011000 	.word	0x40011000

08006ab8 <nyh_TIM2_IRQHandler>:

void 	nyh_TIM2_IRQHandler(void)	//from TIM2_IRQHandler
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	af00      	add	r7, sp, #0
	nyh_nUSBdev_state = hUsbDeviceFS.dev_state;
 8006abc:	4b04      	ldr	r3, [pc, #16]	; (8006ad0 <nyh_TIM2_IRQHandler+0x18>)
 8006abe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	4b03      	ldr	r3, [pc, #12]	; (8006ad4 <nyh_TIM2_IRQHandler+0x1c>)
 8006ac6:	601a      	str	r2, [r3, #0]

	iTIM2_lifeLED();
 8006ac8:	f7ff ffc6 	bl	8006a58 <iTIM2_lifeLED>
}
 8006acc:	bf00      	nop
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	20000410 	.word	0x20000410
 8006ad4:	20000118 	.word	0x20000118

08006ad8 <nyh_HAL_PCD_IRQHandler>:

//=================
void nyh_HAL_PCD_IRQHandler(void)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b082      	sub	sp, #8
 8006adc:	af00      	add	r7, sp, #0
	volatile int i=0;
 8006ade:	2300      	movs	r3, #0
 8006ae0:	607b      	str	r3, [r7, #4]
	
	//PCD_EPTypeDef *ep;
        //ep = &hpcd->OUT_ep[0];
	//ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
	
	if (UserRxBufferFS[0] != '\0')
 8006ae2:	4b0f      	ldr	r3, [pc, #60]	; (8006b20 <nyh_HAL_PCD_IRQHandler+0x48>)
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d015      	beq.n	8006b16 <nyh_HAL_PCD_IRQHandler+0x3e>
	{
		memcpy(UserTxBufferFS, UserRxBufferFS, sizeof(UserRxBufferFS));
 8006aea:	4a0e      	ldr	r2, [pc, #56]	; (8006b24 <nyh_HAL_PCD_IRQHandler+0x4c>)
 8006aec:	4b0c      	ldr	r3, [pc, #48]	; (8006b20 <nyh_HAL_PCD_IRQHandler+0x48>)
 8006aee:	4610      	mov	r0, r2
 8006af0:	4619      	mov	r1, r3
 8006af2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006af6:	461a      	mov	r2, r3
 8006af8:	f000 fd9a 	bl	8007630 <memcpy>
		CDC_Transmit_FS(UserTxBufferFS, 10);
 8006afc:	210a      	movs	r1, #10
 8006afe:	4809      	ldr	r0, [pc, #36]	; (8006b24 <nyh_HAL_PCD_IRQHandler+0x4c>)
 8006b00:	f000 f96e 	bl	8006de0 <CDC_Transmit_FS>
		memset(UserRxBufferFS, 0, sizeof(UserRxBufferFS));
 8006b04:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006b08:	2100      	movs	r1, #0
 8006b0a:	4805      	ldr	r0, [pc, #20]	; (8006b20 <nyh_HAL_PCD_IRQHandler+0x48>)
 8006b0c:	f000 fd9b 	bl	8007646 <memset>
		i += 1;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	3301      	adds	r3, #1
 8006b14:	607b      	str	r3, [r7, #4]
	}
}
 8006b16:	bf00      	nop
 8006b18:	3708      	adds	r7, #8
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	bf00      	nop
 8006b20:	200006d4 	.word	0x200006d4
 8006b24:	20000abc 	.word	0x20000abc

08006b28 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8006b28:	b480      	push	{r7}
 8006b2a:	b085      	sub	sp, #20
 8006b2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8006b2e:	4b15      	ldr	r3, [pc, #84]	; (8006b84 <HAL_MspInit+0x5c>)
 8006b30:	699b      	ldr	r3, [r3, #24]
 8006b32:	4a14      	ldr	r2, [pc, #80]	; (8006b84 <HAL_MspInit+0x5c>)
 8006b34:	f043 0301 	orr.w	r3, r3, #1
 8006b38:	6193      	str	r3, [r2, #24]
 8006b3a:	4b12      	ldr	r3, [pc, #72]	; (8006b84 <HAL_MspInit+0x5c>)
 8006b3c:	699b      	ldr	r3, [r3, #24]
 8006b3e:	f003 0301 	and.w	r3, r3, #1
 8006b42:	60bb      	str	r3, [r7, #8]
 8006b44:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8006b46:	4b0f      	ldr	r3, [pc, #60]	; (8006b84 <HAL_MspInit+0x5c>)
 8006b48:	69db      	ldr	r3, [r3, #28]
 8006b4a:	4a0e      	ldr	r2, [pc, #56]	; (8006b84 <HAL_MspInit+0x5c>)
 8006b4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b50:	61d3      	str	r3, [r2, #28]
 8006b52:	4b0c      	ldr	r3, [pc, #48]	; (8006b84 <HAL_MspInit+0x5c>)
 8006b54:	69db      	ldr	r3, [r3, #28]
 8006b56:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b5a:	607b      	str	r3, [r7, #4]
 8006b5c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8006b5e:	4b0a      	ldr	r3, [pc, #40]	; (8006b88 <HAL_MspInit+0x60>)
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	60fb      	str	r3, [r7, #12]
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8006b6a:	60fb      	str	r3, [r7, #12]
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006b72:	60fb      	str	r3, [r7, #12]
 8006b74:	4a04      	ldr	r2, [pc, #16]	; (8006b88 <HAL_MspInit+0x60>)
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8006b7a:	bf00      	nop
 8006b7c:	3714      	adds	r7, #20
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bc80      	pop	{r7}
 8006b82:	4770      	bx	lr
 8006b84:	40021000 	.word	0x40021000
 8006b88:	40010000 	.word	0x40010000

08006b8c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8006b8c:	b580      	push	{r7, lr}
 8006b8e:	b084      	sub	sp, #16
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b9c:	d113      	bne.n	8006bc6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8006b9e:	4b0c      	ldr	r3, [pc, #48]	; (8006bd0 <HAL_TIM_Base_MspInit+0x44>)
 8006ba0:	69db      	ldr	r3, [r3, #28]
 8006ba2:	4a0b      	ldr	r2, [pc, #44]	; (8006bd0 <HAL_TIM_Base_MspInit+0x44>)
 8006ba4:	f043 0301 	orr.w	r3, r3, #1
 8006ba8:	61d3      	str	r3, [r2, #28]
 8006baa:	4b09      	ldr	r3, [pc, #36]	; (8006bd0 <HAL_TIM_Base_MspInit+0x44>)
 8006bac:	69db      	ldr	r3, [r3, #28]
 8006bae:	f003 0301 	and.w	r3, r3, #1
 8006bb2:	60fb      	str	r3, [r7, #12]
 8006bb4:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	2100      	movs	r1, #0
 8006bba:	201c      	movs	r0, #28
 8006bbc:	f7f9 fbff 	bl	80003be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8006bc0:	201c      	movs	r0, #28
 8006bc2:	f7f9 fc18 	bl	80003f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8006bc6:	bf00      	nop
 8006bc8:	3710      	adds	r7, #16
 8006bca:	46bd      	mov	sp, r7
 8006bcc:	bd80      	pop	{r7, pc}
 8006bce:	bf00      	nop
 8006bd0:	40021000 	.word	0x40021000

08006bd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8006bd8:	bf00      	nop
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bc80      	pop	{r7}
 8006bde:	4770      	bx	lr

08006be0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006be0:	b480      	push	{r7}
 8006be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006be4:	e7fe      	b.n	8006be4 <HardFault_Handler+0x4>

08006be6 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006be6:	b480      	push	{r7}
 8006be8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006bea:	e7fe      	b.n	8006bea <MemManage_Handler+0x4>

08006bec <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006bec:	b480      	push	{r7}
 8006bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006bf0:	e7fe      	b.n	8006bf0 <BusFault_Handler+0x4>

08006bf2 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006bf2:	b480      	push	{r7}
 8006bf4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006bf6:	e7fe      	b.n	8006bf6 <UsageFault_Handler+0x4>

08006bf8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006bf8:	b480      	push	{r7}
 8006bfa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8006bfc:	bf00      	nop
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bc80      	pop	{r7}
 8006c02:	4770      	bx	lr

08006c04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006c04:	b480      	push	{r7}
 8006c06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006c08:	bf00      	nop
 8006c0a:	46bd      	mov	sp, r7
 8006c0c:	bc80      	pop	{r7}
 8006c0e:	4770      	bx	lr

08006c10 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006c10:	b480      	push	{r7}
 8006c12:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006c14:	bf00      	nop
 8006c16:	46bd      	mov	sp, r7
 8006c18:	bc80      	pop	{r7}
 8006c1a:	4770      	bx	lr

08006c1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006c1c:	b580      	push	{r7, lr}
 8006c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006c20:	f7f9 fada 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006c24:	bf00      	nop
 8006c26:	bd80      	pop	{r7, pc}

08006c28 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8006c28:	b580      	push	{r7, lr}
 8006c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8006c2c:	4803      	ldr	r0, [pc, #12]	; (8006c3c <USB_LP_CAN1_RX0_IRQHandler+0x14>)
 8006c2e:	f7f9 feb7 	bl	80009a0 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */
	nyh_HAL_PCD_IRQHandler();
 8006c32:	f7ff ff51 	bl	8006ad8 <nyh_HAL_PCD_IRQHandler>
  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8006c36:	bf00      	nop
 8006c38:	bd80      	pop	{r7, pc}
 8006c3a:	bf00      	nop
 8006c3c:	20000ea4 	.word	0x20000ea4

08006c40 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8006c40:	b580      	push	{r7, lr}
 8006c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8006c44:	4803      	ldr	r0, [pc, #12]	; (8006c54 <TIM2_IRQHandler+0x14>)
 8006c46:	f7fb fe3f 	bl	80028c8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */
	nyh_TIM2_IRQHandler();
 8006c4a:	f7ff ff35 	bl	8006ab8 <nyh_TIM2_IRQHandler>
  /* USER CODE END TIM2_IRQn 1 */
}
 8006c4e:	bf00      	nop
 8006c50:	bd80      	pop	{r7, pc}
 8006c52:	bf00      	nop
 8006c54:	200003c8 	.word	0x200003c8

08006c58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8006c5c:	bf00      	nop
 8006c5e:	46bd      	mov	sp, r7
 8006c60:	bc80      	pop	{r7}
 8006c62:	4770      	bx	lr

08006c64 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8006c68:	2200      	movs	r2, #0
 8006c6a:	4912      	ldr	r1, [pc, #72]	; (8006cb4 <MX_USB_DEVICE_Init+0x50>)
 8006c6c:	4812      	ldr	r0, [pc, #72]	; (8006cb8 <MX_USB_DEVICE_Init+0x54>)
 8006c6e:	f7fe fd04 	bl	800567a <USBD_Init>
 8006c72:	4603      	mov	r3, r0
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d001      	beq.n	8006c7c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8006c78:	f7ff feb2 	bl	80069e0 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8006c7c:	490f      	ldr	r1, [pc, #60]	; (8006cbc <MX_USB_DEVICE_Init+0x58>)
 8006c7e:	480e      	ldr	r0, [pc, #56]	; (8006cb8 <MX_USB_DEVICE_Init+0x54>)
 8006c80:	f7fe fd26 	bl	80056d0 <USBD_RegisterClass>
 8006c84:	4603      	mov	r3, r0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d001      	beq.n	8006c8e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8006c8a:	f7ff fea9 	bl	80069e0 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8006c8e:	490c      	ldr	r1, [pc, #48]	; (8006cc0 <MX_USB_DEVICE_Init+0x5c>)
 8006c90:	4809      	ldr	r0, [pc, #36]	; (8006cb8 <MX_USB_DEVICE_Init+0x54>)
 8006c92:	f7fe fc57 	bl	8005544 <USBD_CDC_RegisterInterface>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d001      	beq.n	8006ca0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8006c9c:	f7ff fea0 	bl	80069e0 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8006ca0:	4805      	ldr	r0, [pc, #20]	; (8006cb8 <MX_USB_DEVICE_Init+0x54>)
 8006ca2:	f7fe fd2e 	bl	8005702 <USBD_Start>
 8006ca6:	4603      	mov	r3, r0
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d001      	beq.n	8006cb0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8006cac:	f7ff fe98 	bl	80069e0 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8006cb0:	bf00      	nop
 8006cb2:	bd80      	pop	{r7, pc}
 8006cb4:	20000130 	.word	0x20000130
 8006cb8:	20000410 	.word	0x20000410
 8006cbc:	20000014 	.word	0x20000014
 8006cc0:	20000120 	.word	0x20000120

08006cc4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8006cc4:	b580      	push	{r7, lr}
 8006cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8006cc8:	2200      	movs	r2, #0
 8006cca:	4905      	ldr	r1, [pc, #20]	; (8006ce0 <CDC_Init_FS+0x1c>)
 8006ccc:	4805      	ldr	r0, [pc, #20]	; (8006ce4 <CDC_Init_FS+0x20>)
 8006cce:	f7fe fc4f 	bl	8005570 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8006cd2:	4905      	ldr	r1, [pc, #20]	; (8006ce8 <CDC_Init_FS+0x24>)
 8006cd4:	4803      	ldr	r0, [pc, #12]	; (8006ce4 <CDC_Init_FS+0x20>)
 8006cd6:	f7fe fc64 	bl	80055a2 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8006cda:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8006cdc:	4618      	mov	r0, r3
 8006cde:	bd80      	pop	{r7, pc}
 8006ce0:	20000abc 	.word	0x20000abc
 8006ce4:	20000410 	.word	0x20000410
 8006ce8:	200006d4 	.word	0x200006d4

08006cec <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8006cec:	b480      	push	{r7}
 8006cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8006cf0:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8006cf2:	4618      	mov	r0, r3
 8006cf4:	46bd      	mov	sp, r7
 8006cf6:	bc80      	pop	{r7}
 8006cf8:	4770      	bx	lr
	...

08006cfc <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8006cfc:	b480      	push	{r7}
 8006cfe:	b083      	sub	sp, #12
 8006d00:	af00      	add	r7, sp, #0
 8006d02:	4603      	mov	r3, r0
 8006d04:	6039      	str	r1, [r7, #0]
 8006d06:	71fb      	strb	r3, [r7, #7]
 8006d08:	4613      	mov	r3, r2
 8006d0a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8006d0c:	79fb      	ldrb	r3, [r7, #7]
 8006d0e:	2b23      	cmp	r3, #35	; 0x23
 8006d10:	d84a      	bhi.n	8006da8 <CDC_Control_FS+0xac>
 8006d12:	a201      	add	r2, pc, #4	; (adr r2, 8006d18 <CDC_Control_FS+0x1c>)
 8006d14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d18:	08006da9 	.word	0x08006da9
 8006d1c:	08006da9 	.word	0x08006da9
 8006d20:	08006da9 	.word	0x08006da9
 8006d24:	08006da9 	.word	0x08006da9
 8006d28:	08006da9 	.word	0x08006da9
 8006d2c:	08006da9 	.word	0x08006da9
 8006d30:	08006da9 	.word	0x08006da9
 8006d34:	08006da9 	.word	0x08006da9
 8006d38:	08006da9 	.word	0x08006da9
 8006d3c:	08006da9 	.word	0x08006da9
 8006d40:	08006da9 	.word	0x08006da9
 8006d44:	08006da9 	.word	0x08006da9
 8006d48:	08006da9 	.word	0x08006da9
 8006d4c:	08006da9 	.word	0x08006da9
 8006d50:	08006da9 	.word	0x08006da9
 8006d54:	08006da9 	.word	0x08006da9
 8006d58:	08006da9 	.word	0x08006da9
 8006d5c:	08006da9 	.word	0x08006da9
 8006d60:	08006da9 	.word	0x08006da9
 8006d64:	08006da9 	.word	0x08006da9
 8006d68:	08006da9 	.word	0x08006da9
 8006d6c:	08006da9 	.word	0x08006da9
 8006d70:	08006da9 	.word	0x08006da9
 8006d74:	08006da9 	.word	0x08006da9
 8006d78:	08006da9 	.word	0x08006da9
 8006d7c:	08006da9 	.word	0x08006da9
 8006d80:	08006da9 	.word	0x08006da9
 8006d84:	08006da9 	.word	0x08006da9
 8006d88:	08006da9 	.word	0x08006da9
 8006d8c:	08006da9 	.word	0x08006da9
 8006d90:	08006da9 	.word	0x08006da9
 8006d94:	08006da9 	.word	0x08006da9
 8006d98:	08006da9 	.word	0x08006da9
 8006d9c:	08006da9 	.word	0x08006da9
 8006da0:	08006da9 	.word	0x08006da9
 8006da4:	08006da9 	.word	0x08006da9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8006da8:	bf00      	nop
  }

  return (USBD_OK);
 8006daa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8006dac:	4618      	mov	r0, r3
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	bc80      	pop	{r7}
 8006db4:	4770      	bx	lr
 8006db6:	bf00      	nop

08006db8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8006db8:	b580      	push	{r7, lr}
 8006dba:	b082      	sub	sp, #8
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
 8006dc0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8006dc2:	6879      	ldr	r1, [r7, #4]
 8006dc4:	4805      	ldr	r0, [pc, #20]	; (8006ddc <CDC_Receive_FS+0x24>)
 8006dc6:	f7fe fbec 	bl	80055a2 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8006dca:	4804      	ldr	r0, [pc, #16]	; (8006ddc <CDC_Receive_FS+0x24>)
 8006dcc:	f7fe fc2b 	bl	8005626 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8006dd0:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3708      	adds	r7, #8
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}
 8006dda:	bf00      	nop
 8006ddc:	20000410 	.word	0x20000410

08006de0 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	6078      	str	r0, [r7, #4]
 8006de8:	460b      	mov	r3, r1
 8006dea:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8006dec:	2300      	movs	r3, #0
 8006dee:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8006df0:	4b0d      	ldr	r3, [pc, #52]	; (8006e28 <CDC_Transmit_FS+0x48>)
 8006df2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8006df6:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8006df8:	68bb      	ldr	r3, [r7, #8]
 8006dfa:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d001      	beq.n	8006e06 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8006e02:	2301      	movs	r3, #1
 8006e04:	e00b      	b.n	8006e1e <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8006e06:	887b      	ldrh	r3, [r7, #2]
 8006e08:	461a      	mov	r2, r3
 8006e0a:	6879      	ldr	r1, [r7, #4]
 8006e0c:	4806      	ldr	r0, [pc, #24]	; (8006e28 <CDC_Transmit_FS+0x48>)
 8006e0e:	f7fe fbaf 	bl	8005570 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8006e12:	4805      	ldr	r0, [pc, #20]	; (8006e28 <CDC_Transmit_FS+0x48>)
 8006e14:	f7fe fbd8 	bl	80055c8 <USBD_CDC_TransmitPacket>
 8006e18:	4603      	mov	r3, r0
 8006e1a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8006e1c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	3710      	adds	r7, #16
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bd80      	pop	{r7, pc}
 8006e26:	bf00      	nop
 8006e28:	20000410 	.word	0x20000410

08006e2c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8006e2c:	b580      	push	{r7, lr}
 8006e2e:	b084      	sub	sp, #16
 8006e30:	af00      	add	r7, sp, #0
 8006e32:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a0d      	ldr	r2, [pc, #52]	; (8006e70 <HAL_PCD_MspInit+0x44>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d113      	bne.n	8006e66 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8006e3e:	4b0d      	ldr	r3, [pc, #52]	; (8006e74 <HAL_PCD_MspInit+0x48>)
 8006e40:	69db      	ldr	r3, [r3, #28]
 8006e42:	4a0c      	ldr	r2, [pc, #48]	; (8006e74 <HAL_PCD_MspInit+0x48>)
 8006e44:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8006e48:	61d3      	str	r3, [r2, #28]
 8006e4a:	4b0a      	ldr	r3, [pc, #40]	; (8006e74 <HAL_PCD_MspInit+0x48>)
 8006e4c:	69db      	ldr	r3, [r3, #28]
 8006e4e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006e52:	60fb      	str	r3, [r7, #12]
 8006e54:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8006e56:	2200      	movs	r2, #0
 8006e58:	2100      	movs	r1, #0
 8006e5a:	2014      	movs	r0, #20
 8006e5c:	f7f9 faaf 	bl	80003be <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8006e60:	2014      	movs	r0, #20
 8006e62:	f7f9 fac8 	bl	80003f6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8006e66:	bf00      	nop
 8006e68:	3710      	adds	r7, #16
 8006e6a:	46bd      	mov	sp, r7
 8006e6c:	bd80      	pop	{r7, pc}
 8006e6e:	bf00      	nop
 8006e70:	40005c00 	.word	0x40005c00
 8006e74:	40021000 	.word	0x40021000

08006e78 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006e78:	b580      	push	{r7, lr}
 8006e7a:	b082      	sub	sp, #8
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8006e8c:	4619      	mov	r1, r3
 8006e8e:	4610      	mov	r0, r2
 8006e90:	f7fe fc7f 	bl	8005792 <USBD_LL_SetupStage>
}
 8006e94:	bf00      	nop
 8006e96:	3708      	adds	r7, #8
 8006e98:	46bd      	mov	sp, r7
 8006e9a:	bd80      	pop	{r7, pc}

08006e9c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
 8006ea4:	460b      	mov	r3, r1
 8006ea6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8006eae:	78fa      	ldrb	r2, [r7, #3]
 8006eb0:	6879      	ldr	r1, [r7, #4]
 8006eb2:	4613      	mov	r3, r2
 8006eb4:	009b      	lsls	r3, r3, #2
 8006eb6:	4413      	add	r3, r2
 8006eb8:	00db      	lsls	r3, r3, #3
 8006eba:	440b      	add	r3, r1
 8006ebc:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	78fb      	ldrb	r3, [r7, #3]
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	f7fe fcaf 	bl	8005828 <USBD_LL_DataOutStage>
}
 8006eca:	bf00      	nop
 8006ecc:	3708      	adds	r7, #8
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	bd80      	pop	{r7, pc}

08006ed2 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006ed2:	b580      	push	{r7, lr}
 8006ed4:	b082      	sub	sp, #8
 8006ed6:	af00      	add	r7, sp, #0
 8006ed8:	6078      	str	r0, [r7, #4]
 8006eda:	460b      	mov	r3, r1
 8006edc:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8006ee4:	78fa      	ldrb	r2, [r7, #3]
 8006ee6:	6879      	ldr	r1, [r7, #4]
 8006ee8:	4613      	mov	r3, r2
 8006eea:	009b      	lsls	r3, r3, #2
 8006eec:	4413      	add	r3, r2
 8006eee:	00db      	lsls	r3, r3, #3
 8006ef0:	440b      	add	r3, r1
 8006ef2:	333c      	adds	r3, #60	; 0x3c
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	78fb      	ldrb	r3, [r7, #3]
 8006ef8:	4619      	mov	r1, r3
 8006efa:	f7fe fd06 	bl	800590a <USBD_LL_DataInStage>
}
 8006efe:	bf00      	nop
 8006f00:	3708      	adds	r7, #8
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006f06:	b580      	push	{r7, lr}
 8006f08:	b082      	sub	sp, #8
 8006f0a:	af00      	add	r7, sp, #0
 8006f0c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8006f14:	4618      	mov	r0, r3
 8006f16:	f7fe fe16 	bl	8005b46 <USBD_LL_SOF>
}
 8006f1a:	bf00      	nop
 8006f1c:	3708      	adds	r7, #8
 8006f1e:	46bd      	mov	sp, r7
 8006f20:	bd80      	pop	{r7, pc}

08006f22 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006f22:	b580      	push	{r7, lr}
 8006f24:	b084      	sub	sp, #16
 8006f26:	af00      	add	r7, sp, #0
 8006f28:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8006f2a:	2301      	movs	r3, #1
 8006f2c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	689b      	ldr	r3, [r3, #8]
 8006f32:	2b02      	cmp	r3, #2
 8006f34:	d001      	beq.n	8006f3a <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8006f36:	f7ff fd53 	bl	80069e0 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8006f40:	7bfa      	ldrb	r2, [r7, #15]
 8006f42:	4611      	mov	r1, r2
 8006f44:	4618      	mov	r0, r3
 8006f46:	f7fe fdc6 	bl	8005ad6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8006f50:	4618      	mov	r0, r3
 8006f52:	f7fe fd7f 	bl	8005a54 <USBD_LL_Reset>
}
 8006f56:	bf00      	nop
 8006f58:	3710      	adds	r7, #16
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
	...

08006f60 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b082      	sub	sp, #8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8006f6e:	4618      	mov	r0, r3
 8006f70:	f7fe fdc0 	bl	8005af4 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	699b      	ldr	r3, [r3, #24]
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d005      	beq.n	8006f88 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8006f7c:	4b04      	ldr	r3, [pc, #16]	; (8006f90 <HAL_PCD_SuspendCallback+0x30>)
 8006f7e:	691b      	ldr	r3, [r3, #16]
 8006f80:	4a03      	ldr	r2, [pc, #12]	; (8006f90 <HAL_PCD_SuspendCallback+0x30>)
 8006f82:	f043 0306 	orr.w	r3, r3, #6
 8006f86:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8006f88:	bf00      	nop
 8006f8a:	3708      	adds	r7, #8
 8006f8c:	46bd      	mov	sp, r7
 8006f8e:	bd80      	pop	{r7, pc}
 8006f90:	e000ed00 	.word	0xe000ed00

08006f94 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b082      	sub	sp, #8
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8006fa2:	4618      	mov	r0, r3
 8006fa4:	f7fe fdba 	bl	8005b1c <USBD_LL_Resume>
}
 8006fa8:	bf00      	nop
 8006faa:	3708      	adds	r7, #8
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}

08006fb0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8006fb0:	b580      	push	{r7, lr}
 8006fb2:	b082      	sub	sp, #8
 8006fb4:	af00      	add	r7, sp, #0
 8006fb6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 8006fb8:	4a28      	ldr	r2, [pc, #160]	; (800705c <USBD_LL_Init+0xac>)
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	4a26      	ldr	r2, [pc, #152]	; (800705c <USBD_LL_Init+0xac>)
 8006fc4:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 8006fc8:	4b24      	ldr	r3, [pc, #144]	; (800705c <USBD_LL_Init+0xac>)
 8006fca:	4a25      	ldr	r2, [pc, #148]	; (8007060 <USBD_LL_Init+0xb0>)
 8006fcc:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8006fce:	4b23      	ldr	r3, [pc, #140]	; (800705c <USBD_LL_Init+0xac>)
 8006fd0:	2208      	movs	r2, #8
 8006fd2:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8006fd4:	4b21      	ldr	r3, [pc, #132]	; (800705c <USBD_LL_Init+0xac>)
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8006fda:	4b20      	ldr	r3, [pc, #128]	; (800705c <USBD_LL_Init+0xac>)
 8006fdc:	2200      	movs	r2, #0
 8006fde:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8006fe0:	4b1e      	ldr	r3, [pc, #120]	; (800705c <USBD_LL_Init+0xac>)
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8006fe6:	4b1d      	ldr	r3, [pc, #116]	; (800705c <USBD_LL_Init+0xac>)
 8006fe8:	2200      	movs	r2, #0
 8006fea:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8006fec:	481b      	ldr	r0, [pc, #108]	; (800705c <USBD_LL_Init+0xac>)
 8006fee:	f7f9 fba6 	bl	800073e <HAL_PCD_Init>
 8006ff2:	4603      	mov	r3, r0
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d001      	beq.n	8006ffc <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 8006ff8:	f7ff fcf2 	bl	80069e0 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007002:	2318      	movs	r3, #24
 8007004:	2200      	movs	r2, #0
 8007006:	2100      	movs	r1, #0
 8007008:	f7fa feda 	bl	8001dc0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007012:	2358      	movs	r3, #88	; 0x58
 8007014:	2200      	movs	r2, #0
 8007016:	2180      	movs	r1, #128	; 0x80
 8007018:	f7fa fed2 	bl	8001dc0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007022:	23c0      	movs	r3, #192	; 0xc0
 8007024:	2200      	movs	r2, #0
 8007026:	2181      	movs	r1, #129	; 0x81
 8007028:	f7fa feca 	bl	8001dc0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007032:	f44f 7388 	mov.w	r3, #272	; 0x110
 8007036:	2200      	movs	r2, #0
 8007038:	2101      	movs	r1, #1
 800703a:	f7fa fec1 	bl	8001dc0 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007044:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007048:	2200      	movs	r2, #0
 800704a:	2182      	movs	r1, #130	; 0x82
 800704c:	f7fa feb8 	bl	8001dc0 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8007050:	2300      	movs	r3, #0
}
 8007052:	4618      	mov	r0, r3
 8007054:	3708      	adds	r7, #8
 8007056:	46bd      	mov	sp, r7
 8007058:	bd80      	pop	{r7, pc}
 800705a:	bf00      	nop
 800705c:	20000ea4 	.word	0x20000ea4
 8007060:	40005c00 	.word	0x40005c00

08007064 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8007064:	b580      	push	{r7, lr}
 8007066:	b084      	sub	sp, #16
 8007068:	af00      	add	r7, sp, #0
 800706a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800706c:	2300      	movs	r3, #0
 800706e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007070:	2300      	movs	r3, #0
 8007072:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800707a:	4618      	mov	r0, r3
 800707c:	f7f9 fc6a 	bl	8000954 <HAL_PCD_Start>
 8007080:	4603      	mov	r3, r0
 8007082:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007084:	7bfb      	ldrb	r3, [r7, #15]
 8007086:	4618      	mov	r0, r3
 8007088:	f000 f94e 	bl	8007328 <USBD_Get_USB_Status>
 800708c:	4603      	mov	r3, r0
 800708e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007090:	7bbb      	ldrb	r3, [r7, #14]
}
 8007092:	4618      	mov	r0, r3
 8007094:	3710      	adds	r7, #16
 8007096:	46bd      	mov	sp, r7
 8007098:	bd80      	pop	{r7, pc}

0800709a <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800709a:	b580      	push	{r7, lr}
 800709c:	b084      	sub	sp, #16
 800709e:	af00      	add	r7, sp, #0
 80070a0:	6078      	str	r0, [r7, #4]
 80070a2:	4608      	mov	r0, r1
 80070a4:	4611      	mov	r1, r2
 80070a6:	461a      	mov	r2, r3
 80070a8:	4603      	mov	r3, r0
 80070aa:	70fb      	strb	r3, [r7, #3]
 80070ac:	460b      	mov	r3, r1
 80070ae:	70bb      	strb	r3, [r7, #2]
 80070b0:	4613      	mov	r3, r2
 80070b2:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80070b4:	2300      	movs	r3, #0
 80070b6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80070b8:	2300      	movs	r3, #0
 80070ba:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80070c2:	78bb      	ldrb	r3, [r7, #2]
 80070c4:	883a      	ldrh	r2, [r7, #0]
 80070c6:	78f9      	ldrb	r1, [r7, #3]
 80070c8:	f7f9 fde4 	bl	8000c94 <HAL_PCD_EP_Open>
 80070cc:	4603      	mov	r3, r0
 80070ce:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80070d0:	7bfb      	ldrb	r3, [r7, #15]
 80070d2:	4618      	mov	r0, r3
 80070d4:	f000 f928 	bl	8007328 <USBD_Get_USB_Status>
 80070d8:	4603      	mov	r3, r0
 80070da:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80070dc:	7bbb      	ldrb	r3, [r7, #14]
}
 80070de:	4618      	mov	r0, r3
 80070e0:	3710      	adds	r7, #16
 80070e2:	46bd      	mov	sp, r7
 80070e4:	bd80      	pop	{r7, pc}

080070e6 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80070e6:	b580      	push	{r7, lr}
 80070e8:	b084      	sub	sp, #16
 80070ea:	af00      	add	r7, sp, #0
 80070ec:	6078      	str	r0, [r7, #4]
 80070ee:	460b      	mov	r3, r1
 80070f0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80070f2:	2300      	movs	r3, #0
 80070f4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80070f6:	2300      	movs	r3, #0
 80070f8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007100:	78fa      	ldrb	r2, [r7, #3]
 8007102:	4611      	mov	r1, r2
 8007104:	4618      	mov	r0, r3
 8007106:	f7f9 fe2b 	bl	8000d60 <HAL_PCD_EP_Close>
 800710a:	4603      	mov	r3, r0
 800710c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800710e:	7bfb      	ldrb	r3, [r7, #15]
 8007110:	4618      	mov	r0, r3
 8007112:	f000 f909 	bl	8007328 <USBD_Get_USB_Status>
 8007116:	4603      	mov	r3, r0
 8007118:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800711a:	7bbb      	ldrb	r3, [r7, #14]
}
 800711c:	4618      	mov	r0, r3
 800711e:	3710      	adds	r7, #16
 8007120:	46bd      	mov	sp, r7
 8007122:	bd80      	pop	{r7, pc}

08007124 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007124:	b580      	push	{r7, lr}
 8007126:	b084      	sub	sp, #16
 8007128:	af00      	add	r7, sp, #0
 800712a:	6078      	str	r0, [r7, #4]
 800712c:	460b      	mov	r3, r1
 800712e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007130:	2300      	movs	r3, #0
 8007132:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007134:	2300      	movs	r3, #0
 8007136:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800713e:	78fa      	ldrb	r2, [r7, #3]
 8007140:	4611      	mov	r1, r2
 8007142:	4618      	mov	r0, r3
 8007144:	f7f9 feeb 	bl	8000f1e <HAL_PCD_EP_SetStall>
 8007148:	4603      	mov	r3, r0
 800714a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800714c:	7bfb      	ldrb	r3, [r7, #15]
 800714e:	4618      	mov	r0, r3
 8007150:	f000 f8ea 	bl	8007328 <USBD_Get_USB_Status>
 8007154:	4603      	mov	r3, r0
 8007156:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007158:	7bbb      	ldrb	r3, [r7, #14]
}
 800715a:	4618      	mov	r0, r3
 800715c:	3710      	adds	r7, #16
 800715e:	46bd      	mov	sp, r7
 8007160:	bd80      	pop	{r7, pc}

08007162 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8007162:	b580      	push	{r7, lr}
 8007164:	b084      	sub	sp, #16
 8007166:	af00      	add	r7, sp, #0
 8007168:	6078      	str	r0, [r7, #4]
 800716a:	460b      	mov	r3, r1
 800716c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800716e:	2300      	movs	r3, #0
 8007170:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007172:	2300      	movs	r3, #0
 8007174:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800717c:	78fa      	ldrb	r2, [r7, #3]
 800717e:	4611      	mov	r1, r2
 8007180:	4618      	mov	r0, r3
 8007182:	f7f9 ff2c 	bl	8000fde <HAL_PCD_EP_ClrStall>
 8007186:	4603      	mov	r3, r0
 8007188:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800718a:	7bfb      	ldrb	r3, [r7, #15]
 800718c:	4618      	mov	r0, r3
 800718e:	f000 f8cb 	bl	8007328 <USBD_Get_USB_Status>
 8007192:	4603      	mov	r3, r0
 8007194:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007196:	7bbb      	ldrb	r3, [r7, #14]
}
 8007198:	4618      	mov	r0, r3
 800719a:	3710      	adds	r7, #16
 800719c:	46bd      	mov	sp, r7
 800719e:	bd80      	pop	{r7, pc}

080071a0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80071a0:	b480      	push	{r7}
 80071a2:	b085      	sub	sp, #20
 80071a4:	af00      	add	r7, sp, #0
 80071a6:	6078      	str	r0, [r7, #4]
 80071a8:	460b      	mov	r3, r1
 80071aa:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80071b2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 80071b4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	da0c      	bge.n	80071d6 <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 80071bc:	78fb      	ldrb	r3, [r7, #3]
 80071be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80071c2:	68f9      	ldr	r1, [r7, #12]
 80071c4:	1c5a      	adds	r2, r3, #1
 80071c6:	4613      	mov	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4413      	add	r3, r2
 80071cc:	00db      	lsls	r3, r3, #3
 80071ce:	440b      	add	r3, r1
 80071d0:	3302      	adds	r3, #2
 80071d2:	781b      	ldrb	r3, [r3, #0]
 80071d4:	e00b      	b.n	80071ee <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 80071d6:	78fb      	ldrb	r3, [r7, #3]
 80071d8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80071dc:	68f9      	ldr	r1, [r7, #12]
 80071de:	4613      	mov	r3, r2
 80071e0:	009b      	lsls	r3, r3, #2
 80071e2:	4413      	add	r3, r2
 80071e4:	00db      	lsls	r3, r3, #3
 80071e6:	440b      	add	r3, r1
 80071e8:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 80071ec:	781b      	ldrb	r3, [r3, #0]
  }
}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3714      	adds	r7, #20
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bc80      	pop	{r7}
 80071f6:	4770      	bx	lr

080071f8 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 80071f8:	b580      	push	{r7, lr}
 80071fa:	b084      	sub	sp, #16
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	460b      	mov	r3, r1
 8007202:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007204:	2300      	movs	r3, #0
 8007206:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007208:	2300      	movs	r3, #0
 800720a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8007212:	78fa      	ldrb	r2, [r7, #3]
 8007214:	4611      	mov	r1, r2
 8007216:	4618      	mov	r0, r3
 8007218:	f7f9 fd17 	bl	8000c4a <HAL_PCD_SetAddress>
 800721c:	4603      	mov	r3, r0
 800721e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007220:	7bfb      	ldrb	r3, [r7, #15]
 8007222:	4618      	mov	r0, r3
 8007224:	f000 f880 	bl	8007328 <USBD_Get_USB_Status>
 8007228:	4603      	mov	r3, r0
 800722a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800722c:	7bbb      	ldrb	r3, [r7, #14]
}
 800722e:	4618      	mov	r0, r3
 8007230:	3710      	adds	r7, #16
 8007232:	46bd      	mov	sp, r7
 8007234:	bd80      	pop	{r7, pc}

08007236 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 8007236:	b580      	push	{r7, lr}
 8007238:	b086      	sub	sp, #24
 800723a:	af00      	add	r7, sp, #0
 800723c:	60f8      	str	r0, [r7, #12]
 800723e:	607a      	str	r2, [r7, #4]
 8007240:	461a      	mov	r2, r3
 8007242:	460b      	mov	r3, r1
 8007244:	72fb      	strb	r3, [r7, #11]
 8007246:	4613      	mov	r3, r2
 8007248:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800724a:	2300      	movs	r3, #0
 800724c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800724e:	2300      	movs	r3, #0
 8007250:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8007258:	893b      	ldrh	r3, [r7, #8]
 800725a:	7af9      	ldrb	r1, [r7, #11]
 800725c:	687a      	ldr	r2, [r7, #4]
 800725e:	f7f9 fe1b 	bl	8000e98 <HAL_PCD_EP_Transmit>
 8007262:	4603      	mov	r3, r0
 8007264:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8007266:	7dfb      	ldrb	r3, [r7, #23]
 8007268:	4618      	mov	r0, r3
 800726a:	f000 f85d 	bl	8007328 <USBD_Get_USB_Status>
 800726e:	4603      	mov	r3, r0
 8007270:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8007272:	7dbb      	ldrb	r3, [r7, #22]
}
 8007274:	4618      	mov	r0, r3
 8007276:	3718      	adds	r7, #24
 8007278:	46bd      	mov	sp, r7
 800727a:	bd80      	pop	{r7, pc}

0800727c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800727c:	b580      	push	{r7, lr}
 800727e:	b086      	sub	sp, #24
 8007280:	af00      	add	r7, sp, #0
 8007282:	60f8      	str	r0, [r7, #12]
 8007284:	607a      	str	r2, [r7, #4]
 8007286:	461a      	mov	r2, r3
 8007288:	460b      	mov	r3, r1
 800728a:	72fb      	strb	r3, [r7, #11]
 800728c:	4613      	mov	r3, r2
 800728e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007290:	2300      	movs	r3, #0
 8007292:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007294:	2300      	movs	r3, #0
 8007296:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800729e:	893b      	ldrh	r3, [r7, #8]
 80072a0:	7af9      	ldrb	r1, [r7, #11]
 80072a2:	687a      	ldr	r2, [r7, #4]
 80072a4:	f7f9 fda4 	bl	8000df0 <HAL_PCD_EP_Receive>
 80072a8:	4603      	mov	r3, r0
 80072aa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80072ac:	7dfb      	ldrb	r3, [r7, #23]
 80072ae:	4618      	mov	r0, r3
 80072b0:	f000 f83a 	bl	8007328 <USBD_Get_USB_Status>
 80072b4:	4603      	mov	r3, r0
 80072b6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80072b8:	7dbb      	ldrb	r3, [r7, #22]
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	3718      	adds	r7, #24
 80072be:	46bd      	mov	sp, r7
 80072c0:	bd80      	pop	{r7, pc}

080072c2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80072c2:	b580      	push	{r7, lr}
 80072c4:	b082      	sub	sp, #8
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
 80072ca:	460b      	mov	r3, r1
 80072cc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80072d4:	78fa      	ldrb	r2, [r7, #3]
 80072d6:	4611      	mov	r1, r2
 80072d8:	4618      	mov	r0, r3
 80072da:	f7f9 fdc6 	bl	8000e6a <HAL_PCD_EP_GetRxCount>
 80072de:	4603      	mov	r3, r0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3708      	adds	r7, #8
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 80072e8:	b480      	push	{r7}
 80072ea:	b083      	sub	sp, #12
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 80072f0:	4b02      	ldr	r3, [pc, #8]	; (80072fc <USBD_static_malloc+0x14>)
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	370c      	adds	r7, #12
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bc80      	pop	{r7}
 80072fa:	4770      	bx	lr
 80072fc:	200001a4 	.word	0x200001a4

08007300 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8007300:	b480      	push	{r7}
 8007302:	b083      	sub	sp, #12
 8007304:	af00      	add	r7, sp, #0
 8007306:	6078      	str	r0, [r7, #4]

}
 8007308:	bf00      	nop
 800730a:	370c      	adds	r7, #12
 800730c:	46bd      	mov	sp, r7
 800730e:	bc80      	pop	{r7}
 8007310:	4770      	bx	lr

08007312 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8007312:	b480      	push	{r7}
 8007314:	b083      	sub	sp, #12
 8007316:	af00      	add	r7, sp, #0
 8007318:	6078      	str	r0, [r7, #4]
 800731a:	460b      	mov	r3, r1
 800731c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800731e:	bf00      	nop
 8007320:	370c      	adds	r7, #12
 8007322:	46bd      	mov	sp, r7
 8007324:	bc80      	pop	{r7}
 8007326:	4770      	bx	lr

08007328 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007328:	b480      	push	{r7}
 800732a:	b085      	sub	sp, #20
 800732c:	af00      	add	r7, sp, #0
 800732e:	4603      	mov	r3, r0
 8007330:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8007332:	2300      	movs	r3, #0
 8007334:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007336:	79fb      	ldrb	r3, [r7, #7]
 8007338:	2b03      	cmp	r3, #3
 800733a:	d817      	bhi.n	800736c <USBD_Get_USB_Status+0x44>
 800733c:	a201      	add	r2, pc, #4	; (adr r2, 8007344 <USBD_Get_USB_Status+0x1c>)
 800733e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007342:	bf00      	nop
 8007344:	08007355 	.word	0x08007355
 8007348:	0800735b 	.word	0x0800735b
 800734c:	08007361 	.word	0x08007361
 8007350:	08007367 	.word	0x08007367
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8007354:	2300      	movs	r3, #0
 8007356:	73fb      	strb	r3, [r7, #15]
    break;
 8007358:	e00b      	b.n	8007372 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800735a:	2302      	movs	r3, #2
 800735c:	73fb      	strb	r3, [r7, #15]
    break;
 800735e:	e008      	b.n	8007372 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8007360:	2301      	movs	r3, #1
 8007362:	73fb      	strb	r3, [r7, #15]
    break;
 8007364:	e005      	b.n	8007372 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8007366:	2302      	movs	r3, #2
 8007368:	73fb      	strb	r3, [r7, #15]
    break;
 800736a:	e002      	b.n	8007372 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800736c:	2302      	movs	r3, #2
 800736e:	73fb      	strb	r3, [r7, #15]
    break;
 8007370:	bf00      	nop
  }
  return usb_status;
 8007372:	7bfb      	ldrb	r3, [r7, #15]
}
 8007374:	4618      	mov	r0, r3
 8007376:	3714      	adds	r7, #20
 8007378:	46bd      	mov	sp, r7
 800737a:	bc80      	pop	{r7}
 800737c:	4770      	bx	lr
 800737e:	bf00      	nop

08007380 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007380:	b480      	push	{r7}
 8007382:	b083      	sub	sp, #12
 8007384:	af00      	add	r7, sp, #0
 8007386:	4603      	mov	r3, r0
 8007388:	6039      	str	r1, [r7, #0]
 800738a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800738c:	683b      	ldr	r3, [r7, #0]
 800738e:	2212      	movs	r2, #18
 8007390:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8007392:	4b03      	ldr	r3, [pc, #12]	; (80073a0 <USBD_FS_DeviceDescriptor+0x20>)
}
 8007394:	4618      	mov	r0, r3
 8007396:	370c      	adds	r7, #12
 8007398:	46bd      	mov	sp, r7
 800739a:	bc80      	pop	{r7}
 800739c:	4770      	bx	lr
 800739e:	bf00      	nop
 80073a0:	2000014c 	.word	0x2000014c

080073a4 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80073a4:	b480      	push	{r7}
 80073a6:	b083      	sub	sp, #12
 80073a8:	af00      	add	r7, sp, #0
 80073aa:	4603      	mov	r3, r0
 80073ac:	6039      	str	r1, [r7, #0]
 80073ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	2204      	movs	r2, #4
 80073b4:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80073b6:	4b03      	ldr	r3, [pc, #12]	; (80073c4 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80073b8:	4618      	mov	r0, r3
 80073ba:	370c      	adds	r7, #12
 80073bc:	46bd      	mov	sp, r7
 80073be:	bc80      	pop	{r7}
 80073c0:	4770      	bx	lr
 80073c2:	bf00      	nop
 80073c4:	20000160 	.word	0x20000160

080073c8 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80073c8:	b580      	push	{r7, lr}
 80073ca:	b082      	sub	sp, #8
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	4603      	mov	r3, r0
 80073d0:	6039      	str	r1, [r7, #0]
 80073d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80073d4:	79fb      	ldrb	r3, [r7, #7]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d105      	bne.n	80073e6 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80073da:	683a      	ldr	r2, [r7, #0]
 80073dc:	4907      	ldr	r1, [pc, #28]	; (80073fc <USBD_FS_ProductStrDescriptor+0x34>)
 80073de:	4808      	ldr	r0, [pc, #32]	; (8007400 <USBD_FS_ProductStrDescriptor+0x38>)
 80073e0:	f7ff f8fb 	bl	80065da <USBD_GetString>
 80073e4:	e004      	b.n	80073f0 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80073e6:	683a      	ldr	r2, [r7, #0]
 80073e8:	4904      	ldr	r1, [pc, #16]	; (80073fc <USBD_FS_ProductStrDescriptor+0x34>)
 80073ea:	4805      	ldr	r0, [pc, #20]	; (8007400 <USBD_FS_ProductStrDescriptor+0x38>)
 80073ec:	f7ff f8f5 	bl	80065da <USBD_GetString>
  }
  return USBD_StrDesc;
 80073f0:	4b02      	ldr	r3, [pc, #8]	; (80073fc <USBD_FS_ProductStrDescriptor+0x34>)
}
 80073f2:	4618      	mov	r0, r3
 80073f4:	3708      	adds	r7, #8
 80073f6:	46bd      	mov	sp, r7
 80073f8:	bd80      	pop	{r7, pc}
 80073fa:	bf00      	nop
 80073fc:	20001190 	.word	0x20001190
 8007400:	08007684 	.word	0x08007684

08007404 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007404:	b580      	push	{r7, lr}
 8007406:	b082      	sub	sp, #8
 8007408:	af00      	add	r7, sp, #0
 800740a:	4603      	mov	r3, r0
 800740c:	6039      	str	r1, [r7, #0]
 800740e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	4904      	ldr	r1, [pc, #16]	; (8007424 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8007414:	4804      	ldr	r0, [pc, #16]	; (8007428 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8007416:	f7ff f8e0 	bl	80065da <USBD_GetString>
  return USBD_StrDesc;
 800741a:	4b02      	ldr	r3, [pc, #8]	; (8007424 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800741c:	4618      	mov	r0, r3
 800741e:	3708      	adds	r7, #8
 8007420:	46bd      	mov	sp, r7
 8007422:	bd80      	pop	{r7, pc}
 8007424:	20001190 	.word	0x20001190
 8007428:	0800769c 	.word	0x0800769c

0800742c <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800742c:	b580      	push	{r7, lr}
 800742e:	b082      	sub	sp, #8
 8007430:	af00      	add	r7, sp, #0
 8007432:	4603      	mov	r3, r0
 8007434:	6039      	str	r1, [r7, #0]
 8007436:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	221a      	movs	r2, #26
 800743c:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800743e:	f000 f843 	bl	80074c8 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8007442:	4b02      	ldr	r3, [pc, #8]	; (800744c <USBD_FS_SerialStrDescriptor+0x20>)
}
 8007444:	4618      	mov	r0, r3
 8007446:	3708      	adds	r7, #8
 8007448:	46bd      	mov	sp, r7
 800744a:	bd80      	pop	{r7, pc}
 800744c:	20000164 	.word	0x20000164

08007450 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8007450:	b580      	push	{r7, lr}
 8007452:	b082      	sub	sp, #8
 8007454:	af00      	add	r7, sp, #0
 8007456:	4603      	mov	r3, r0
 8007458:	6039      	str	r1, [r7, #0]
 800745a:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800745c:	79fb      	ldrb	r3, [r7, #7]
 800745e:	2b00      	cmp	r3, #0
 8007460:	d105      	bne.n	800746e <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8007462:	683a      	ldr	r2, [r7, #0]
 8007464:	4907      	ldr	r1, [pc, #28]	; (8007484 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007466:	4808      	ldr	r0, [pc, #32]	; (8007488 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007468:	f7ff f8b7 	bl	80065da <USBD_GetString>
 800746c:	e004      	b.n	8007478 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800746e:	683a      	ldr	r2, [r7, #0]
 8007470:	4904      	ldr	r1, [pc, #16]	; (8007484 <USBD_FS_ConfigStrDescriptor+0x34>)
 8007472:	4805      	ldr	r0, [pc, #20]	; (8007488 <USBD_FS_ConfigStrDescriptor+0x38>)
 8007474:	f7ff f8b1 	bl	80065da <USBD_GetString>
  }
  return USBD_StrDesc;
 8007478:	4b02      	ldr	r3, [pc, #8]	; (8007484 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800747a:	4618      	mov	r0, r3
 800747c:	3708      	adds	r7, #8
 800747e:	46bd      	mov	sp, r7
 8007480:	bd80      	pop	{r7, pc}
 8007482:	bf00      	nop
 8007484:	20001190 	.word	0x20001190
 8007488:	080076b0 	.word	0x080076b0

0800748c <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b082      	sub	sp, #8
 8007490:	af00      	add	r7, sp, #0
 8007492:	4603      	mov	r3, r0
 8007494:	6039      	str	r1, [r7, #0]
 8007496:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8007498:	79fb      	ldrb	r3, [r7, #7]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d105      	bne.n	80074aa <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800749e:	683a      	ldr	r2, [r7, #0]
 80074a0:	4907      	ldr	r1, [pc, #28]	; (80074c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80074a2:	4808      	ldr	r0, [pc, #32]	; (80074c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80074a4:	f7ff f899 	bl	80065da <USBD_GetString>
 80074a8:	e004      	b.n	80074b4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80074aa:	683a      	ldr	r2, [r7, #0]
 80074ac:	4904      	ldr	r1, [pc, #16]	; (80074c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80074ae:	4805      	ldr	r0, [pc, #20]	; (80074c4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80074b0:	f7ff f893 	bl	80065da <USBD_GetString>
  }
  return USBD_StrDesc;
 80074b4:	4b02      	ldr	r3, [pc, #8]	; (80074c0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80074b6:	4618      	mov	r0, r3
 80074b8:	3708      	adds	r7, #8
 80074ba:	46bd      	mov	sp, r7
 80074bc:	bd80      	pop	{r7, pc}
 80074be:	bf00      	nop
 80074c0:	20001190 	.word	0x20001190
 80074c4:	080076bc 	.word	0x080076bc

080074c8 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80074c8:	b580      	push	{r7, lr}
 80074ca:	b084      	sub	sp, #16
 80074cc:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80074ce:	4b0f      	ldr	r3, [pc, #60]	; (800750c <Get_SerialNum+0x44>)
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80074d4:	4b0e      	ldr	r3, [pc, #56]	; (8007510 <Get_SerialNum+0x48>)
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80074da:	4b0e      	ldr	r3, [pc, #56]	; (8007514 <Get_SerialNum+0x4c>)
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 80074e0:	68fa      	ldr	r2, [r7, #12]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	4413      	add	r3, r2
 80074e6:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d009      	beq.n	8007502 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 80074ee:	2208      	movs	r2, #8
 80074f0:	4909      	ldr	r1, [pc, #36]	; (8007518 <Get_SerialNum+0x50>)
 80074f2:	68f8      	ldr	r0, [r7, #12]
 80074f4:	f000 f814 	bl	8007520 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 80074f8:	2204      	movs	r2, #4
 80074fa:	4908      	ldr	r1, [pc, #32]	; (800751c <Get_SerialNum+0x54>)
 80074fc:	68b8      	ldr	r0, [r7, #8]
 80074fe:	f000 f80f 	bl	8007520 <IntToUnicode>
  }
}
 8007502:	bf00      	nop
 8007504:	3710      	adds	r7, #16
 8007506:	46bd      	mov	sp, r7
 8007508:	bd80      	pop	{r7, pc}
 800750a:	bf00      	nop
 800750c:	1ffff7e8 	.word	0x1ffff7e8
 8007510:	1ffff7ec 	.word	0x1ffff7ec
 8007514:	1ffff7f0 	.word	0x1ffff7f0
 8007518:	20000166 	.word	0x20000166
 800751c:	20000176 	.word	0x20000176

08007520 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8007520:	b480      	push	{r7}
 8007522:	b087      	sub	sp, #28
 8007524:	af00      	add	r7, sp, #0
 8007526:	60f8      	str	r0, [r7, #12]
 8007528:	60b9      	str	r1, [r7, #8]
 800752a:	4613      	mov	r3, r2
 800752c:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800752e:	2300      	movs	r3, #0
 8007530:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8007532:	2300      	movs	r3, #0
 8007534:	75fb      	strb	r3, [r7, #23]
 8007536:	e027      	b.n	8007588 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	0f1b      	lsrs	r3, r3, #28
 800753c:	2b09      	cmp	r3, #9
 800753e:	d80b      	bhi.n	8007558 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	0f1b      	lsrs	r3, r3, #28
 8007544:	b2da      	uxtb	r2, r3
 8007546:	7dfb      	ldrb	r3, [r7, #23]
 8007548:	005b      	lsls	r3, r3, #1
 800754a:	4619      	mov	r1, r3
 800754c:	68bb      	ldr	r3, [r7, #8]
 800754e:	440b      	add	r3, r1
 8007550:	3230      	adds	r2, #48	; 0x30
 8007552:	b2d2      	uxtb	r2, r2
 8007554:	701a      	strb	r2, [r3, #0]
 8007556:	e00a      	b.n	800756e <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	0f1b      	lsrs	r3, r3, #28
 800755c:	b2da      	uxtb	r2, r3
 800755e:	7dfb      	ldrb	r3, [r7, #23]
 8007560:	005b      	lsls	r3, r3, #1
 8007562:	4619      	mov	r1, r3
 8007564:	68bb      	ldr	r3, [r7, #8]
 8007566:	440b      	add	r3, r1
 8007568:	3237      	adds	r2, #55	; 0x37
 800756a:	b2d2      	uxtb	r2, r2
 800756c:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800756e:	68fb      	ldr	r3, [r7, #12]
 8007570:	011b      	lsls	r3, r3, #4
 8007572:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8007574:	7dfb      	ldrb	r3, [r7, #23]
 8007576:	005b      	lsls	r3, r3, #1
 8007578:	3301      	adds	r3, #1
 800757a:	68ba      	ldr	r2, [r7, #8]
 800757c:	4413      	add	r3, r2
 800757e:	2200      	movs	r2, #0
 8007580:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8007582:	7dfb      	ldrb	r3, [r7, #23]
 8007584:	3301      	adds	r3, #1
 8007586:	75fb      	strb	r3, [r7, #23]
 8007588:	7dfa      	ldrb	r2, [r7, #23]
 800758a:	79fb      	ldrb	r3, [r7, #7]
 800758c:	429a      	cmp	r2, r3
 800758e:	d3d3      	bcc.n	8007538 <IntToUnicode+0x18>
  }
}
 8007590:	bf00      	nop
 8007592:	371c      	adds	r7, #28
 8007594:	46bd      	mov	sp, r7
 8007596:	bc80      	pop	{r7}
 8007598:	4770      	bx	lr
	...

0800759c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800759c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800759e:	e003      	b.n	80075a8 <LoopCopyDataInit>

080075a0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80075a0:	4b0b      	ldr	r3, [pc, #44]	; (80075d0 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80075a2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80075a4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80075a6:	3104      	adds	r1, #4

080075a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80075a8:	480a      	ldr	r0, [pc, #40]	; (80075d4 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80075aa:	4b0b      	ldr	r3, [pc, #44]	; (80075d8 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80075ac:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80075ae:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80075b0:	d3f6      	bcc.n	80075a0 <CopyDataInit>
  ldr r2, =_sbss
 80075b2:	4a0a      	ldr	r2, [pc, #40]	; (80075dc <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80075b4:	e002      	b.n	80075bc <LoopFillZerobss>

080075b6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80075b6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80075b8:	f842 3b04 	str.w	r3, [r2], #4

080075bc <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80075bc:	4b08      	ldr	r3, [pc, #32]	; (80075e0 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80075be:	429a      	cmp	r2, r3
  bcc FillZerobss
 80075c0:	d3f9      	bcc.n	80075b6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80075c2:	f7ff fb49 	bl	8006c58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80075c6:	f000 f80f 	bl	80075e8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80075ca:	f7ff f8e3 	bl	8006794 <main>
  bx lr
 80075ce:	4770      	bx	lr
  ldr r3, =_sidata
 80075d0:	080076e4 	.word	0x080076e4
  ldr r0, =_sdata
 80075d4:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80075d8:	20000180 	.word	0x20000180
  ldr r2, =_sbss
 80075dc:	20000180 	.word	0x20000180
  ldr r3, = _ebss
 80075e0:	20001390 	.word	0x20001390

080075e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80075e4:	e7fe      	b.n	80075e4 <ADC1_2_IRQHandler>
	...

080075e8 <__libc_init_array>:
 80075e8:	b570      	push	{r4, r5, r6, lr}
 80075ea:	2500      	movs	r5, #0
 80075ec:	4e0c      	ldr	r6, [pc, #48]	; (8007620 <__libc_init_array+0x38>)
 80075ee:	4c0d      	ldr	r4, [pc, #52]	; (8007624 <__libc_init_array+0x3c>)
 80075f0:	1ba4      	subs	r4, r4, r6
 80075f2:	10a4      	asrs	r4, r4, #2
 80075f4:	42a5      	cmp	r5, r4
 80075f6:	d109      	bne.n	800760c <__libc_init_array+0x24>
 80075f8:	f000 f82e 	bl	8007658 <_init>
 80075fc:	2500      	movs	r5, #0
 80075fe:	4e0a      	ldr	r6, [pc, #40]	; (8007628 <__libc_init_array+0x40>)
 8007600:	4c0a      	ldr	r4, [pc, #40]	; (800762c <__libc_init_array+0x44>)
 8007602:	1ba4      	subs	r4, r4, r6
 8007604:	10a4      	asrs	r4, r4, #2
 8007606:	42a5      	cmp	r5, r4
 8007608:	d105      	bne.n	8007616 <__libc_init_array+0x2e>
 800760a:	bd70      	pop	{r4, r5, r6, pc}
 800760c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8007610:	4798      	blx	r3
 8007612:	3501      	adds	r5, #1
 8007614:	e7ee      	b.n	80075f4 <__libc_init_array+0xc>
 8007616:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800761a:	4798      	blx	r3
 800761c:	3501      	adds	r5, #1
 800761e:	e7f2      	b.n	8007606 <__libc_init_array+0x1e>
 8007620:	080076dc 	.word	0x080076dc
 8007624:	080076dc 	.word	0x080076dc
 8007628:	080076dc 	.word	0x080076dc
 800762c:	080076e0 	.word	0x080076e0

08007630 <memcpy>:
 8007630:	b510      	push	{r4, lr}
 8007632:	1e43      	subs	r3, r0, #1
 8007634:	440a      	add	r2, r1
 8007636:	4291      	cmp	r1, r2
 8007638:	d100      	bne.n	800763c <memcpy+0xc>
 800763a:	bd10      	pop	{r4, pc}
 800763c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007640:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007644:	e7f7      	b.n	8007636 <memcpy+0x6>

08007646 <memset>:
 8007646:	4603      	mov	r3, r0
 8007648:	4402      	add	r2, r0
 800764a:	4293      	cmp	r3, r2
 800764c:	d100      	bne.n	8007650 <memset+0xa>
 800764e:	4770      	bx	lr
 8007650:	f803 1b01 	strb.w	r1, [r3], #1
 8007654:	e7f9      	b.n	800764a <memset+0x4>
	...

08007658 <_init>:
 8007658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800765a:	bf00      	nop
 800765c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800765e:	bc08      	pop	{r3}
 8007660:	469e      	mov	lr, r3
 8007662:	4770      	bx	lr

08007664 <_fini>:
 8007664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007666:	bf00      	nop
 8007668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800766a:	bc08      	pop	{r3}
 800766c:	469e      	mov	lr, r3
 800766e:	4770      	bx	lr
