Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=S:\SoC04\Stepper-Motor-Control\quartus --output-directory=S:\SoC04\Stepper-Motor-Control\quartus\smc_soc --report-file=bsf:S:\SoC04\Stepper-Motor-Control\quartus\smc_soc\smc_soc.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=S:\SoC04\Stepper-Motor-Control\quartus\smc_soc.qsys
Progress: Loading quartus/smc_soc.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 14.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding CPU [altera_nios2_qsys 14.0]
Progress: Parameterizing module CPU
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding RTX_Timer [altera_avalon_timer 14.0]
Progress: Parameterizing module RTX_Timer
Progress: Adding SRAM_CVGX [altera_generic_tristate_controller 14.0]
Progress: Parameterizing module SRAM_CVGX
Progress: Adding SRAM_Conduit [altera_tristate_conduit_bridge 14.0]
Progress: Parameterizing module SRAM_Conduit
Progress: Adding pll_100MHz [altera_pll 14.0]
Progress: Parameterizing module pll_100MHz
Progress: Adding SRAM_PinSharer [altera_tristate_conduit_pin_sharer 14.0]
Progress: Parameterizing module SRAM_PinSharer
Progress: Adding interface_comp_0 [interface_comp 1.0]
Progress: Parameterizing module interface_comp_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: smc_soc.CPU: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: smc_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: smc_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: smc_soc.SRAM_CVGX: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: smc_soc.pll_100MHz: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: smc_soc.pll_100MHz: Able to implement PLL with user settings
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=S:\SoC04\Stepper-Motor-Control\quartus --output-directory=S:\SoC04\Stepper-Motor-Control\quartus\smc_soc\synthesis --file-set=QUARTUS_SYNTH --report-file=html:S:\SoC04\Stepper-Motor-Control\quartus\smc_soc\smc_soc.html --report-file=sopcinfo:S:\SoC04\Stepper-Motor-Control\quartus\smc_soc.sopcinfo --report-file=cmp:S:\SoC04\Stepper-Motor-Control\quartus\smc_soc\smc_soc.cmp --report-file=qip:S:\SoC04\Stepper-Motor-Control\quartus\smc_soc\synthesis\smc_soc.qip --report-file=svd:S:\SoC04\Stepper-Motor-Control\quartus\smc_soc\synthesis\smc_soc.svd --report-file=regmap:S:\SoC04\Stepper-Motor-Control\quartus\smc_soc\synthesis\smc_soc.regmap --report-file=xml:S:\SoC04\Stepper-Motor-Control\quartus\smc_soc\smc_soc.xml --report-file=debuginfo:S:\SoC04\Stepper-Motor-Control\quartus\smc_soc\synthesis\smc_soc.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=S:\SoC04\Stepper-Motor-Control\quartus\smc_soc.qsys --language=VHDL
Progress: Loading quartus/smc_soc.qsys
Progress: Reading input file
Progress: Adding clk_50MHz [clock_source 14.0]
Progress: Parameterizing module clk_50MHz
Progress: Adding CPU [altera_nios2_qsys 14.0]
Progress: Parameterizing module CPU
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 14.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 14.0]
Progress: Parameterizing module jtag_uart
Progress: Adding RTX_Timer [altera_avalon_timer 14.0]
Progress: Parameterizing module RTX_Timer
Progress: Adding SRAM_CVGX [altera_generic_tristate_controller 14.0]
Progress: Parameterizing module SRAM_CVGX
Progress: Adding SRAM_Conduit [altera_tristate_conduit_bridge 14.0]
Progress: Parameterizing module SRAM_Conduit
Progress: Adding pll_100MHz [altera_pll 14.0]
Progress: Parameterizing module pll_100MHz
Progress: Adding SRAM_PinSharer [altera_tristate_conduit_pin_sharer 14.0]
Progress: Parameterizing module SRAM_PinSharer
Progress: Adding interface_comp_0 [interface_comp 1.0]
Progress: Parameterizing module interface_comp_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: smc_soc.CPU: Please note that for early evaluation, preview versions of new Nios II Gen2 Processors are available with this release.
Info: smc_soc.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: smc_soc.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Warning: smc_soc.SRAM_CVGX: Properties (isMemoryDevice) have been set on interface uas - in composed mode these are ignored
Info: smc_soc.pll_100MHz: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: smc_soc.pll_100MHz: Able to implement PLL with user settings
Info: smc_soc: Generating smc_soc "smc_soc" for QUARTUS_SYNTH
Info: CPU: Starting RTL generation for module 'smc_soc_CPU'
Info: CPU:   Generation command is [exec C:/altera/14.0/quartus/bin64/eperlcmd.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/14.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=smc_soc_CPU --dir=C:/Users/SoC04/AppData/Local/Temp/alt6364_5992971338381364727.dir/0001_CPU_gen/ --quartus_bindir=C:/altera/14.0/quartus/bin64 --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6364_5992971338381364727.dir/0001_CPU_gen//smc_soc_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2014.10.21 10:54:25 (*) Starting Nios II generation
Info: CPU: # 2014.10.21 10:54:25 (*)   Checking for plaintext license.
Info: CPU: # 2014.10.21 10:54:27 (*)   Couldn't query license setup in Quartus directory C:/altera/14.0/quartus/bin64
Info: CPU: # 2014.10.21 10:54:27 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: CPU: # 2014.10.21 10:54:27 (*)   Plaintext license not found.
Info: CPU: # 2014.10.21 10:54:27 (*)   No license required to generate encrypted Nios II/e.
Info: CPU: # 2014.10.21 10:54:27 (*)   Elaborating CPU configuration settings
Info: CPU: # 2014.10.21 10:54:27 (*)   Creating all objects for CPU
Info: CPU: # 2014.10.21 10:54:28 (*)   Generating RTL from CPU objects
Info: CPU: # 2014.10.21 10:54:28 (*)   Creating plain-text RTL
Info: CPU: # 2014.10.21 10:54:30 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'smc_soc_CPU'
Info: CPU: "smc_soc" instantiated altera_nios2_qsys "CPU"
Info: sysid_qsys_0: "smc_soc" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: jtag_uart: Starting RTL generation for module 'smc_soc_jtag_uart'
Info: jtag_uart:   Generation command is [exec C:/altera/14.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64/perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=smc_soc_jtag_uart --dir=C:/Users/SoC04/AppData/Local/Temp/alt6364_5992971338381364727.dir/0003_jtag_uart_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6364_5992971338381364727.dir/0003_jtag_uart_gen//smc_soc_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'smc_soc_jtag_uart'
Info: jtag_uart: "smc_soc" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: RTX_Timer: Starting RTL generation for module 'smc_soc_RTX_Timer'
Info: RTX_Timer:   Generation command is [exec C:/altera/14.0/quartus/bin64//perl/bin/perl.exe -I C:/altera/14.0/quartus/bin64//perl/lib -I C:/altera/14.0/quartus/sopc_builder/bin/europa -I C:/altera/14.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/14.0/quartus/sopc_builder/bin -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/altera/14.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=smc_soc_RTX_Timer --dir=C:/Users/SoC04/AppData/Local/Temp/alt6364_5992971338381364727.dir/0004_RTX_Timer_gen/ --quartus_dir=C:/altera/14.0/quartus --verilog --config=C:/Users/SoC04/AppData/Local/Temp/alt6364_5992971338381364727.dir/0004_RTX_Timer_gen//smc_soc_RTX_Timer_component_configuration.pl  --do_build_sim=0  ]
Info: RTX_Timer: Done RTL generation for module 'smc_soc_RTX_Timer'
Info: RTX_Timer: "smc_soc" instantiated altera_avalon_timer "RTX_Timer"
Info: SRAM_CVGX: "smc_soc" instantiated altera_generic_tristate_controller "SRAM_CVGX"
Info: SRAM_Conduit: "smc_soc" instantiated altera_tristate_conduit_bridge "SRAM_Conduit"
Info: pll_100MHz: "smc_soc" instantiated altera_pll "pll_100MHz"
Info: SRAM_PinSharer: "smc_soc" instantiated altera_tristate_conduit_pin_sharer "SRAM_PinSharer"
Info: interface_comp_0: "smc_soc" instantiated interface_comp "interface_comp_0"
Info: mm_interconnect_0: "smc_soc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "smc_soc" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "smc_soc" instantiated altera_reset_controller "rst_controller"
Info: tdt: "SRAM_CVGX" instantiated altera_tristate_controller_translator "tdt"
Info: slave_translator: "SRAM_CVGX" instantiated altera_merlin_slave_translator "slave_translator"
Info: tda: "SRAM_CVGX" instantiated altera_tristate_controller_aggregator "tda"
Info: pin_sharer: "SRAM_PinSharer" instantiated altera_tristate_conduit_pin_sharer_core "pin_sharer"
Info: arbiter: "SRAM_PinSharer" instantiated altera_merlin_std_arbitrator "arbiter"
Info: CPU_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_instruction_master_translator"
Info: CPU_instruction_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_instruction_master_agent"
Info: CPU_jtag_debug_module_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "CPU_jtag_debug_module_agent"
Info: CPU_jtag_debug_module_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "CPU_jtag_debug_module_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: SRAM_CVGX_uas_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SRAM_CVGX_uas_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/smc_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/smc_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/smc_soc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SRAM_CVGX_uas_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SRAM_CVGX_uas_rsp_width_adapter"
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/smc_soc/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file S:/SoC04/Stepper-Motor-Control/quartus/smc_soc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: smc_soc: Done "smc_soc" with 36 modules, 62 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
