
Push Button.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d8c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08001e98  08001e98  00011e98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001f04  08001f04  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08001f04  08001f04  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001f04  08001f04  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001f04  08001f04  00011f04  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001f08  08001f08  00011f08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08001f0c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000084  20000070  08001f7c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200000f4  08001f7c  000200f4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005bc9  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000140c  00000000  00000000  00025c62  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000610  00000000  00000000  00027070  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000598  00000000  00000000  00027680  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000160d6  00000000  00000000  00027c18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00006598  00000000  00000000  0003dcee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000802dc  00000000  00000000  00044286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000c4562  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001b08  00000000  00000000  000c45b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001e80 	.word	0x08001e80

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001e80 	.word	0x08001e80

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000160:	4b08      	ldr	r3, [pc, #32]	; (8000184 <HAL_Init+0x28>)
 8000162:	681b      	ldr	r3, [r3, #0]
 8000164:	4a07      	ldr	r2, [pc, #28]	; (8000184 <HAL_Init+0x28>)
 8000166:	f043 0310 	orr.w	r3, r3, #16
 800016a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800016c:	2003      	movs	r0, #3
 800016e:	f000 f907 	bl	8000380 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000172:	200f      	movs	r0, #15
 8000174:	f000 f808 	bl	8000188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000178:	f001 f900 	bl	800137c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800017c:	2300      	movs	r3, #0
}
 800017e:	4618      	mov	r0, r3
 8000180:	bd80      	pop	{r7, pc}
 8000182:	bf00      	nop
 8000184:	40022000 	.word	0x40022000

08000188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000188:	b580      	push	{r7, lr}
 800018a:	b082      	sub	sp, #8
 800018c:	af00      	add	r7, sp, #0
 800018e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000190:	4b12      	ldr	r3, [pc, #72]	; (80001dc <HAL_InitTick+0x54>)
 8000192:	681a      	ldr	r2, [r3, #0]
 8000194:	4b12      	ldr	r3, [pc, #72]	; (80001e0 <HAL_InitTick+0x58>)
 8000196:	781b      	ldrb	r3, [r3, #0]
 8000198:	4619      	mov	r1, r3
 800019a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800019e:	fbb3 f3f1 	udiv	r3, r3, r1
 80001a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80001a6:	4618      	mov	r0, r3
 80001a8:	f000 f911 	bl	80003ce <HAL_SYSTICK_Config>
 80001ac:	4603      	mov	r3, r0
 80001ae:	2b00      	cmp	r3, #0
 80001b0:	d001      	beq.n	80001b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001b2:	2301      	movs	r3, #1
 80001b4:	e00e      	b.n	80001d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001b6:	687b      	ldr	r3, [r7, #4]
 80001b8:	2b0f      	cmp	r3, #15
 80001ba:	d80a      	bhi.n	80001d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001bc:	2200      	movs	r2, #0
 80001be:	6879      	ldr	r1, [r7, #4]
 80001c0:	f04f 30ff 	mov.w	r0, #4294967295
 80001c4:	f000 f8e7 	bl	8000396 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001c8:	4a06      	ldr	r2, [pc, #24]	; (80001e4 <HAL_InitTick+0x5c>)
 80001ca:	687b      	ldr	r3, [r7, #4]
 80001cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001ce:	2300      	movs	r3, #0
 80001d0:	e000      	b.n	80001d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001d2:	2301      	movs	r3, #1
}
 80001d4:	4618      	mov	r0, r3
 80001d6:	3708      	adds	r7, #8
 80001d8:	46bd      	mov	sp, r7
 80001da:	bd80      	pop	{r7, pc}
 80001dc:	20000008 	.word	0x20000008
 80001e0:	20000004 	.word	0x20000004
 80001e4:	20000000 	.word	0x20000000

080001e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001e8:	b480      	push	{r7}
 80001ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001ec:	4b05      	ldr	r3, [pc, #20]	; (8000204 <HAL_IncTick+0x1c>)
 80001ee:	781b      	ldrb	r3, [r3, #0]
 80001f0:	461a      	mov	r2, r3
 80001f2:	4b05      	ldr	r3, [pc, #20]	; (8000208 <HAL_IncTick+0x20>)
 80001f4:	681b      	ldr	r3, [r3, #0]
 80001f6:	4413      	add	r3, r2
 80001f8:	4a03      	ldr	r2, [pc, #12]	; (8000208 <HAL_IncTick+0x20>)
 80001fa:	6013      	str	r3, [r2, #0]
}
 80001fc:	bf00      	nop
 80001fe:	46bd      	mov	sp, r7
 8000200:	bc80      	pop	{r7}
 8000202:	4770      	bx	lr
 8000204:	20000004 	.word	0x20000004
 8000208:	2000009c 	.word	0x2000009c

0800020c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800020c:	b480      	push	{r7}
 800020e:	af00      	add	r7, sp, #0
  return uwTick;
 8000210:	4b02      	ldr	r3, [pc, #8]	; (800021c <HAL_GetTick+0x10>)
 8000212:	681b      	ldr	r3, [r3, #0]
}
 8000214:	4618      	mov	r0, r3
 8000216:	46bd      	mov	sp, r7
 8000218:	bc80      	pop	{r7}
 800021a:	4770      	bx	lr
 800021c:	2000009c 	.word	0x2000009c

08000220 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000220:	b480      	push	{r7}
 8000222:	b085      	sub	sp, #20
 8000224:	af00      	add	r7, sp, #0
 8000226:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	f003 0307 	and.w	r3, r3, #7
 800022e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000230:	4b0c      	ldr	r3, [pc, #48]	; (8000264 <__NVIC_SetPriorityGrouping+0x44>)
 8000232:	68db      	ldr	r3, [r3, #12]
 8000234:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000236:	68ba      	ldr	r2, [r7, #8]
 8000238:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800023c:	4013      	ands	r3, r2
 800023e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000240:	68fb      	ldr	r3, [r7, #12]
 8000242:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000244:	68bb      	ldr	r3, [r7, #8]
 8000246:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000248:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800024c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000250:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000252:	4a04      	ldr	r2, [pc, #16]	; (8000264 <__NVIC_SetPriorityGrouping+0x44>)
 8000254:	68bb      	ldr	r3, [r7, #8]
 8000256:	60d3      	str	r3, [r2, #12]
}
 8000258:	bf00      	nop
 800025a:	3714      	adds	r7, #20
 800025c:	46bd      	mov	sp, r7
 800025e:	bc80      	pop	{r7}
 8000260:	4770      	bx	lr
 8000262:	bf00      	nop
 8000264:	e000ed00 	.word	0xe000ed00

08000268 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000268:	b480      	push	{r7}
 800026a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800026c:	4b04      	ldr	r3, [pc, #16]	; (8000280 <__NVIC_GetPriorityGrouping+0x18>)
 800026e:	68db      	ldr	r3, [r3, #12]
 8000270:	0a1b      	lsrs	r3, r3, #8
 8000272:	f003 0307 	and.w	r3, r3, #7
}
 8000276:	4618      	mov	r0, r3
 8000278:	46bd      	mov	sp, r7
 800027a:	bc80      	pop	{r7}
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop
 8000280:	e000ed00 	.word	0xe000ed00

08000284 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000284:	b480      	push	{r7}
 8000286:	b083      	sub	sp, #12
 8000288:	af00      	add	r7, sp, #0
 800028a:	4603      	mov	r3, r0
 800028c:	6039      	str	r1, [r7, #0]
 800028e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000290:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000294:	2b00      	cmp	r3, #0
 8000296:	db0a      	blt.n	80002ae <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000298:	683b      	ldr	r3, [r7, #0]
 800029a:	b2da      	uxtb	r2, r3
 800029c:	490c      	ldr	r1, [pc, #48]	; (80002d0 <__NVIC_SetPriority+0x4c>)
 800029e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80002a2:	0112      	lsls	r2, r2, #4
 80002a4:	b2d2      	uxtb	r2, r2
 80002a6:	440b      	add	r3, r1
 80002a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002ac:	e00a      	b.n	80002c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002ae:	683b      	ldr	r3, [r7, #0]
 80002b0:	b2da      	uxtb	r2, r3
 80002b2:	4908      	ldr	r1, [pc, #32]	; (80002d4 <__NVIC_SetPriority+0x50>)
 80002b4:	79fb      	ldrb	r3, [r7, #7]
 80002b6:	f003 030f 	and.w	r3, r3, #15
 80002ba:	3b04      	subs	r3, #4
 80002bc:	0112      	lsls	r2, r2, #4
 80002be:	b2d2      	uxtb	r2, r2
 80002c0:	440b      	add	r3, r1
 80002c2:	761a      	strb	r2, [r3, #24]
}
 80002c4:	bf00      	nop
 80002c6:	370c      	adds	r7, #12
 80002c8:	46bd      	mov	sp, r7
 80002ca:	bc80      	pop	{r7}
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop
 80002d0:	e000e100 	.word	0xe000e100
 80002d4:	e000ed00 	.word	0xe000ed00

080002d8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002d8:	b480      	push	{r7}
 80002da:	b089      	sub	sp, #36	; 0x24
 80002dc:	af00      	add	r7, sp, #0
 80002de:	60f8      	str	r0, [r7, #12]
 80002e0:	60b9      	str	r1, [r7, #8]
 80002e2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002e4:	68fb      	ldr	r3, [r7, #12]
 80002e6:	f003 0307 	and.w	r3, r3, #7
 80002ea:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002ec:	69fb      	ldr	r3, [r7, #28]
 80002ee:	f1c3 0307 	rsb	r3, r3, #7
 80002f2:	2b04      	cmp	r3, #4
 80002f4:	bf28      	it	cs
 80002f6:	2304      	movcs	r3, #4
 80002f8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002fa:	69fb      	ldr	r3, [r7, #28]
 80002fc:	3304      	adds	r3, #4
 80002fe:	2b06      	cmp	r3, #6
 8000300:	d902      	bls.n	8000308 <NVIC_EncodePriority+0x30>
 8000302:	69fb      	ldr	r3, [r7, #28]
 8000304:	3b03      	subs	r3, #3
 8000306:	e000      	b.n	800030a <NVIC_EncodePriority+0x32>
 8000308:	2300      	movs	r3, #0
 800030a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800030c:	f04f 32ff 	mov.w	r2, #4294967295
 8000310:	69bb      	ldr	r3, [r7, #24]
 8000312:	fa02 f303 	lsl.w	r3, r2, r3
 8000316:	43da      	mvns	r2, r3
 8000318:	68bb      	ldr	r3, [r7, #8]
 800031a:	401a      	ands	r2, r3
 800031c:	697b      	ldr	r3, [r7, #20]
 800031e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000320:	f04f 31ff 	mov.w	r1, #4294967295
 8000324:	697b      	ldr	r3, [r7, #20]
 8000326:	fa01 f303 	lsl.w	r3, r1, r3
 800032a:	43d9      	mvns	r1, r3
 800032c:	687b      	ldr	r3, [r7, #4]
 800032e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000330:	4313      	orrs	r3, r2
         );
}
 8000332:	4618      	mov	r0, r3
 8000334:	3724      	adds	r7, #36	; 0x24
 8000336:	46bd      	mov	sp, r7
 8000338:	bc80      	pop	{r7}
 800033a:	4770      	bx	lr

0800033c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800033c:	b580      	push	{r7, lr}
 800033e:	b082      	sub	sp, #8
 8000340:	af00      	add	r7, sp, #0
 8000342:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000344:	687b      	ldr	r3, [r7, #4]
 8000346:	3b01      	subs	r3, #1
 8000348:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800034c:	d301      	bcc.n	8000352 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800034e:	2301      	movs	r3, #1
 8000350:	e00f      	b.n	8000372 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000352:	4a0a      	ldr	r2, [pc, #40]	; (800037c <SysTick_Config+0x40>)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	3b01      	subs	r3, #1
 8000358:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800035a:	210f      	movs	r1, #15
 800035c:	f04f 30ff 	mov.w	r0, #4294967295
 8000360:	f7ff ff90 	bl	8000284 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000364:	4b05      	ldr	r3, [pc, #20]	; (800037c <SysTick_Config+0x40>)
 8000366:	2200      	movs	r2, #0
 8000368:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800036a:	4b04      	ldr	r3, [pc, #16]	; (800037c <SysTick_Config+0x40>)
 800036c:	2207      	movs	r2, #7
 800036e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000370:	2300      	movs	r3, #0
}
 8000372:	4618      	mov	r0, r3
 8000374:	3708      	adds	r7, #8
 8000376:	46bd      	mov	sp, r7
 8000378:	bd80      	pop	{r7, pc}
 800037a:	bf00      	nop
 800037c:	e000e010 	.word	0xe000e010

08000380 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b082      	sub	sp, #8
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000388:	6878      	ldr	r0, [r7, #4]
 800038a:	f7ff ff49 	bl	8000220 <__NVIC_SetPriorityGrouping>
}
 800038e:	bf00      	nop
 8000390:	3708      	adds	r7, #8
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}

08000396 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000396:	b580      	push	{r7, lr}
 8000398:	b086      	sub	sp, #24
 800039a:	af00      	add	r7, sp, #0
 800039c:	4603      	mov	r3, r0
 800039e:	60b9      	str	r1, [r7, #8]
 80003a0:	607a      	str	r2, [r7, #4]
 80003a2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80003a4:	2300      	movs	r3, #0
 80003a6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80003a8:	f7ff ff5e 	bl	8000268 <__NVIC_GetPriorityGrouping>
 80003ac:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80003ae:	687a      	ldr	r2, [r7, #4]
 80003b0:	68b9      	ldr	r1, [r7, #8]
 80003b2:	6978      	ldr	r0, [r7, #20]
 80003b4:	f7ff ff90 	bl	80002d8 <NVIC_EncodePriority>
 80003b8:	4602      	mov	r2, r0
 80003ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80003be:	4611      	mov	r1, r2
 80003c0:	4618      	mov	r0, r3
 80003c2:	f7ff ff5f 	bl	8000284 <__NVIC_SetPriority>
}
 80003c6:	bf00      	nop
 80003c8:	3718      	adds	r7, #24
 80003ca:	46bd      	mov	sp, r7
 80003cc:	bd80      	pop	{r7, pc}

080003ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80003ce:	b580      	push	{r7, lr}
 80003d0:	b082      	sub	sp, #8
 80003d2:	af00      	add	r7, sp, #0
 80003d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80003d6:	6878      	ldr	r0, [r7, #4]
 80003d8:	f7ff ffb0 	bl	800033c <SysTick_Config>
 80003dc:	4603      	mov	r3, r0
}
 80003de:	4618      	mov	r0, r3
 80003e0:	3708      	adds	r7, #8
 80003e2:	46bd      	mov	sp, r7
 80003e4:	bd80      	pop	{r7, pc}
	...

080003e8 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80003e8:	b480      	push	{r7}
 80003ea:	b08b      	sub	sp, #44	; 0x2c
 80003ec:	af00      	add	r7, sp, #0
 80003ee:	6078      	str	r0, [r7, #4]
 80003f0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80003f2:	2300      	movs	r3, #0
 80003f4:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80003f6:	2300      	movs	r3, #0
 80003f8:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80003fa:	e169      	b.n	80006d0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80003fc:	2201      	movs	r2, #1
 80003fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000400:	fa02 f303 	lsl.w	r3, r2, r3
 8000404:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000406:	683b      	ldr	r3, [r7, #0]
 8000408:	681b      	ldr	r3, [r3, #0]
 800040a:	69fa      	ldr	r2, [r7, #28]
 800040c:	4013      	ands	r3, r2
 800040e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000410:	69ba      	ldr	r2, [r7, #24]
 8000412:	69fb      	ldr	r3, [r7, #28]
 8000414:	429a      	cmp	r2, r3
 8000416:	f040 8158 	bne.w	80006ca <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800041a:	683b      	ldr	r3, [r7, #0]
 800041c:	685b      	ldr	r3, [r3, #4]
 800041e:	4a9a      	ldr	r2, [pc, #616]	; (8000688 <HAL_GPIO_Init+0x2a0>)
 8000420:	4293      	cmp	r3, r2
 8000422:	d05e      	beq.n	80004e2 <HAL_GPIO_Init+0xfa>
 8000424:	4a98      	ldr	r2, [pc, #608]	; (8000688 <HAL_GPIO_Init+0x2a0>)
 8000426:	4293      	cmp	r3, r2
 8000428:	d875      	bhi.n	8000516 <HAL_GPIO_Init+0x12e>
 800042a:	4a98      	ldr	r2, [pc, #608]	; (800068c <HAL_GPIO_Init+0x2a4>)
 800042c:	4293      	cmp	r3, r2
 800042e:	d058      	beq.n	80004e2 <HAL_GPIO_Init+0xfa>
 8000430:	4a96      	ldr	r2, [pc, #600]	; (800068c <HAL_GPIO_Init+0x2a4>)
 8000432:	4293      	cmp	r3, r2
 8000434:	d86f      	bhi.n	8000516 <HAL_GPIO_Init+0x12e>
 8000436:	4a96      	ldr	r2, [pc, #600]	; (8000690 <HAL_GPIO_Init+0x2a8>)
 8000438:	4293      	cmp	r3, r2
 800043a:	d052      	beq.n	80004e2 <HAL_GPIO_Init+0xfa>
 800043c:	4a94      	ldr	r2, [pc, #592]	; (8000690 <HAL_GPIO_Init+0x2a8>)
 800043e:	4293      	cmp	r3, r2
 8000440:	d869      	bhi.n	8000516 <HAL_GPIO_Init+0x12e>
 8000442:	4a94      	ldr	r2, [pc, #592]	; (8000694 <HAL_GPIO_Init+0x2ac>)
 8000444:	4293      	cmp	r3, r2
 8000446:	d04c      	beq.n	80004e2 <HAL_GPIO_Init+0xfa>
 8000448:	4a92      	ldr	r2, [pc, #584]	; (8000694 <HAL_GPIO_Init+0x2ac>)
 800044a:	4293      	cmp	r3, r2
 800044c:	d863      	bhi.n	8000516 <HAL_GPIO_Init+0x12e>
 800044e:	4a92      	ldr	r2, [pc, #584]	; (8000698 <HAL_GPIO_Init+0x2b0>)
 8000450:	4293      	cmp	r3, r2
 8000452:	d046      	beq.n	80004e2 <HAL_GPIO_Init+0xfa>
 8000454:	4a90      	ldr	r2, [pc, #576]	; (8000698 <HAL_GPIO_Init+0x2b0>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d85d      	bhi.n	8000516 <HAL_GPIO_Init+0x12e>
 800045a:	2b12      	cmp	r3, #18
 800045c:	d82a      	bhi.n	80004b4 <HAL_GPIO_Init+0xcc>
 800045e:	2b12      	cmp	r3, #18
 8000460:	d859      	bhi.n	8000516 <HAL_GPIO_Init+0x12e>
 8000462:	a201      	add	r2, pc, #4	; (adr r2, 8000468 <HAL_GPIO_Init+0x80>)
 8000464:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000468:	080004e3 	.word	0x080004e3
 800046c:	080004bd 	.word	0x080004bd
 8000470:	080004cf 	.word	0x080004cf
 8000474:	08000511 	.word	0x08000511
 8000478:	08000517 	.word	0x08000517
 800047c:	08000517 	.word	0x08000517
 8000480:	08000517 	.word	0x08000517
 8000484:	08000517 	.word	0x08000517
 8000488:	08000517 	.word	0x08000517
 800048c:	08000517 	.word	0x08000517
 8000490:	08000517 	.word	0x08000517
 8000494:	08000517 	.word	0x08000517
 8000498:	08000517 	.word	0x08000517
 800049c:	08000517 	.word	0x08000517
 80004a0:	08000517 	.word	0x08000517
 80004a4:	08000517 	.word	0x08000517
 80004a8:	08000517 	.word	0x08000517
 80004ac:	080004c5 	.word	0x080004c5
 80004b0:	080004d9 	.word	0x080004d9
 80004b4:	4a79      	ldr	r2, [pc, #484]	; (800069c <HAL_GPIO_Init+0x2b4>)
 80004b6:	4293      	cmp	r3, r2
 80004b8:	d013      	beq.n	80004e2 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80004ba:	e02c      	b.n	8000516 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	68db      	ldr	r3, [r3, #12]
 80004c0:	623b      	str	r3, [r7, #32]
          break;
 80004c2:	e029      	b.n	8000518 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80004c4:	683b      	ldr	r3, [r7, #0]
 80004c6:	68db      	ldr	r3, [r3, #12]
 80004c8:	3304      	adds	r3, #4
 80004ca:	623b      	str	r3, [r7, #32]
          break;
 80004cc:	e024      	b.n	8000518 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80004ce:	683b      	ldr	r3, [r7, #0]
 80004d0:	68db      	ldr	r3, [r3, #12]
 80004d2:	3308      	adds	r3, #8
 80004d4:	623b      	str	r3, [r7, #32]
          break;
 80004d6:	e01f      	b.n	8000518 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80004d8:	683b      	ldr	r3, [r7, #0]
 80004da:	68db      	ldr	r3, [r3, #12]
 80004dc:	330c      	adds	r3, #12
 80004de:	623b      	str	r3, [r7, #32]
          break;
 80004e0:	e01a      	b.n	8000518 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80004e2:	683b      	ldr	r3, [r7, #0]
 80004e4:	689b      	ldr	r3, [r3, #8]
 80004e6:	2b00      	cmp	r3, #0
 80004e8:	d102      	bne.n	80004f0 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80004ea:	2304      	movs	r3, #4
 80004ec:	623b      	str	r3, [r7, #32]
          break;
 80004ee:	e013      	b.n	8000518 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80004f0:	683b      	ldr	r3, [r7, #0]
 80004f2:	689b      	ldr	r3, [r3, #8]
 80004f4:	2b01      	cmp	r3, #1
 80004f6:	d105      	bne.n	8000504 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80004f8:	2308      	movs	r3, #8
 80004fa:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	69fa      	ldr	r2, [r7, #28]
 8000500:	611a      	str	r2, [r3, #16]
          break;
 8000502:	e009      	b.n	8000518 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000504:	2308      	movs	r3, #8
 8000506:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	69fa      	ldr	r2, [r7, #28]
 800050c:	615a      	str	r2, [r3, #20]
          break;
 800050e:	e003      	b.n	8000518 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000510:	2300      	movs	r3, #0
 8000512:	623b      	str	r3, [r7, #32]
          break;
 8000514:	e000      	b.n	8000518 <HAL_GPIO_Init+0x130>
          break;
 8000516:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000518:	69bb      	ldr	r3, [r7, #24]
 800051a:	2bff      	cmp	r3, #255	; 0xff
 800051c:	d801      	bhi.n	8000522 <HAL_GPIO_Init+0x13a>
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	e001      	b.n	8000526 <HAL_GPIO_Init+0x13e>
 8000522:	687b      	ldr	r3, [r7, #4]
 8000524:	3304      	adds	r3, #4
 8000526:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000528:	69bb      	ldr	r3, [r7, #24]
 800052a:	2bff      	cmp	r3, #255	; 0xff
 800052c:	d802      	bhi.n	8000534 <HAL_GPIO_Init+0x14c>
 800052e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000530:	009b      	lsls	r3, r3, #2
 8000532:	e002      	b.n	800053a <HAL_GPIO_Init+0x152>
 8000534:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000536:	3b08      	subs	r3, #8
 8000538:	009b      	lsls	r3, r3, #2
 800053a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800053c:	697b      	ldr	r3, [r7, #20]
 800053e:	681a      	ldr	r2, [r3, #0]
 8000540:	210f      	movs	r1, #15
 8000542:	693b      	ldr	r3, [r7, #16]
 8000544:	fa01 f303 	lsl.w	r3, r1, r3
 8000548:	43db      	mvns	r3, r3
 800054a:	401a      	ands	r2, r3
 800054c:	6a39      	ldr	r1, [r7, #32]
 800054e:	693b      	ldr	r3, [r7, #16]
 8000550:	fa01 f303 	lsl.w	r3, r1, r3
 8000554:	431a      	orrs	r2, r3
 8000556:	697b      	ldr	r3, [r7, #20]
 8000558:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800055a:	683b      	ldr	r3, [r7, #0]
 800055c:	685b      	ldr	r3, [r3, #4]
 800055e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000562:	2b00      	cmp	r3, #0
 8000564:	f000 80b1 	beq.w	80006ca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000568:	4b4d      	ldr	r3, [pc, #308]	; (80006a0 <HAL_GPIO_Init+0x2b8>)
 800056a:	699b      	ldr	r3, [r3, #24]
 800056c:	4a4c      	ldr	r2, [pc, #304]	; (80006a0 <HAL_GPIO_Init+0x2b8>)
 800056e:	f043 0301 	orr.w	r3, r3, #1
 8000572:	6193      	str	r3, [r2, #24]
 8000574:	4b4a      	ldr	r3, [pc, #296]	; (80006a0 <HAL_GPIO_Init+0x2b8>)
 8000576:	699b      	ldr	r3, [r3, #24]
 8000578:	f003 0301 	and.w	r3, r3, #1
 800057c:	60bb      	str	r3, [r7, #8]
 800057e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000580:	4a48      	ldr	r2, [pc, #288]	; (80006a4 <HAL_GPIO_Init+0x2bc>)
 8000582:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000584:	089b      	lsrs	r3, r3, #2
 8000586:	3302      	adds	r3, #2
 8000588:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800058c:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800058e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000590:	f003 0303 	and.w	r3, r3, #3
 8000594:	009b      	lsls	r3, r3, #2
 8000596:	220f      	movs	r2, #15
 8000598:	fa02 f303 	lsl.w	r3, r2, r3
 800059c:	43db      	mvns	r3, r3
 800059e:	68fa      	ldr	r2, [r7, #12]
 80005a0:	4013      	ands	r3, r2
 80005a2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	4a40      	ldr	r2, [pc, #256]	; (80006a8 <HAL_GPIO_Init+0x2c0>)
 80005a8:	4293      	cmp	r3, r2
 80005aa:	d013      	beq.n	80005d4 <HAL_GPIO_Init+0x1ec>
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	4a3f      	ldr	r2, [pc, #252]	; (80006ac <HAL_GPIO_Init+0x2c4>)
 80005b0:	4293      	cmp	r3, r2
 80005b2:	d00d      	beq.n	80005d0 <HAL_GPIO_Init+0x1e8>
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	4a3e      	ldr	r2, [pc, #248]	; (80006b0 <HAL_GPIO_Init+0x2c8>)
 80005b8:	4293      	cmp	r3, r2
 80005ba:	d007      	beq.n	80005cc <HAL_GPIO_Init+0x1e4>
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	4a3d      	ldr	r2, [pc, #244]	; (80006b4 <HAL_GPIO_Init+0x2cc>)
 80005c0:	4293      	cmp	r3, r2
 80005c2:	d101      	bne.n	80005c8 <HAL_GPIO_Init+0x1e0>
 80005c4:	2303      	movs	r3, #3
 80005c6:	e006      	b.n	80005d6 <HAL_GPIO_Init+0x1ee>
 80005c8:	2304      	movs	r3, #4
 80005ca:	e004      	b.n	80005d6 <HAL_GPIO_Init+0x1ee>
 80005cc:	2302      	movs	r3, #2
 80005ce:	e002      	b.n	80005d6 <HAL_GPIO_Init+0x1ee>
 80005d0:	2301      	movs	r3, #1
 80005d2:	e000      	b.n	80005d6 <HAL_GPIO_Init+0x1ee>
 80005d4:	2300      	movs	r3, #0
 80005d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80005d8:	f002 0203 	and.w	r2, r2, #3
 80005dc:	0092      	lsls	r2, r2, #2
 80005de:	4093      	lsls	r3, r2
 80005e0:	68fa      	ldr	r2, [r7, #12]
 80005e2:	4313      	orrs	r3, r2
 80005e4:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80005e6:	492f      	ldr	r1, [pc, #188]	; (80006a4 <HAL_GPIO_Init+0x2bc>)
 80005e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80005ea:	089b      	lsrs	r3, r3, #2
 80005ec:	3302      	adds	r3, #2
 80005ee:	68fa      	ldr	r2, [r7, #12]
 80005f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	685b      	ldr	r3, [r3, #4]
 80005f8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80005fc:	2b00      	cmp	r3, #0
 80005fe:	d006      	beq.n	800060e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000600:	4b2d      	ldr	r3, [pc, #180]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000602:	681a      	ldr	r2, [r3, #0]
 8000604:	492c      	ldr	r1, [pc, #176]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000606:	69bb      	ldr	r3, [r7, #24]
 8000608:	4313      	orrs	r3, r2
 800060a:	600b      	str	r3, [r1, #0]
 800060c:	e006      	b.n	800061c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800060e:	4b2a      	ldr	r3, [pc, #168]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000610:	681a      	ldr	r2, [r3, #0]
 8000612:	69bb      	ldr	r3, [r7, #24]
 8000614:	43db      	mvns	r3, r3
 8000616:	4928      	ldr	r1, [pc, #160]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000618:	4013      	ands	r3, r2
 800061a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800061c:	683b      	ldr	r3, [r7, #0]
 800061e:	685b      	ldr	r3, [r3, #4]
 8000620:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000624:	2b00      	cmp	r3, #0
 8000626:	d006      	beq.n	8000636 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000628:	4b23      	ldr	r3, [pc, #140]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 800062a:	685a      	ldr	r2, [r3, #4]
 800062c:	4922      	ldr	r1, [pc, #136]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 800062e:	69bb      	ldr	r3, [r7, #24]
 8000630:	4313      	orrs	r3, r2
 8000632:	604b      	str	r3, [r1, #4]
 8000634:	e006      	b.n	8000644 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000636:	4b20      	ldr	r3, [pc, #128]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000638:	685a      	ldr	r2, [r3, #4]
 800063a:	69bb      	ldr	r3, [r7, #24]
 800063c:	43db      	mvns	r3, r3
 800063e:	491e      	ldr	r1, [pc, #120]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000640:	4013      	ands	r3, r2
 8000642:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000644:	683b      	ldr	r3, [r7, #0]
 8000646:	685b      	ldr	r3, [r3, #4]
 8000648:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800064c:	2b00      	cmp	r3, #0
 800064e:	d006      	beq.n	800065e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000650:	4b19      	ldr	r3, [pc, #100]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000652:	689a      	ldr	r2, [r3, #8]
 8000654:	4918      	ldr	r1, [pc, #96]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000656:	69bb      	ldr	r3, [r7, #24]
 8000658:	4313      	orrs	r3, r2
 800065a:	608b      	str	r3, [r1, #8]
 800065c:	e006      	b.n	800066c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800065e:	4b16      	ldr	r3, [pc, #88]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000660:	689a      	ldr	r2, [r3, #8]
 8000662:	69bb      	ldr	r3, [r7, #24]
 8000664:	43db      	mvns	r3, r3
 8000666:	4914      	ldr	r1, [pc, #80]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 8000668:	4013      	ands	r3, r2
 800066a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800066c:	683b      	ldr	r3, [r7, #0]
 800066e:	685b      	ldr	r3, [r3, #4]
 8000670:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000674:	2b00      	cmp	r3, #0
 8000676:	d021      	beq.n	80006bc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000678:	4b0f      	ldr	r3, [pc, #60]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 800067a:	68da      	ldr	r2, [r3, #12]
 800067c:	490e      	ldr	r1, [pc, #56]	; (80006b8 <HAL_GPIO_Init+0x2d0>)
 800067e:	69bb      	ldr	r3, [r7, #24]
 8000680:	4313      	orrs	r3, r2
 8000682:	60cb      	str	r3, [r1, #12]
 8000684:	e021      	b.n	80006ca <HAL_GPIO_Init+0x2e2>
 8000686:	bf00      	nop
 8000688:	10320000 	.word	0x10320000
 800068c:	10310000 	.word	0x10310000
 8000690:	10220000 	.word	0x10220000
 8000694:	10210000 	.word	0x10210000
 8000698:	10120000 	.word	0x10120000
 800069c:	10110000 	.word	0x10110000
 80006a0:	40021000 	.word	0x40021000
 80006a4:	40010000 	.word	0x40010000
 80006a8:	40010800 	.word	0x40010800
 80006ac:	40010c00 	.word	0x40010c00
 80006b0:	40011000 	.word	0x40011000
 80006b4:	40011400 	.word	0x40011400
 80006b8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80006bc:	4b0b      	ldr	r3, [pc, #44]	; (80006ec <HAL_GPIO_Init+0x304>)
 80006be:	68da      	ldr	r2, [r3, #12]
 80006c0:	69bb      	ldr	r3, [r7, #24]
 80006c2:	43db      	mvns	r3, r3
 80006c4:	4909      	ldr	r1, [pc, #36]	; (80006ec <HAL_GPIO_Init+0x304>)
 80006c6:	4013      	ands	r3, r2
 80006c8:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80006ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006cc:	3301      	adds	r3, #1
 80006ce:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80006d0:	683b      	ldr	r3, [r7, #0]
 80006d2:	681a      	ldr	r2, [r3, #0]
 80006d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006d6:	fa22 f303 	lsr.w	r3, r2, r3
 80006da:	2b00      	cmp	r3, #0
 80006dc:	f47f ae8e 	bne.w	80003fc <HAL_GPIO_Init+0x14>
  }
}
 80006e0:	bf00      	nop
 80006e2:	bf00      	nop
 80006e4:	372c      	adds	r7, #44	; 0x2c
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bc80      	pop	{r7}
 80006ea:	4770      	bx	lr
 80006ec:	40010400 	.word	0x40010400

080006f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80006f0:	b480      	push	{r7}
 80006f2:	b085      	sub	sp, #20
 80006f4:	af00      	add	r7, sp, #0
 80006f6:	6078      	str	r0, [r7, #4]
 80006f8:	460b      	mov	r3, r1
 80006fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	689a      	ldr	r2, [r3, #8]
 8000700:	887b      	ldrh	r3, [r7, #2]
 8000702:	4013      	ands	r3, r2
 8000704:	2b00      	cmp	r3, #0
 8000706:	d002      	beq.n	800070e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8000708:	2301      	movs	r3, #1
 800070a:	73fb      	strb	r3, [r7, #15]
 800070c:	e001      	b.n	8000712 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800070e:	2300      	movs	r3, #0
 8000710:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000712:	7bfb      	ldrb	r3, [r7, #15]
}
 8000714:	4618      	mov	r0, r3
 8000716:	3714      	adds	r7, #20
 8000718:	46bd      	mov	sp, r7
 800071a:	bc80      	pop	{r7}
 800071c:	4770      	bx	lr

0800071e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800071e:	b480      	push	{r7}
 8000720:	b083      	sub	sp, #12
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
 8000726:	460b      	mov	r3, r1
 8000728:	807b      	strh	r3, [r7, #2]
 800072a:	4613      	mov	r3, r2
 800072c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800072e:	787b      	ldrb	r3, [r7, #1]
 8000730:	2b00      	cmp	r3, #0
 8000732:	d003      	beq.n	800073c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000734:	887a      	ldrh	r2, [r7, #2]
 8000736:	687b      	ldr	r3, [r7, #4]
 8000738:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800073a:	e003      	b.n	8000744 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800073c:	887b      	ldrh	r3, [r7, #2]
 800073e:	041a      	lsls	r2, r3, #16
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	611a      	str	r2, [r3, #16]
}
 8000744:	bf00      	nop
 8000746:	370c      	adds	r7, #12
 8000748:	46bd      	mov	sp, r7
 800074a:	bc80      	pop	{r7}
 800074c:	4770      	bx	lr
	...

08000750 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000750:	b580      	push	{r7, lr}
 8000752:	b086      	sub	sp, #24
 8000754:	af00      	add	r7, sp, #0
 8000756:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	2b00      	cmp	r3, #0
 800075c:	d101      	bne.n	8000762 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800075e:	2301      	movs	r3, #1
 8000760:	e26c      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000762:	687b      	ldr	r3, [r7, #4]
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	f003 0301 	and.w	r3, r3, #1
 800076a:	2b00      	cmp	r3, #0
 800076c:	f000 8087 	beq.w	800087e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000770:	4b92      	ldr	r3, [pc, #584]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000772:	685b      	ldr	r3, [r3, #4]
 8000774:	f003 030c 	and.w	r3, r3, #12
 8000778:	2b04      	cmp	r3, #4
 800077a:	d00c      	beq.n	8000796 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800077c:	4b8f      	ldr	r3, [pc, #572]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 800077e:	685b      	ldr	r3, [r3, #4]
 8000780:	f003 030c 	and.w	r3, r3, #12
 8000784:	2b08      	cmp	r3, #8
 8000786:	d112      	bne.n	80007ae <HAL_RCC_OscConfig+0x5e>
 8000788:	4b8c      	ldr	r3, [pc, #560]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 800078a:	685b      	ldr	r3, [r3, #4]
 800078c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000794:	d10b      	bne.n	80007ae <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000796:	4b89      	ldr	r3, [pc, #548]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d06c      	beq.n	800087c <HAL_RCC_OscConfig+0x12c>
 80007a2:	687b      	ldr	r3, [r7, #4]
 80007a4:	685b      	ldr	r3, [r3, #4]
 80007a6:	2b00      	cmp	r3, #0
 80007a8:	d168      	bne.n	800087c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80007aa:	2301      	movs	r3, #1
 80007ac:	e246      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007ae:	687b      	ldr	r3, [r7, #4]
 80007b0:	685b      	ldr	r3, [r3, #4]
 80007b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007b6:	d106      	bne.n	80007c6 <HAL_RCC_OscConfig+0x76>
 80007b8:	4b80      	ldr	r3, [pc, #512]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	4a7f      	ldr	r2, [pc, #508]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80007be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80007c2:	6013      	str	r3, [r2, #0]
 80007c4:	e02e      	b.n	8000824 <HAL_RCC_OscConfig+0xd4>
 80007c6:	687b      	ldr	r3, [r7, #4]
 80007c8:	685b      	ldr	r3, [r3, #4]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	d10c      	bne.n	80007e8 <HAL_RCC_OscConfig+0x98>
 80007ce:	4b7b      	ldr	r3, [pc, #492]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4a7a      	ldr	r2, [pc, #488]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80007d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80007d8:	6013      	str	r3, [r2, #0]
 80007da:	4b78      	ldr	r3, [pc, #480]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	4a77      	ldr	r2, [pc, #476]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80007e0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80007e4:	6013      	str	r3, [r2, #0]
 80007e6:	e01d      	b.n	8000824 <HAL_RCC_OscConfig+0xd4>
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80007f0:	d10c      	bne.n	800080c <HAL_RCC_OscConfig+0xbc>
 80007f2:	4b72      	ldr	r3, [pc, #456]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80007f4:	681b      	ldr	r3, [r3, #0]
 80007f6:	4a71      	ldr	r2, [pc, #452]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80007f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80007fc:	6013      	str	r3, [r2, #0]
 80007fe:	4b6f      	ldr	r3, [pc, #444]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	4a6e      	ldr	r2, [pc, #440]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000804:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000808:	6013      	str	r3, [r2, #0]
 800080a:	e00b      	b.n	8000824 <HAL_RCC_OscConfig+0xd4>
 800080c:	4b6b      	ldr	r3, [pc, #428]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 800080e:	681b      	ldr	r3, [r3, #0]
 8000810:	4a6a      	ldr	r2, [pc, #424]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000812:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000816:	6013      	str	r3, [r2, #0]
 8000818:	4b68      	ldr	r3, [pc, #416]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 800081a:	681b      	ldr	r3, [r3, #0]
 800081c:	4a67      	ldr	r2, [pc, #412]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 800081e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000822:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000824:	687b      	ldr	r3, [r7, #4]
 8000826:	685b      	ldr	r3, [r3, #4]
 8000828:	2b00      	cmp	r3, #0
 800082a:	d013      	beq.n	8000854 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800082c:	f7ff fcee 	bl	800020c <HAL_GetTick>
 8000830:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000832:	e008      	b.n	8000846 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000834:	f7ff fcea 	bl	800020c <HAL_GetTick>
 8000838:	4602      	mov	r2, r0
 800083a:	693b      	ldr	r3, [r7, #16]
 800083c:	1ad3      	subs	r3, r2, r3
 800083e:	2b64      	cmp	r3, #100	; 0x64
 8000840:	d901      	bls.n	8000846 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000842:	2303      	movs	r3, #3
 8000844:	e1fa      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000846:	4b5d      	ldr	r3, [pc, #372]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000848:	681b      	ldr	r3, [r3, #0]
 800084a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800084e:	2b00      	cmp	r3, #0
 8000850:	d0f0      	beq.n	8000834 <HAL_RCC_OscConfig+0xe4>
 8000852:	e014      	b.n	800087e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000854:	f7ff fcda 	bl	800020c <HAL_GetTick>
 8000858:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800085a:	e008      	b.n	800086e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800085c:	f7ff fcd6 	bl	800020c <HAL_GetTick>
 8000860:	4602      	mov	r2, r0
 8000862:	693b      	ldr	r3, [r7, #16]
 8000864:	1ad3      	subs	r3, r2, r3
 8000866:	2b64      	cmp	r3, #100	; 0x64
 8000868:	d901      	bls.n	800086e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800086a:	2303      	movs	r3, #3
 800086c:	e1e6      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800086e:	4b53      	ldr	r3, [pc, #332]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000870:	681b      	ldr	r3, [r3, #0]
 8000872:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000876:	2b00      	cmp	r3, #0
 8000878:	d1f0      	bne.n	800085c <HAL_RCC_OscConfig+0x10c>
 800087a:	e000      	b.n	800087e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800087c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800087e:	687b      	ldr	r3, [r7, #4]
 8000880:	681b      	ldr	r3, [r3, #0]
 8000882:	f003 0302 	and.w	r3, r3, #2
 8000886:	2b00      	cmp	r3, #0
 8000888:	d063      	beq.n	8000952 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800088a:	4b4c      	ldr	r3, [pc, #304]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 800088c:	685b      	ldr	r3, [r3, #4]
 800088e:	f003 030c 	and.w	r3, r3, #12
 8000892:	2b00      	cmp	r3, #0
 8000894:	d00b      	beq.n	80008ae <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000896:	4b49      	ldr	r3, [pc, #292]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000898:	685b      	ldr	r3, [r3, #4]
 800089a:	f003 030c 	and.w	r3, r3, #12
 800089e:	2b08      	cmp	r3, #8
 80008a0:	d11c      	bne.n	80008dc <HAL_RCC_OscConfig+0x18c>
 80008a2:	4b46      	ldr	r3, [pc, #280]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80008a4:	685b      	ldr	r3, [r3, #4]
 80008a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	d116      	bne.n	80008dc <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008ae:	4b43      	ldr	r3, [pc, #268]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80008b0:	681b      	ldr	r3, [r3, #0]
 80008b2:	f003 0302 	and.w	r3, r3, #2
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d005      	beq.n	80008c6 <HAL_RCC_OscConfig+0x176>
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	691b      	ldr	r3, [r3, #16]
 80008be:	2b01      	cmp	r3, #1
 80008c0:	d001      	beq.n	80008c6 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80008c2:	2301      	movs	r3, #1
 80008c4:	e1ba      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80008c6:	4b3d      	ldr	r3, [pc, #244]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80008c8:	681b      	ldr	r3, [r3, #0]
 80008ca:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	695b      	ldr	r3, [r3, #20]
 80008d2:	00db      	lsls	r3, r3, #3
 80008d4:	4939      	ldr	r1, [pc, #228]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 80008d6:	4313      	orrs	r3, r2
 80008d8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80008da:	e03a      	b.n	8000952 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	691b      	ldr	r3, [r3, #16]
 80008e0:	2b00      	cmp	r3, #0
 80008e2:	d020      	beq.n	8000926 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80008e4:	4b36      	ldr	r3, [pc, #216]	; (80009c0 <HAL_RCC_OscConfig+0x270>)
 80008e6:	2201      	movs	r2, #1
 80008e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80008ea:	f7ff fc8f 	bl	800020c <HAL_GetTick>
 80008ee:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80008f0:	e008      	b.n	8000904 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80008f2:	f7ff fc8b 	bl	800020c <HAL_GetTick>
 80008f6:	4602      	mov	r2, r0
 80008f8:	693b      	ldr	r3, [r7, #16]
 80008fa:	1ad3      	subs	r3, r2, r3
 80008fc:	2b02      	cmp	r3, #2
 80008fe:	d901      	bls.n	8000904 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000900:	2303      	movs	r3, #3
 8000902:	e19b      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000904:	4b2d      	ldr	r3, [pc, #180]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000906:	681b      	ldr	r3, [r3, #0]
 8000908:	f003 0302 	and.w	r3, r3, #2
 800090c:	2b00      	cmp	r3, #0
 800090e:	d0f0      	beq.n	80008f2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000910:	4b2a      	ldr	r3, [pc, #168]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	695b      	ldr	r3, [r3, #20]
 800091c:	00db      	lsls	r3, r3, #3
 800091e:	4927      	ldr	r1, [pc, #156]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000920:	4313      	orrs	r3, r2
 8000922:	600b      	str	r3, [r1, #0]
 8000924:	e015      	b.n	8000952 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000926:	4b26      	ldr	r3, [pc, #152]	; (80009c0 <HAL_RCC_OscConfig+0x270>)
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800092c:	f7ff fc6e 	bl	800020c <HAL_GetTick>
 8000930:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000932:	e008      	b.n	8000946 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000934:	f7ff fc6a 	bl	800020c <HAL_GetTick>
 8000938:	4602      	mov	r2, r0
 800093a:	693b      	ldr	r3, [r7, #16]
 800093c:	1ad3      	subs	r3, r2, r3
 800093e:	2b02      	cmp	r3, #2
 8000940:	d901      	bls.n	8000946 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000942:	2303      	movs	r3, #3
 8000944:	e17a      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000946:	4b1d      	ldr	r3, [pc, #116]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000948:	681b      	ldr	r3, [r3, #0]
 800094a:	f003 0302 	and.w	r3, r3, #2
 800094e:	2b00      	cmp	r3, #0
 8000950:	d1f0      	bne.n	8000934 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f003 0308 	and.w	r3, r3, #8
 800095a:	2b00      	cmp	r3, #0
 800095c:	d03a      	beq.n	80009d4 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	699b      	ldr	r3, [r3, #24]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d019      	beq.n	800099a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000966:	4b17      	ldr	r3, [pc, #92]	; (80009c4 <HAL_RCC_OscConfig+0x274>)
 8000968:	2201      	movs	r2, #1
 800096a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800096c:	f7ff fc4e 	bl	800020c <HAL_GetTick>
 8000970:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000972:	e008      	b.n	8000986 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000974:	f7ff fc4a 	bl	800020c <HAL_GetTick>
 8000978:	4602      	mov	r2, r0
 800097a:	693b      	ldr	r3, [r7, #16]
 800097c:	1ad3      	subs	r3, r2, r3
 800097e:	2b02      	cmp	r3, #2
 8000980:	d901      	bls.n	8000986 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000982:	2303      	movs	r3, #3
 8000984:	e15a      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000986:	4b0d      	ldr	r3, [pc, #52]	; (80009bc <HAL_RCC_OscConfig+0x26c>)
 8000988:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800098a:	f003 0302 	and.w	r3, r3, #2
 800098e:	2b00      	cmp	r3, #0
 8000990:	d0f0      	beq.n	8000974 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000992:	2001      	movs	r0, #1
 8000994:	f000 fad8 	bl	8000f48 <RCC_Delay>
 8000998:	e01c      	b.n	80009d4 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800099a:	4b0a      	ldr	r3, [pc, #40]	; (80009c4 <HAL_RCC_OscConfig+0x274>)
 800099c:	2200      	movs	r2, #0
 800099e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80009a0:	f7ff fc34 	bl	800020c <HAL_GetTick>
 80009a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009a6:	e00f      	b.n	80009c8 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80009a8:	f7ff fc30 	bl	800020c <HAL_GetTick>
 80009ac:	4602      	mov	r2, r0
 80009ae:	693b      	ldr	r3, [r7, #16]
 80009b0:	1ad3      	subs	r3, r2, r3
 80009b2:	2b02      	cmp	r3, #2
 80009b4:	d908      	bls.n	80009c8 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80009b6:	2303      	movs	r3, #3
 80009b8:	e140      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
 80009ba:	bf00      	nop
 80009bc:	40021000 	.word	0x40021000
 80009c0:	42420000 	.word	0x42420000
 80009c4:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80009c8:	4b9e      	ldr	r3, [pc, #632]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 80009ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009cc:	f003 0302 	and.w	r3, r3, #2
 80009d0:	2b00      	cmp	r3, #0
 80009d2:	d1e9      	bne.n	80009a8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	681b      	ldr	r3, [r3, #0]
 80009d8:	f003 0304 	and.w	r3, r3, #4
 80009dc:	2b00      	cmp	r3, #0
 80009de:	f000 80a6 	beq.w	8000b2e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80009e2:	2300      	movs	r3, #0
 80009e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80009e6:	4b97      	ldr	r3, [pc, #604]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 80009e8:	69db      	ldr	r3, [r3, #28]
 80009ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d10d      	bne.n	8000a0e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80009f2:	4b94      	ldr	r3, [pc, #592]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 80009f4:	69db      	ldr	r3, [r3, #28]
 80009f6:	4a93      	ldr	r2, [pc, #588]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 80009f8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009fc:	61d3      	str	r3, [r2, #28]
 80009fe:	4b91      	ldr	r3, [pc, #580]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a00:	69db      	ldr	r3, [r3, #28]
 8000a02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a06:	60bb      	str	r3, [r7, #8]
 8000a08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a0e:	4b8e      	ldr	r3, [pc, #568]	; (8000c48 <HAL_RCC_OscConfig+0x4f8>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d118      	bne.n	8000a4c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000a1a:	4b8b      	ldr	r3, [pc, #556]	; (8000c48 <HAL_RCC_OscConfig+0x4f8>)
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	4a8a      	ldr	r2, [pc, #552]	; (8000c48 <HAL_RCC_OscConfig+0x4f8>)
 8000a20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000a24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000a26:	f7ff fbf1 	bl	800020c <HAL_GetTick>
 8000a2a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a2c:	e008      	b.n	8000a40 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000a2e:	f7ff fbed 	bl	800020c <HAL_GetTick>
 8000a32:	4602      	mov	r2, r0
 8000a34:	693b      	ldr	r3, [r7, #16]
 8000a36:	1ad3      	subs	r3, r2, r3
 8000a38:	2b64      	cmp	r3, #100	; 0x64
 8000a3a:	d901      	bls.n	8000a40 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000a3c:	2303      	movs	r3, #3
 8000a3e:	e0fd      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a40:	4b81      	ldr	r3, [pc, #516]	; (8000c48 <HAL_RCC_OscConfig+0x4f8>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000a48:	2b00      	cmp	r3, #0
 8000a4a:	d0f0      	beq.n	8000a2e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a4c:	687b      	ldr	r3, [r7, #4]
 8000a4e:	68db      	ldr	r3, [r3, #12]
 8000a50:	2b01      	cmp	r3, #1
 8000a52:	d106      	bne.n	8000a62 <HAL_RCC_OscConfig+0x312>
 8000a54:	4b7b      	ldr	r3, [pc, #492]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a56:	6a1b      	ldr	r3, [r3, #32]
 8000a58:	4a7a      	ldr	r2, [pc, #488]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a5a:	f043 0301 	orr.w	r3, r3, #1
 8000a5e:	6213      	str	r3, [r2, #32]
 8000a60:	e02d      	b.n	8000abe <HAL_RCC_OscConfig+0x36e>
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	68db      	ldr	r3, [r3, #12]
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d10c      	bne.n	8000a84 <HAL_RCC_OscConfig+0x334>
 8000a6a:	4b76      	ldr	r3, [pc, #472]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a6c:	6a1b      	ldr	r3, [r3, #32]
 8000a6e:	4a75      	ldr	r2, [pc, #468]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a70:	f023 0301 	bic.w	r3, r3, #1
 8000a74:	6213      	str	r3, [r2, #32]
 8000a76:	4b73      	ldr	r3, [pc, #460]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a78:	6a1b      	ldr	r3, [r3, #32]
 8000a7a:	4a72      	ldr	r2, [pc, #456]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a7c:	f023 0304 	bic.w	r3, r3, #4
 8000a80:	6213      	str	r3, [r2, #32]
 8000a82:	e01c      	b.n	8000abe <HAL_RCC_OscConfig+0x36e>
 8000a84:	687b      	ldr	r3, [r7, #4]
 8000a86:	68db      	ldr	r3, [r3, #12]
 8000a88:	2b05      	cmp	r3, #5
 8000a8a:	d10c      	bne.n	8000aa6 <HAL_RCC_OscConfig+0x356>
 8000a8c:	4b6d      	ldr	r3, [pc, #436]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a8e:	6a1b      	ldr	r3, [r3, #32]
 8000a90:	4a6c      	ldr	r2, [pc, #432]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a92:	f043 0304 	orr.w	r3, r3, #4
 8000a96:	6213      	str	r3, [r2, #32]
 8000a98:	4b6a      	ldr	r3, [pc, #424]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a9a:	6a1b      	ldr	r3, [r3, #32]
 8000a9c:	4a69      	ldr	r2, [pc, #420]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000a9e:	f043 0301 	orr.w	r3, r3, #1
 8000aa2:	6213      	str	r3, [r2, #32]
 8000aa4:	e00b      	b.n	8000abe <HAL_RCC_OscConfig+0x36e>
 8000aa6:	4b67      	ldr	r3, [pc, #412]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000aa8:	6a1b      	ldr	r3, [r3, #32]
 8000aaa:	4a66      	ldr	r2, [pc, #408]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000aac:	f023 0301 	bic.w	r3, r3, #1
 8000ab0:	6213      	str	r3, [r2, #32]
 8000ab2:	4b64      	ldr	r3, [pc, #400]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000ab4:	6a1b      	ldr	r3, [r3, #32]
 8000ab6:	4a63      	ldr	r2, [pc, #396]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000ab8:	f023 0304 	bic.w	r3, r3, #4
 8000abc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	68db      	ldr	r3, [r3, #12]
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d015      	beq.n	8000af2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000ac6:	f7ff fba1 	bl	800020c <HAL_GetTick>
 8000aca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000acc:	e00a      	b.n	8000ae4 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000ace:	f7ff fb9d 	bl	800020c <HAL_GetTick>
 8000ad2:	4602      	mov	r2, r0
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	1ad3      	subs	r3, r2, r3
 8000ad8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d901      	bls.n	8000ae4 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000ae0:	2303      	movs	r3, #3
 8000ae2:	e0ab      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ae4:	4b57      	ldr	r3, [pc, #348]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000ae6:	6a1b      	ldr	r3, [r3, #32]
 8000ae8:	f003 0302 	and.w	r3, r3, #2
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d0ee      	beq.n	8000ace <HAL_RCC_OscConfig+0x37e>
 8000af0:	e014      	b.n	8000b1c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000af2:	f7ff fb8b 	bl	800020c <HAL_GetTick>
 8000af6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000af8:	e00a      	b.n	8000b10 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000afa:	f7ff fb87 	bl	800020c <HAL_GetTick>
 8000afe:	4602      	mov	r2, r0
 8000b00:	693b      	ldr	r3, [r7, #16]
 8000b02:	1ad3      	subs	r3, r2, r3
 8000b04:	f241 3288 	movw	r2, #5000	; 0x1388
 8000b08:	4293      	cmp	r3, r2
 8000b0a:	d901      	bls.n	8000b10 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000b0c:	2303      	movs	r3, #3
 8000b0e:	e095      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b10:	4b4c      	ldr	r3, [pc, #304]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000b12:	6a1b      	ldr	r3, [r3, #32]
 8000b14:	f003 0302 	and.w	r3, r3, #2
 8000b18:	2b00      	cmp	r3, #0
 8000b1a:	d1ee      	bne.n	8000afa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000b1c:	7dfb      	ldrb	r3, [r7, #23]
 8000b1e:	2b01      	cmp	r3, #1
 8000b20:	d105      	bne.n	8000b2e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000b22:	4b48      	ldr	r3, [pc, #288]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000b24:	69db      	ldr	r3, [r3, #28]
 8000b26:	4a47      	ldr	r2, [pc, #284]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000b28:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000b2c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	69db      	ldr	r3, [r3, #28]
 8000b32:	2b00      	cmp	r3, #0
 8000b34:	f000 8081 	beq.w	8000c3a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000b38:	4b42      	ldr	r3, [pc, #264]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000b3a:	685b      	ldr	r3, [r3, #4]
 8000b3c:	f003 030c 	and.w	r3, r3, #12
 8000b40:	2b08      	cmp	r3, #8
 8000b42:	d061      	beq.n	8000c08 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	69db      	ldr	r3, [r3, #28]
 8000b48:	2b02      	cmp	r3, #2
 8000b4a:	d146      	bne.n	8000bda <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000b4c:	4b3f      	ldr	r3, [pc, #252]	; (8000c4c <HAL_RCC_OscConfig+0x4fc>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000b52:	f7ff fb5b 	bl	800020c <HAL_GetTick>
 8000b56:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b58:	e008      	b.n	8000b6c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000b5a:	f7ff fb57 	bl	800020c <HAL_GetTick>
 8000b5e:	4602      	mov	r2, r0
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	1ad3      	subs	r3, r2, r3
 8000b64:	2b02      	cmp	r3, #2
 8000b66:	d901      	bls.n	8000b6c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8000b68:	2303      	movs	r3, #3
 8000b6a:	e067      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000b6c:	4b35      	ldr	r3, [pc, #212]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d1f0      	bne.n	8000b5a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8000b78:	687b      	ldr	r3, [r7, #4]
 8000b7a:	6a1b      	ldr	r3, [r3, #32]
 8000b7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000b80:	d108      	bne.n	8000b94 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8000b82:	4b30      	ldr	r3, [pc, #192]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000b84:	685b      	ldr	r3, [r3, #4]
 8000b86:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	689b      	ldr	r3, [r3, #8]
 8000b8e:	492d      	ldr	r1, [pc, #180]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000b90:	4313      	orrs	r3, r2
 8000b92:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000b94:	4b2b      	ldr	r3, [pc, #172]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000b96:	685b      	ldr	r3, [r3, #4]
 8000b98:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	6a19      	ldr	r1, [r3, #32]
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ba4:	430b      	orrs	r3, r1
 8000ba6:	4927      	ldr	r1, [pc, #156]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000ba8:	4313      	orrs	r3, r2
 8000baa:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8000bac:	4b27      	ldr	r3, [pc, #156]	; (8000c4c <HAL_RCC_OscConfig+0x4fc>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000bb2:	f7ff fb2b 	bl	800020c <HAL_GetTick>
 8000bb6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bb8:	e008      	b.n	8000bcc <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000bba:	f7ff fb27 	bl	800020c <HAL_GetTick>
 8000bbe:	4602      	mov	r2, r0
 8000bc0:	693b      	ldr	r3, [r7, #16]
 8000bc2:	1ad3      	subs	r3, r2, r3
 8000bc4:	2b02      	cmp	r3, #2
 8000bc6:	d901      	bls.n	8000bcc <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8000bc8:	2303      	movs	r3, #3
 8000bca:	e037      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000bcc:	4b1d      	ldr	r3, [pc, #116]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000bd4:	2b00      	cmp	r3, #0
 8000bd6:	d0f0      	beq.n	8000bba <HAL_RCC_OscConfig+0x46a>
 8000bd8:	e02f      	b.n	8000c3a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8000bda:	4b1c      	ldr	r3, [pc, #112]	; (8000c4c <HAL_RCC_OscConfig+0x4fc>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000be0:	f7ff fb14 	bl	800020c <HAL_GetTick>
 8000be4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000be6:	e008      	b.n	8000bfa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8000be8:	f7ff fb10 	bl	800020c <HAL_GetTick>
 8000bec:	4602      	mov	r2, r0
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	2b02      	cmp	r3, #2
 8000bf4:	d901      	bls.n	8000bfa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8000bf6:	2303      	movs	r3, #3
 8000bf8:	e020      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000bfa:	4b12      	ldr	r3, [pc, #72]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1f0      	bne.n	8000be8 <HAL_RCC_OscConfig+0x498>
 8000c06:	e018      	b.n	8000c3a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8000c08:	687b      	ldr	r3, [r7, #4]
 8000c0a:	69db      	ldr	r3, [r3, #28]
 8000c0c:	2b01      	cmp	r3, #1
 8000c0e:	d101      	bne.n	8000c14 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8000c10:	2301      	movs	r3, #1
 8000c12:	e013      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8000c14:	4b0b      	ldr	r3, [pc, #44]	; (8000c44 <HAL_RCC_OscConfig+0x4f4>)
 8000c16:	685b      	ldr	r3, [r3, #4]
 8000c18:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c1a:	68fb      	ldr	r3, [r7, #12]
 8000c1c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6a1b      	ldr	r3, [r3, #32]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	d106      	bne.n	8000c36 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d001      	beq.n	8000c3a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8000c36:	2301      	movs	r3, #1
 8000c38:	e000      	b.n	8000c3c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8000c3a:	2300      	movs	r3, #0
}
 8000c3c:	4618      	mov	r0, r3
 8000c3e:	3718      	adds	r7, #24
 8000c40:	46bd      	mov	sp, r7
 8000c42:	bd80      	pop	{r7, pc}
 8000c44:	40021000 	.word	0x40021000
 8000c48:	40007000 	.word	0x40007000
 8000c4c:	42420060 	.word	0x42420060

08000c50 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000c50:	b580      	push	{r7, lr}
 8000c52:	b084      	sub	sp, #16
 8000c54:	af00      	add	r7, sp, #0
 8000c56:	6078      	str	r0, [r7, #4]
 8000c58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8000c5a:	687b      	ldr	r3, [r7, #4]
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d101      	bne.n	8000c64 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8000c60:	2301      	movs	r3, #1
 8000c62:	e0d0      	b.n	8000e06 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8000c64:	4b6a      	ldr	r3, [pc, #424]	; (8000e10 <HAL_RCC_ClockConfig+0x1c0>)
 8000c66:	681b      	ldr	r3, [r3, #0]
 8000c68:	f003 0307 	and.w	r3, r3, #7
 8000c6c:	683a      	ldr	r2, [r7, #0]
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d910      	bls.n	8000c94 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000c72:	4b67      	ldr	r3, [pc, #412]	; (8000e10 <HAL_RCC_ClockConfig+0x1c0>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	f023 0207 	bic.w	r2, r3, #7
 8000c7a:	4965      	ldr	r1, [pc, #404]	; (8000e10 <HAL_RCC_ClockConfig+0x1c0>)
 8000c7c:	683b      	ldr	r3, [r7, #0]
 8000c7e:	4313      	orrs	r3, r2
 8000c80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000c82:	4b63      	ldr	r3, [pc, #396]	; (8000e10 <HAL_RCC_ClockConfig+0x1c0>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	f003 0307 	and.w	r3, r3, #7
 8000c8a:	683a      	ldr	r2, [r7, #0]
 8000c8c:	429a      	cmp	r2, r3
 8000c8e:	d001      	beq.n	8000c94 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e0b8      	b.n	8000e06 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	f003 0302 	and.w	r3, r3, #2
 8000c9c:	2b00      	cmp	r3, #0
 8000c9e:	d020      	beq.n	8000ce2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	681b      	ldr	r3, [r3, #0]
 8000ca4:	f003 0304 	and.w	r3, r3, #4
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d005      	beq.n	8000cb8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cac:	4b59      	ldr	r3, [pc, #356]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	4a58      	ldr	r2, [pc, #352]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000cb2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000cb6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f003 0308 	and.w	r3, r3, #8
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d005      	beq.n	8000cd0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cc4:	4b53      	ldr	r3, [pc, #332]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000cc6:	685b      	ldr	r3, [r3, #4]
 8000cc8:	4a52      	ldr	r2, [pc, #328]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000cca:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8000cce:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cd0:	4b50      	ldr	r3, [pc, #320]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000cd2:	685b      	ldr	r3, [r3, #4]
 8000cd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	689b      	ldr	r3, [r3, #8]
 8000cdc:	494d      	ldr	r1, [pc, #308]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	f003 0301 	and.w	r3, r3, #1
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	d040      	beq.n	8000d70 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000cee:	687b      	ldr	r3, [r7, #4]
 8000cf0:	685b      	ldr	r3, [r3, #4]
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d107      	bne.n	8000d06 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cf6:	4b47      	ldr	r3, [pc, #284]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cfe:	2b00      	cmp	r3, #0
 8000d00:	d115      	bne.n	8000d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d02:	2301      	movs	r3, #1
 8000d04:	e07f      	b.n	8000e06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	685b      	ldr	r3, [r3, #4]
 8000d0a:	2b02      	cmp	r3, #2
 8000d0c:	d107      	bne.n	8000d1e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d0e:	4b41      	ldr	r3, [pc, #260]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000d10:	681b      	ldr	r3, [r3, #0]
 8000d12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000d16:	2b00      	cmp	r3, #0
 8000d18:	d109      	bne.n	8000d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	e073      	b.n	8000e06 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d1e:	4b3d      	ldr	r3, [pc, #244]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000d20:	681b      	ldr	r3, [r3, #0]
 8000d22:	f003 0302 	and.w	r3, r3, #2
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d101      	bne.n	8000d2e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	e06b      	b.n	8000e06 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000d2e:	4b39      	ldr	r3, [pc, #228]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000d30:	685b      	ldr	r3, [r3, #4]
 8000d32:	f023 0203 	bic.w	r2, r3, #3
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	4936      	ldr	r1, [pc, #216]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000d3c:	4313      	orrs	r3, r2
 8000d3e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8000d40:	f7ff fa64 	bl	800020c <HAL_GetTick>
 8000d44:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d46:	e00a      	b.n	8000d5e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d48:	f7ff fa60 	bl	800020c <HAL_GetTick>
 8000d4c:	4602      	mov	r2, r0
 8000d4e:	68fb      	ldr	r3, [r7, #12]
 8000d50:	1ad3      	subs	r3, r2, r3
 8000d52:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d56:	4293      	cmp	r3, r2
 8000d58:	d901      	bls.n	8000d5e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8000d5a:	2303      	movs	r3, #3
 8000d5c:	e053      	b.n	8000e06 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d5e:	4b2d      	ldr	r3, [pc, #180]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000d60:	685b      	ldr	r3, [r3, #4]
 8000d62:	f003 020c 	and.w	r2, r3, #12
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	685b      	ldr	r3, [r3, #4]
 8000d6a:	009b      	lsls	r3, r3, #2
 8000d6c:	429a      	cmp	r2, r3
 8000d6e:	d1eb      	bne.n	8000d48 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8000d70:	4b27      	ldr	r3, [pc, #156]	; (8000e10 <HAL_RCC_ClockConfig+0x1c0>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	f003 0307 	and.w	r3, r3, #7
 8000d78:	683a      	ldr	r2, [r7, #0]
 8000d7a:	429a      	cmp	r2, r3
 8000d7c:	d210      	bcs.n	8000da0 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d7e:	4b24      	ldr	r3, [pc, #144]	; (8000e10 <HAL_RCC_ClockConfig+0x1c0>)
 8000d80:	681b      	ldr	r3, [r3, #0]
 8000d82:	f023 0207 	bic.w	r2, r3, #7
 8000d86:	4922      	ldr	r1, [pc, #136]	; (8000e10 <HAL_RCC_ClockConfig+0x1c0>)
 8000d88:	683b      	ldr	r3, [r7, #0]
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d8e:	4b20      	ldr	r3, [pc, #128]	; (8000e10 <HAL_RCC_ClockConfig+0x1c0>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	f003 0307 	and.w	r3, r3, #7
 8000d96:	683a      	ldr	r2, [r7, #0]
 8000d98:	429a      	cmp	r2, r3
 8000d9a:	d001      	beq.n	8000da0 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	e032      	b.n	8000e06 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	681b      	ldr	r3, [r3, #0]
 8000da4:	f003 0304 	and.w	r3, r3, #4
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d008      	beq.n	8000dbe <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000dac:	4b19      	ldr	r3, [pc, #100]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000dae:	685b      	ldr	r3, [r3, #4]
 8000db0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	4916      	ldr	r1, [pc, #88]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000dba:	4313      	orrs	r3, r2
 8000dbc:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	f003 0308 	and.w	r3, r3, #8
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d009      	beq.n	8000dde <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000dca:	4b12      	ldr	r3, [pc, #72]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000dd2:	687b      	ldr	r3, [r7, #4]
 8000dd4:	691b      	ldr	r3, [r3, #16]
 8000dd6:	00db      	lsls	r3, r3, #3
 8000dd8:	490e      	ldr	r1, [pc, #56]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000dda:	4313      	orrs	r3, r2
 8000ddc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8000dde:	f000 f821 	bl	8000e24 <HAL_RCC_GetSysClockFreq>
 8000de2:	4602      	mov	r2, r0
 8000de4:	4b0b      	ldr	r3, [pc, #44]	; (8000e14 <HAL_RCC_ClockConfig+0x1c4>)
 8000de6:	685b      	ldr	r3, [r3, #4]
 8000de8:	091b      	lsrs	r3, r3, #4
 8000dea:	f003 030f 	and.w	r3, r3, #15
 8000dee:	490a      	ldr	r1, [pc, #40]	; (8000e18 <HAL_RCC_ClockConfig+0x1c8>)
 8000df0:	5ccb      	ldrb	r3, [r1, r3]
 8000df2:	fa22 f303 	lsr.w	r3, r2, r3
 8000df6:	4a09      	ldr	r2, [pc, #36]	; (8000e1c <HAL_RCC_ClockConfig+0x1cc>)
 8000df8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8000dfa:	4b09      	ldr	r3, [pc, #36]	; (8000e20 <HAL_RCC_ClockConfig+0x1d0>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	4618      	mov	r0, r3
 8000e00:	f7ff f9c2 	bl	8000188 <HAL_InitTick>

  return HAL_OK;
 8000e04:	2300      	movs	r3, #0
}
 8000e06:	4618      	mov	r0, r3
 8000e08:	3710      	adds	r7, #16
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40022000 	.word	0x40022000
 8000e14:	40021000 	.word	0x40021000
 8000e18:	08001eb8 	.word	0x08001eb8
 8000e1c:	20000008 	.word	0x20000008
 8000e20:	20000000 	.word	0x20000000

08000e24 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8000e24:	b490      	push	{r4, r7}
 8000e26:	b08a      	sub	sp, #40	; 0x28
 8000e28:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000e2a:	4b2a      	ldr	r3, [pc, #168]	; (8000ed4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8000e2c:	1d3c      	adds	r4, r7, #4
 8000e2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e30:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000e34:	f240 2301 	movw	r3, #513	; 0x201
 8000e38:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8000e3a:	2300      	movs	r3, #0
 8000e3c:	61fb      	str	r3, [r7, #28]
 8000e3e:	2300      	movs	r3, #0
 8000e40:	61bb      	str	r3, [r7, #24]
 8000e42:	2300      	movs	r3, #0
 8000e44:	627b      	str	r3, [r7, #36]	; 0x24
 8000e46:	2300      	movs	r3, #0
 8000e48:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8000e4e:	4b22      	ldr	r3, [pc, #136]	; (8000ed8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e50:	685b      	ldr	r3, [r3, #4]
 8000e52:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8000e54:	69fb      	ldr	r3, [r7, #28]
 8000e56:	f003 030c 	and.w	r3, r3, #12
 8000e5a:	2b04      	cmp	r3, #4
 8000e5c:	d002      	beq.n	8000e64 <HAL_RCC_GetSysClockFreq+0x40>
 8000e5e:	2b08      	cmp	r3, #8
 8000e60:	d003      	beq.n	8000e6a <HAL_RCC_GetSysClockFreq+0x46>
 8000e62:	e02d      	b.n	8000ec0 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8000e64:	4b1d      	ldr	r3, [pc, #116]	; (8000edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8000e66:	623b      	str	r3, [r7, #32]
      break;
 8000e68:	e02d      	b.n	8000ec6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8000e6a:	69fb      	ldr	r3, [r7, #28]
 8000e6c:	0c9b      	lsrs	r3, r3, #18
 8000e6e:	f003 030f 	and.w	r3, r3, #15
 8000e72:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e76:	4413      	add	r3, r2
 8000e78:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8000e7c:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8000e7e:	69fb      	ldr	r3, [r7, #28]
 8000e80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d013      	beq.n	8000eb0 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8000e88:	4b13      	ldr	r3, [pc, #76]	; (8000ed8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8000e8a:	685b      	ldr	r3, [r3, #4]
 8000e8c:	0c5b      	lsrs	r3, r3, #17
 8000e8e:	f003 0301 	and.w	r3, r3, #1
 8000e92:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8000e96:	4413      	add	r3, r2
 8000e98:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8000e9c:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8000e9e:	697b      	ldr	r3, [r7, #20]
 8000ea0:	4a0e      	ldr	r2, [pc, #56]	; (8000edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8000ea2:	fb02 f203 	mul.w	r2, r2, r3
 8000ea6:	69bb      	ldr	r3, [r7, #24]
 8000ea8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000eac:	627b      	str	r3, [r7, #36]	; 0x24
 8000eae:	e004      	b.n	8000eba <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8000eb0:	697b      	ldr	r3, [r7, #20]
 8000eb2:	4a0b      	ldr	r2, [pc, #44]	; (8000ee0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8000eb4:	fb02 f303 	mul.w	r3, r2, r3
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8000eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ebc:	623b      	str	r3, [r7, #32]
      break;
 8000ebe:	e002      	b.n	8000ec6 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8000ec0:	4b06      	ldr	r3, [pc, #24]	; (8000edc <HAL_RCC_GetSysClockFreq+0xb8>)
 8000ec2:	623b      	str	r3, [r7, #32]
      break;
 8000ec4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8000ec6:	6a3b      	ldr	r3, [r7, #32]
}
 8000ec8:	4618      	mov	r0, r3
 8000eca:	3728      	adds	r7, #40	; 0x28
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bc90      	pop	{r4, r7}
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	08001e98 	.word	0x08001e98
 8000ed8:	40021000 	.word	0x40021000
 8000edc:	007a1200 	.word	0x007a1200
 8000ee0:	003d0900 	.word	0x003d0900

08000ee4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8000ee4:	b480      	push	{r7}
 8000ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8000ee8:	4b02      	ldr	r3, [pc, #8]	; (8000ef4 <HAL_RCC_GetHCLKFreq+0x10>)
 8000eea:	681b      	ldr	r3, [r3, #0]
}
 8000eec:	4618      	mov	r0, r3
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bc80      	pop	{r7}
 8000ef2:	4770      	bx	lr
 8000ef4:	20000008 	.word	0x20000008

08000ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000efc:	f7ff fff2 	bl	8000ee4 <HAL_RCC_GetHCLKFreq>
 8000f00:	4602      	mov	r2, r0
 8000f02:	4b05      	ldr	r3, [pc, #20]	; (8000f18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8000f04:	685b      	ldr	r3, [r3, #4]
 8000f06:	0a1b      	lsrs	r3, r3, #8
 8000f08:	f003 0307 	and.w	r3, r3, #7
 8000f0c:	4903      	ldr	r1, [pc, #12]	; (8000f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8000f0e:	5ccb      	ldrb	r3, [r1, r3]
 8000f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f14:	4618      	mov	r0, r3
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40021000 	.word	0x40021000
 8000f1c:	08001ec8 	.word	0x08001ec8

08000f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000f24:	f7ff ffde 	bl	8000ee4 <HAL_RCC_GetHCLKFreq>
 8000f28:	4602      	mov	r2, r0
 8000f2a:	4b05      	ldr	r3, [pc, #20]	; (8000f40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8000f2c:	685b      	ldr	r3, [r3, #4]
 8000f2e:	0adb      	lsrs	r3, r3, #11
 8000f30:	f003 0307 	and.w	r3, r3, #7
 8000f34:	4903      	ldr	r1, [pc, #12]	; (8000f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8000f36:	5ccb      	ldrb	r3, [r1, r3]
 8000f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	bd80      	pop	{r7, pc}
 8000f40:	40021000 	.word	0x40021000
 8000f44:	08001ec8 	.word	0x08001ec8

08000f48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8000f50:	4b0a      	ldr	r3, [pc, #40]	; (8000f7c <RCC_Delay+0x34>)
 8000f52:	681b      	ldr	r3, [r3, #0]
 8000f54:	4a0a      	ldr	r2, [pc, #40]	; (8000f80 <RCC_Delay+0x38>)
 8000f56:	fba2 2303 	umull	r2, r3, r2, r3
 8000f5a:	0a5b      	lsrs	r3, r3, #9
 8000f5c:	687a      	ldr	r2, [r7, #4]
 8000f5e:	fb02 f303 	mul.w	r3, r2, r3
 8000f62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8000f64:	bf00      	nop
  }
  while (Delay --);
 8000f66:	68fb      	ldr	r3, [r7, #12]
 8000f68:	1e5a      	subs	r2, r3, #1
 8000f6a:	60fa      	str	r2, [r7, #12]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d1f9      	bne.n	8000f64 <RCC_Delay+0x1c>
}
 8000f70:	bf00      	nop
 8000f72:	bf00      	nop
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bc80      	pop	{r7}
 8000f7a:	4770      	bx	lr
 8000f7c:	20000008 	.word	0x20000008
 8000f80:	10624dd3 	.word	0x10624dd3

08000f84 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d101      	bne.n	8000f96 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e03f      	b.n	8001016 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8000f9c:	b2db      	uxtb	r3, r3
 8000f9e:	2b00      	cmp	r3, #0
 8000fa0:	d106      	bne.n	8000fb0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8000faa:	6878      	ldr	r0, [r7, #4]
 8000fac:	f000 fa18 	bl	80013e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	2224      	movs	r2, #36	; 0x24
 8000fb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	68da      	ldr	r2, [r3, #12]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	681b      	ldr	r3, [r3, #0]
 8000fc2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000fc6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8000fc8:	6878      	ldr	r0, [r7, #4]
 8000fca:	f000 f829 	bl	8001020 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	681b      	ldr	r3, [r3, #0]
 8000fd2:	691a      	ldr	r2, [r3, #16]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8000fdc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	695a      	ldr	r2, [r3, #20]
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	681b      	ldr	r3, [r3, #0]
 8000fe8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8000fec:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	68da      	ldr	r2, [r3, #12]
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000ffc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2200      	movs	r2, #0
 8001002:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	2220      	movs	r2, #32
 8001008:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2220      	movs	r2, #32
 8001010:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001014:	2300      	movs	r3, #0
}
 8001016:	4618      	mov	r0, r3
 8001018:	3708      	adds	r7, #8
 800101a:	46bd      	mov	sp, r7
 800101c:	bd80      	pop	{r7, pc}
	...

08001020 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	681b      	ldr	r3, [r3, #0]
 800102c:	691b      	ldr	r3, [r3, #16]
 800102e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	68da      	ldr	r2, [r3, #12]
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	430a      	orrs	r2, r1
 800103c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689a      	ldr	r2, [r3, #8]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	691b      	ldr	r3, [r3, #16]
 8001046:	431a      	orrs	r2, r3
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	695b      	ldr	r3, [r3, #20]
 800104c:	4313      	orrs	r3, r2
 800104e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	681b      	ldr	r3, [r3, #0]
 8001054:	68db      	ldr	r3, [r3, #12]
 8001056:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800105a:	f023 030c 	bic.w	r3, r3, #12
 800105e:	687a      	ldr	r2, [r7, #4]
 8001060:	6812      	ldr	r2, [r2, #0]
 8001062:	68b9      	ldr	r1, [r7, #8]
 8001064:	430b      	orrs	r3, r1
 8001066:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	695b      	ldr	r3, [r3, #20]
 800106e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	699a      	ldr	r2, [r3, #24]
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	430a      	orrs	r2, r1
 800107c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a2c      	ldr	r2, [pc, #176]	; (8001134 <UART_SetConfig+0x114>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d103      	bne.n	8001090 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001088:	f7ff ff4a 	bl	8000f20 <HAL_RCC_GetPCLK2Freq>
 800108c:	60f8      	str	r0, [r7, #12]
 800108e:	e002      	b.n	8001096 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001090:	f7ff ff32 	bl	8000ef8 <HAL_RCC_GetPCLK1Freq>
 8001094:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001096:	68fa      	ldr	r2, [r7, #12]
 8001098:	4613      	mov	r3, r2
 800109a:	009b      	lsls	r3, r3, #2
 800109c:	4413      	add	r3, r2
 800109e:	009a      	lsls	r2, r3, #2
 80010a0:	441a      	add	r2, r3
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	685b      	ldr	r3, [r3, #4]
 80010a6:	009b      	lsls	r3, r3, #2
 80010a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80010ac:	4a22      	ldr	r2, [pc, #136]	; (8001138 <UART_SetConfig+0x118>)
 80010ae:	fba2 2303 	umull	r2, r3, r2, r3
 80010b2:	095b      	lsrs	r3, r3, #5
 80010b4:	0119      	lsls	r1, r3, #4
 80010b6:	68fa      	ldr	r2, [r7, #12]
 80010b8:	4613      	mov	r3, r2
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	4413      	add	r3, r2
 80010be:	009a      	lsls	r2, r3, #2
 80010c0:	441a      	add	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	685b      	ldr	r3, [r3, #4]
 80010c6:	009b      	lsls	r3, r3, #2
 80010c8:	fbb2 f2f3 	udiv	r2, r2, r3
 80010cc:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <UART_SetConfig+0x118>)
 80010ce:	fba3 0302 	umull	r0, r3, r3, r2
 80010d2:	095b      	lsrs	r3, r3, #5
 80010d4:	2064      	movs	r0, #100	; 0x64
 80010d6:	fb00 f303 	mul.w	r3, r0, r3
 80010da:	1ad3      	subs	r3, r2, r3
 80010dc:	011b      	lsls	r3, r3, #4
 80010de:	3332      	adds	r3, #50	; 0x32
 80010e0:	4a15      	ldr	r2, [pc, #84]	; (8001138 <UART_SetConfig+0x118>)
 80010e2:	fba2 2303 	umull	r2, r3, r2, r3
 80010e6:	095b      	lsrs	r3, r3, #5
 80010e8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80010ec:	4419      	add	r1, r3
 80010ee:	68fa      	ldr	r2, [r7, #12]
 80010f0:	4613      	mov	r3, r2
 80010f2:	009b      	lsls	r3, r3, #2
 80010f4:	4413      	add	r3, r2
 80010f6:	009a      	lsls	r2, r3, #2
 80010f8:	441a      	add	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	fbb2 f2f3 	udiv	r2, r2, r3
 8001104:	4b0c      	ldr	r3, [pc, #48]	; (8001138 <UART_SetConfig+0x118>)
 8001106:	fba3 0302 	umull	r0, r3, r3, r2
 800110a:	095b      	lsrs	r3, r3, #5
 800110c:	2064      	movs	r0, #100	; 0x64
 800110e:	fb00 f303 	mul.w	r3, r0, r3
 8001112:	1ad3      	subs	r3, r2, r3
 8001114:	011b      	lsls	r3, r3, #4
 8001116:	3332      	adds	r3, #50	; 0x32
 8001118:	4a07      	ldr	r2, [pc, #28]	; (8001138 <UART_SetConfig+0x118>)
 800111a:	fba2 2303 	umull	r2, r3, r2, r3
 800111e:	095b      	lsrs	r3, r3, #5
 8001120:	f003 020f 	and.w	r2, r3, #15
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	440a      	add	r2, r1
 800112a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800112c:	bf00      	nop
 800112e:	3710      	adds	r7, #16
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}
 8001134:	40013800 	.word	0x40013800
 8001138:	51eb851f 	.word	0x51eb851f

0800113c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001140:	f7ff f80c 	bl	800015c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001144:	f000 f824 	bl	8001190 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001148:	f000 f888 	bl	800125c <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800114c:	f000 f85c 	bl	8001208 <MX_USART1_UART_Init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	 button=HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9);
 8001150:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001154:	480b      	ldr	r0, [pc, #44]	; (8001184 <main+0x48>)
 8001156:	f7ff facb 	bl	80006f0 <HAL_GPIO_ReadPin>
 800115a:	4603      	mov	r3, r0
 800115c:	461a      	mov	r2, r3
 800115e:	4b0a      	ldr	r3, [pc, #40]	; (8001188 <main+0x4c>)
 8001160:	601a      	str	r2, [r3, #0]
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_8,button);
 8001162:	4b09      	ldr	r3, [pc, #36]	; (8001188 <main+0x4c>)
 8001164:	681b      	ldr	r3, [r3, #0]
 8001166:	b2db      	uxtb	r3, r3
 8001168:	461a      	mov	r2, r3
 800116a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800116e:	4805      	ldr	r0, [pc, #20]	; (8001184 <main+0x48>)
 8001170:	f7ff fad5 	bl	800071e <HAL_GPIO_WritePin>
	print ("button value:%d",button);
 8001174:	4b04      	ldr	r3, [pc, #16]	; (8001188 <main+0x4c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4619      	mov	r1, r3
 800117a:	4804      	ldr	r0, [pc, #16]	; (800118c <main+0x50>)
 800117c:	f000 f8c6 	bl	800130c <print>
	 button=HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_9);
 8001180:	e7e6      	b.n	8001150 <main+0x14>
 8001182:	bf00      	nop
 8001184:	40010800 	.word	0x40010800
 8001188:	2000008c 	.word	0x2000008c
 800118c:	08001ea8 	.word	0x08001ea8

08001190 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b090      	sub	sp, #64	; 0x40
 8001194:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001196:	f107 0318 	add.w	r3, r7, #24
 800119a:	2228      	movs	r2, #40	; 0x28
 800119c:	2100      	movs	r1, #0
 800119e:	4618      	mov	r0, r3
 80011a0:	f000 fa2c 	bl	80015fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	2200      	movs	r2, #0
 80011a8:	601a      	str	r2, [r3, #0]
 80011aa:	605a      	str	r2, [r3, #4]
 80011ac:	609a      	str	r2, [r3, #8]
 80011ae:	60da      	str	r2, [r3, #12]
 80011b0:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011b2:	2302      	movs	r3, #2
 80011b4:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011b6:	2301      	movs	r3, #1
 80011b8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011ba:	2310      	movs	r3, #16
 80011bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80011be:	2300      	movs	r3, #0
 80011c0:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011c2:	f107 0318 	add.w	r3, r7, #24
 80011c6:	4618      	mov	r0, r3
 80011c8:	f7ff fac2 	bl	8000750 <HAL_RCC_OscConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80011d2:	f000 f8cd 	bl	8001370 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011d6:	230f      	movs	r3, #15
 80011d8:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80011da:	2300      	movs	r3, #0
 80011dc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011de:	2300      	movs	r3, #0
 80011e0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011e2:	2300      	movs	r3, #0
 80011e4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011e6:	2300      	movs	r3, #0
 80011e8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80011ea:	1d3b      	adds	r3, r7, #4
 80011ec:	2100      	movs	r1, #0
 80011ee:	4618      	mov	r0, r3
 80011f0:	f7ff fd2e 	bl	8000c50 <HAL_RCC_ClockConfig>
 80011f4:	4603      	mov	r3, r0
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d001      	beq.n	80011fe <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80011fa:	f000 f8b9 	bl	8001370 <Error_Handler>
  }
}
 80011fe:	bf00      	nop
 8001200:	3740      	adds	r7, #64	; 0x40
 8001202:	46bd      	mov	sp, r7
 8001204:	bd80      	pop	{r7, pc}
	...

08001208 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001208:	b580      	push	{r7, lr}
 800120a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 800120c:	4b11      	ldr	r3, [pc, #68]	; (8001254 <MX_USART1_UART_Init+0x4c>)
 800120e:	4a12      	ldr	r2, [pc, #72]	; (8001258 <MX_USART1_UART_Init+0x50>)
 8001210:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001212:	4b10      	ldr	r3, [pc, #64]	; (8001254 <MX_USART1_UART_Init+0x4c>)
 8001214:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001218:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800121a:	4b0e      	ldr	r3, [pc, #56]	; (8001254 <MX_USART1_UART_Init+0x4c>)
 800121c:	2200      	movs	r2, #0
 800121e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001220:	4b0c      	ldr	r3, [pc, #48]	; (8001254 <MX_USART1_UART_Init+0x4c>)
 8001222:	2200      	movs	r2, #0
 8001224:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001226:	4b0b      	ldr	r3, [pc, #44]	; (8001254 <MX_USART1_UART_Init+0x4c>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800122c:	4b09      	ldr	r3, [pc, #36]	; (8001254 <MX_USART1_UART_Init+0x4c>)
 800122e:	220c      	movs	r2, #12
 8001230:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001232:	4b08      	ldr	r3, [pc, #32]	; (8001254 <MX_USART1_UART_Init+0x4c>)
 8001234:	2200      	movs	r2, #0
 8001236:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001238:	4b06      	ldr	r3, [pc, #24]	; (8001254 <MX_USART1_UART_Init+0x4c>)
 800123a:	2200      	movs	r2, #0
 800123c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800123e:	4805      	ldr	r0, [pc, #20]	; (8001254 <MX_USART1_UART_Init+0x4c>)
 8001240:	f7ff fea0 	bl	8000f84 <HAL_UART_Init>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800124a:	f000 f891 	bl	8001370 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	200000a0 	.word	0x200000a0
 8001258:	40013800 	.word	0x40013800

0800125c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800125c:	b580      	push	{r7, lr}
 800125e:	b088      	sub	sp, #32
 8001260:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001262:	f107 0310 	add.w	r3, r7, #16
 8001266:	2200      	movs	r2, #0
 8001268:	601a      	str	r2, [r3, #0]
 800126a:	605a      	str	r2, [r3, #4]
 800126c:	609a      	str	r2, [r3, #8]
 800126e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001270:	4b24      	ldr	r3, [pc, #144]	; (8001304 <MX_GPIO_Init+0xa8>)
 8001272:	699b      	ldr	r3, [r3, #24]
 8001274:	4a23      	ldr	r2, [pc, #140]	; (8001304 <MX_GPIO_Init+0xa8>)
 8001276:	f043 0320 	orr.w	r3, r3, #32
 800127a:	6193      	str	r3, [r2, #24]
 800127c:	4b21      	ldr	r3, [pc, #132]	; (8001304 <MX_GPIO_Init+0xa8>)
 800127e:	699b      	ldr	r3, [r3, #24]
 8001280:	f003 0320 	and.w	r3, r3, #32
 8001284:	60fb      	str	r3, [r7, #12]
 8001286:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001288:	4b1e      	ldr	r3, [pc, #120]	; (8001304 <MX_GPIO_Init+0xa8>)
 800128a:	699b      	ldr	r3, [r3, #24]
 800128c:	4a1d      	ldr	r2, [pc, #116]	; (8001304 <MX_GPIO_Init+0xa8>)
 800128e:	f043 0304 	orr.w	r3, r3, #4
 8001292:	6193      	str	r3, [r2, #24]
 8001294:	4b1b      	ldr	r3, [pc, #108]	; (8001304 <MX_GPIO_Init+0xa8>)
 8001296:	699b      	ldr	r3, [r3, #24]
 8001298:	f003 0304 	and.w	r3, r3, #4
 800129c:	60bb      	str	r3, [r7, #8]
 800129e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012a0:	4b18      	ldr	r3, [pc, #96]	; (8001304 <MX_GPIO_Init+0xa8>)
 80012a2:	699b      	ldr	r3, [r3, #24]
 80012a4:	4a17      	ldr	r2, [pc, #92]	; (8001304 <MX_GPIO_Init+0xa8>)
 80012a6:	f043 0308 	orr.w	r3, r3, #8
 80012aa:	6193      	str	r3, [r2, #24]
 80012ac:	4b15      	ldr	r3, [pc, #84]	; (8001304 <MX_GPIO_Init+0xa8>)
 80012ae:	699b      	ldr	r3, [r3, #24]
 80012b0:	f003 0308 	and.w	r3, r3, #8
 80012b4:	607b      	str	r3, [r7, #4]
 80012b6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80012b8:	2200      	movs	r2, #0
 80012ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012be:	4812      	ldr	r0, [pc, #72]	; (8001308 <MX_GPIO_Init+0xac>)
 80012c0:	f7ff fa2d 	bl	800071e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 80012c4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80012c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ca:	2301      	movs	r3, #1
 80012cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d2:	2302      	movs	r3, #2
 80012d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0310 	add.w	r3, r7, #16
 80012da:	4619      	mov	r1, r3
 80012dc:	480a      	ldr	r0, [pc, #40]	; (8001308 <MX_GPIO_Init+0xac>)
 80012de:	f7ff f883 	bl	80003e8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 80012e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012e8:	2300      	movs	r3, #0
 80012ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f0:	f107 0310 	add.w	r3, r7, #16
 80012f4:	4619      	mov	r1, r3
 80012f6:	4804      	ldr	r0, [pc, #16]	; (8001308 <MX_GPIO_Init+0xac>)
 80012f8:	f7ff f876 	bl	80003e8 <HAL_GPIO_Init>

}
 80012fc:	bf00      	nop
 80012fe:	3720      	adds	r7, #32
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}
 8001304:	40021000 	.word	0x40021000
 8001308:	40010800 	.word	0x40010800

0800130c <print>:

/* USER CODE BEGIN 4 */
void print(char *msg,...){
 800130c:	b40f      	push	{r0, r1, r2, r3}
 800130e:	b580      	push	{r7, lr}
 8001310:	b096      	sub	sp, #88	; 0x58
 8001312:	af00      	add	r7, sp, #0
  char buff[80];
  va_list args;
  va_start(args,msg);
 8001314:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8001318:	603b      	str	r3, [r7, #0]
  vsprintf(buff,msg,args);
 800131a:	1d3b      	adds	r3, r7, #4
 800131c:	683a      	ldr	r2, [r7, #0]
 800131e:	6e39      	ldr	r1, [r7, #96]	; 0x60
 8001320:	4618      	mov	r0, r3
 8001322:	f000 f989 	bl	8001638 <vsiprintf>
  //while(CDC_Transmit_FS(buff, strlen(buff)));
	for (int i =0 ; i < strlen(buff); i++){
 8001326:	2300      	movs	r3, #0
 8001328:	657b      	str	r3, [r7, #84]	; 0x54
 800132a:	e00f      	b.n	800134c <print+0x40>
		//HAL_UART_Transmit(&huart1, buff[i], 1, 100);
		USART1->DR =buff[i];
 800132c:	1d3a      	adds	r2, r7, #4
 800132e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001330:	4413      	add	r3, r2
 8001332:	781a      	ldrb	r2, [r3, #0]
 8001334:	4b0d      	ldr	r3, [pc, #52]	; (800136c <print+0x60>)
 8001336:	605a      	str	r2, [r3, #4]
		while(!(USART1->SR & USART_SR_TXE));
 8001338:	bf00      	nop
 800133a:	4b0c      	ldr	r3, [pc, #48]	; (800136c <print+0x60>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001342:	2b00      	cmp	r3, #0
 8001344:	d0f9      	beq.n	800133a <print+0x2e>
	for (int i =0 ; i < strlen(buff); i++){
 8001346:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001348:	3301      	adds	r3, #1
 800134a:	657b      	str	r3, [r7, #84]	; 0x54
 800134c:	1d3b      	adds	r3, r7, #4
 800134e:	4618      	mov	r0, r3
 8001350:	f7fe fefc 	bl	800014c <strlen>
 8001354:	4602      	mov	r2, r0
 8001356:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001358:	429a      	cmp	r2, r3
 800135a:	d8e7      	bhi.n	800132c <print+0x20>
	}
}
 800135c:	bf00      	nop
 800135e:	bf00      	nop
 8001360:	3758      	adds	r7, #88	; 0x58
 8001362:	46bd      	mov	sp, r7
 8001364:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001368:	b004      	add	sp, #16
 800136a:	4770      	bx	lr
 800136c:	40013800 	.word	0x40013800

08001370 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001370:	b480      	push	{r7}
 8001372:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001374:	b672      	cpsid	i
}
 8001376:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001378:	e7fe      	b.n	8001378 <Error_Handler+0x8>
	...

0800137c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001382:	4b15      	ldr	r3, [pc, #84]	; (80013d8 <HAL_MspInit+0x5c>)
 8001384:	699b      	ldr	r3, [r3, #24]
 8001386:	4a14      	ldr	r2, [pc, #80]	; (80013d8 <HAL_MspInit+0x5c>)
 8001388:	f043 0301 	orr.w	r3, r3, #1
 800138c:	6193      	str	r3, [r2, #24]
 800138e:	4b12      	ldr	r3, [pc, #72]	; (80013d8 <HAL_MspInit+0x5c>)
 8001390:	699b      	ldr	r3, [r3, #24]
 8001392:	f003 0301 	and.w	r3, r3, #1
 8001396:	60bb      	str	r3, [r7, #8]
 8001398:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800139a:	4b0f      	ldr	r3, [pc, #60]	; (80013d8 <HAL_MspInit+0x5c>)
 800139c:	69db      	ldr	r3, [r3, #28]
 800139e:	4a0e      	ldr	r2, [pc, #56]	; (80013d8 <HAL_MspInit+0x5c>)
 80013a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013a4:	61d3      	str	r3, [r2, #28]
 80013a6:	4b0c      	ldr	r3, [pc, #48]	; (80013d8 <HAL_MspInit+0x5c>)
 80013a8:	69db      	ldr	r3, [r3, #28]
 80013aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ae:	607b      	str	r3, [r7, #4]
 80013b0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80013b2:	4b0a      	ldr	r3, [pc, #40]	; (80013dc <HAL_MspInit+0x60>)
 80013b4:	685b      	ldr	r3, [r3, #4]
 80013b6:	60fb      	str	r3, [r7, #12]
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80013be:	60fb      	str	r3, [r7, #12]
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80013c6:	60fb      	str	r3, [r7, #12]
 80013c8:	4a04      	ldr	r2, [pc, #16]	; (80013dc <HAL_MspInit+0x60>)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80013ce:	bf00      	nop
 80013d0:	3714      	adds	r7, #20
 80013d2:	46bd      	mov	sp, r7
 80013d4:	bc80      	pop	{r7}
 80013d6:	4770      	bx	lr
 80013d8:	40021000 	.word	0x40021000
 80013dc:	40010000 	.word	0x40010000

080013e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b08a      	sub	sp, #40	; 0x28
 80013e4:	af00      	add	r7, sp, #0
 80013e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013e8:	f107 0314 	add.w	r3, r7, #20
 80013ec:	2200      	movs	r2, #0
 80013ee:	601a      	str	r2, [r3, #0]
 80013f0:	605a      	str	r2, [r3, #4]
 80013f2:	609a      	str	r2, [r3, #8]
 80013f4:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	4a22      	ldr	r2, [pc, #136]	; (8001484 <HAL_UART_MspInit+0xa4>)
 80013fc:	4293      	cmp	r3, r2
 80013fe:	d13d      	bne.n	800147c <HAL_UART_MspInit+0x9c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001400:	4b21      	ldr	r3, [pc, #132]	; (8001488 <HAL_UART_MspInit+0xa8>)
 8001402:	699b      	ldr	r3, [r3, #24]
 8001404:	4a20      	ldr	r2, [pc, #128]	; (8001488 <HAL_UART_MspInit+0xa8>)
 8001406:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800140a:	6193      	str	r3, [r2, #24]
 800140c:	4b1e      	ldr	r3, [pc, #120]	; (8001488 <HAL_UART_MspInit+0xa8>)
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001414:	613b      	str	r3, [r7, #16]
 8001416:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001418:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <HAL_UART_MspInit+0xa8>)
 800141a:	699b      	ldr	r3, [r3, #24]
 800141c:	4a1a      	ldr	r2, [pc, #104]	; (8001488 <HAL_UART_MspInit+0xa8>)
 800141e:	f043 0308 	orr.w	r3, r3, #8
 8001422:	6193      	str	r3, [r2, #24]
 8001424:	4b18      	ldr	r3, [pc, #96]	; (8001488 <HAL_UART_MspInit+0xa8>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	f003 0308 	and.w	r3, r3, #8
 800142c:	60fb      	str	r3, [r7, #12]
 800142e:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001430:	2340      	movs	r3, #64	; 0x40
 8001432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001434:	2302      	movs	r3, #2
 8001436:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001438:	2303      	movs	r3, #3
 800143a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800143c:	f107 0314 	add.w	r3, r7, #20
 8001440:	4619      	mov	r1, r3
 8001442:	4812      	ldr	r0, [pc, #72]	; (800148c <HAL_UART_MspInit+0xac>)
 8001444:	f7fe ffd0 	bl	80003e8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001448:	2380      	movs	r3, #128	; 0x80
 800144a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144c:	2300      	movs	r3, #0
 800144e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001450:	2300      	movs	r3, #0
 8001452:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001454:	f107 0314 	add.w	r3, r7, #20
 8001458:	4619      	mov	r1, r3
 800145a:	480c      	ldr	r0, [pc, #48]	; (800148c <HAL_UART_MspInit+0xac>)
 800145c:	f7fe ffc4 	bl	80003e8 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8001460:	4b0b      	ldr	r3, [pc, #44]	; (8001490 <HAL_UART_MspInit+0xb0>)
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	627b      	str	r3, [r7, #36]	; 0x24
 8001466:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001468:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800146c:	627b      	str	r3, [r7, #36]	; 0x24
 800146e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001470:	f043 0304 	orr.w	r3, r3, #4
 8001474:	627b      	str	r3, [r7, #36]	; 0x24
 8001476:	4a06      	ldr	r2, [pc, #24]	; (8001490 <HAL_UART_MspInit+0xb0>)
 8001478:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800147a:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800147c:	bf00      	nop
 800147e:	3728      	adds	r7, #40	; 0x28
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}
 8001484:	40013800 	.word	0x40013800
 8001488:	40021000 	.word	0x40021000
 800148c:	40010c00 	.word	0x40010c00
 8001490:	40010000 	.word	0x40010000

08001494 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001494:	b480      	push	{r7}
 8001496:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001498:	e7fe      	b.n	8001498 <NMI_Handler+0x4>

0800149a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800149a:	b480      	push	{r7}
 800149c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800149e:	e7fe      	b.n	800149e <HardFault_Handler+0x4>

080014a0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014a0:	b480      	push	{r7}
 80014a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014a4:	e7fe      	b.n	80014a4 <MemManage_Handler+0x4>

080014a6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014a6:	b480      	push	{r7}
 80014a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014aa:	e7fe      	b.n	80014aa <BusFault_Handler+0x4>

080014ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014b0:	e7fe      	b.n	80014b0 <UsageFault_Handler+0x4>

080014b2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014b2:	b480      	push	{r7}
 80014b4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014b6:	bf00      	nop
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bc80      	pop	{r7}
 80014bc:	4770      	bx	lr

080014be <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014be:	b480      	push	{r7}
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014c2:	bf00      	nop
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bc80      	pop	{r7}
 80014c8:	4770      	bx	lr

080014ca <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ca:	b480      	push	{r7}
 80014cc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ce:	bf00      	nop
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bc80      	pop	{r7}
 80014d4:	4770      	bx	lr

080014d6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014d6:	b580      	push	{r7, lr}
 80014d8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014da:	f7fe fe85 	bl	80001e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80014de:	bf00      	nop
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b086      	sub	sp, #24
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80014ec:	4a14      	ldr	r2, [pc, #80]	; (8001540 <_sbrk+0x5c>)
 80014ee:	4b15      	ldr	r3, [pc, #84]	; (8001544 <_sbrk+0x60>)
 80014f0:	1ad3      	subs	r3, r2, r3
 80014f2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80014f4:	697b      	ldr	r3, [r7, #20]
 80014f6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80014f8:	4b13      	ldr	r3, [pc, #76]	; (8001548 <_sbrk+0x64>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	2b00      	cmp	r3, #0
 80014fe:	d102      	bne.n	8001506 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001500:	4b11      	ldr	r3, [pc, #68]	; (8001548 <_sbrk+0x64>)
 8001502:	4a12      	ldr	r2, [pc, #72]	; (800154c <_sbrk+0x68>)
 8001504:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001506:	4b10      	ldr	r3, [pc, #64]	; (8001548 <_sbrk+0x64>)
 8001508:	681a      	ldr	r2, [r3, #0]
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	4413      	add	r3, r2
 800150e:	693a      	ldr	r2, [r7, #16]
 8001510:	429a      	cmp	r2, r3
 8001512:	d207      	bcs.n	8001524 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001514:	f000 f848 	bl	80015a8 <__errno>
 8001518:	4603      	mov	r3, r0
 800151a:	220c      	movs	r2, #12
 800151c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800151e:	f04f 33ff 	mov.w	r3, #4294967295
 8001522:	e009      	b.n	8001538 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001524:	4b08      	ldr	r3, [pc, #32]	; (8001548 <_sbrk+0x64>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800152a:	4b07      	ldr	r3, [pc, #28]	; (8001548 <_sbrk+0x64>)
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	4413      	add	r3, r2
 8001532:	4a05      	ldr	r2, [pc, #20]	; (8001548 <_sbrk+0x64>)
 8001534:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001536:	68fb      	ldr	r3, [r7, #12]
}
 8001538:	4618      	mov	r0, r3
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	20005000 	.word	0x20005000
 8001544:	00000400 	.word	0x00000400
 8001548:	20000090 	.word	0x20000090
 800154c:	200000f8 	.word	0x200000f8

08001550 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001550:	b480      	push	{r7}
 8001552:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001554:	bf00      	nop
 8001556:	46bd      	mov	sp, r7
 8001558:	bc80      	pop	{r7}
 800155a:	4770      	bx	lr

0800155c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800155c:	480c      	ldr	r0, [pc, #48]	; (8001590 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800155e:	490d      	ldr	r1, [pc, #52]	; (8001594 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001560:	4a0d      	ldr	r2, [pc, #52]	; (8001598 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001562:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001564:	e002      	b.n	800156c <LoopCopyDataInit>

08001566 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001566:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001568:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800156a:	3304      	adds	r3, #4

0800156c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800156c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800156e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001570:	d3f9      	bcc.n	8001566 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001572:	4a0a      	ldr	r2, [pc, #40]	; (800159c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001574:	4c0a      	ldr	r4, [pc, #40]	; (80015a0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001576:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001578:	e001      	b.n	800157e <LoopFillZerobss>

0800157a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800157a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800157c:	3204      	adds	r2, #4

0800157e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800157e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001580:	d3fb      	bcc.n	800157a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001582:	f7ff ffe5 	bl	8001550 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001586:	f000 f815 	bl	80015b4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800158a:	f7ff fdd7 	bl	800113c <main>
  bx lr
 800158e:	4770      	bx	lr
  ldr r0, =_sdata
 8001590:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001594:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001598:	08001f0c 	.word	0x08001f0c
  ldr r2, =_sbss
 800159c:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80015a0:	200000f4 	.word	0x200000f4

080015a4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80015a4:	e7fe      	b.n	80015a4 <ADC1_2_IRQHandler>
	...

080015a8 <__errno>:
 80015a8:	4b01      	ldr	r3, [pc, #4]	; (80015b0 <__errno+0x8>)
 80015aa:	6818      	ldr	r0, [r3, #0]
 80015ac:	4770      	bx	lr
 80015ae:	bf00      	nop
 80015b0:	2000000c 	.word	0x2000000c

080015b4 <__libc_init_array>:
 80015b4:	b570      	push	{r4, r5, r6, lr}
 80015b6:	2600      	movs	r6, #0
 80015b8:	4d0c      	ldr	r5, [pc, #48]	; (80015ec <__libc_init_array+0x38>)
 80015ba:	4c0d      	ldr	r4, [pc, #52]	; (80015f0 <__libc_init_array+0x3c>)
 80015bc:	1b64      	subs	r4, r4, r5
 80015be:	10a4      	asrs	r4, r4, #2
 80015c0:	42a6      	cmp	r6, r4
 80015c2:	d109      	bne.n	80015d8 <__libc_init_array+0x24>
 80015c4:	f000 fc5c 	bl	8001e80 <_init>
 80015c8:	2600      	movs	r6, #0
 80015ca:	4d0a      	ldr	r5, [pc, #40]	; (80015f4 <__libc_init_array+0x40>)
 80015cc:	4c0a      	ldr	r4, [pc, #40]	; (80015f8 <__libc_init_array+0x44>)
 80015ce:	1b64      	subs	r4, r4, r5
 80015d0:	10a4      	asrs	r4, r4, #2
 80015d2:	42a6      	cmp	r6, r4
 80015d4:	d105      	bne.n	80015e2 <__libc_init_array+0x2e>
 80015d6:	bd70      	pop	{r4, r5, r6, pc}
 80015d8:	f855 3b04 	ldr.w	r3, [r5], #4
 80015dc:	4798      	blx	r3
 80015de:	3601      	adds	r6, #1
 80015e0:	e7ee      	b.n	80015c0 <__libc_init_array+0xc>
 80015e2:	f855 3b04 	ldr.w	r3, [r5], #4
 80015e6:	4798      	blx	r3
 80015e8:	3601      	adds	r6, #1
 80015ea:	e7f2      	b.n	80015d2 <__libc_init_array+0x1e>
 80015ec:	08001f04 	.word	0x08001f04
 80015f0:	08001f04 	.word	0x08001f04
 80015f4:	08001f04 	.word	0x08001f04
 80015f8:	08001f08 	.word	0x08001f08

080015fc <memset>:
 80015fc:	4603      	mov	r3, r0
 80015fe:	4402      	add	r2, r0
 8001600:	4293      	cmp	r3, r2
 8001602:	d100      	bne.n	8001606 <memset+0xa>
 8001604:	4770      	bx	lr
 8001606:	f803 1b01 	strb.w	r1, [r3], #1
 800160a:	e7f9      	b.n	8001600 <memset+0x4>

0800160c <_vsiprintf_r>:
 800160c:	b500      	push	{lr}
 800160e:	b09b      	sub	sp, #108	; 0x6c
 8001610:	9100      	str	r1, [sp, #0]
 8001612:	9104      	str	r1, [sp, #16]
 8001614:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001618:	9105      	str	r1, [sp, #20]
 800161a:	9102      	str	r1, [sp, #8]
 800161c:	4905      	ldr	r1, [pc, #20]	; (8001634 <_vsiprintf_r+0x28>)
 800161e:	9103      	str	r1, [sp, #12]
 8001620:	4669      	mov	r1, sp
 8001622:	f000 f86f 	bl	8001704 <_svfiprintf_r>
 8001626:	2200      	movs	r2, #0
 8001628:	9b00      	ldr	r3, [sp, #0]
 800162a:	701a      	strb	r2, [r3, #0]
 800162c:	b01b      	add	sp, #108	; 0x6c
 800162e:	f85d fb04 	ldr.w	pc, [sp], #4
 8001632:	bf00      	nop
 8001634:	ffff0208 	.word	0xffff0208

08001638 <vsiprintf>:
 8001638:	4613      	mov	r3, r2
 800163a:	460a      	mov	r2, r1
 800163c:	4601      	mov	r1, r0
 800163e:	4802      	ldr	r0, [pc, #8]	; (8001648 <vsiprintf+0x10>)
 8001640:	6800      	ldr	r0, [r0, #0]
 8001642:	f7ff bfe3 	b.w	800160c <_vsiprintf_r>
 8001646:	bf00      	nop
 8001648:	2000000c 	.word	0x2000000c

0800164c <__ssputs_r>:
 800164c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001650:	688e      	ldr	r6, [r1, #8]
 8001652:	4682      	mov	sl, r0
 8001654:	429e      	cmp	r6, r3
 8001656:	460c      	mov	r4, r1
 8001658:	4690      	mov	r8, r2
 800165a:	461f      	mov	r7, r3
 800165c:	d838      	bhi.n	80016d0 <__ssputs_r+0x84>
 800165e:	898a      	ldrh	r2, [r1, #12]
 8001660:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001664:	d032      	beq.n	80016cc <__ssputs_r+0x80>
 8001666:	6825      	ldr	r5, [r4, #0]
 8001668:	6909      	ldr	r1, [r1, #16]
 800166a:	3301      	adds	r3, #1
 800166c:	eba5 0901 	sub.w	r9, r5, r1
 8001670:	6965      	ldr	r5, [r4, #20]
 8001672:	444b      	add	r3, r9
 8001674:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001678:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800167c:	106d      	asrs	r5, r5, #1
 800167e:	429d      	cmp	r5, r3
 8001680:	bf38      	it	cc
 8001682:	461d      	movcc	r5, r3
 8001684:	0553      	lsls	r3, r2, #21
 8001686:	d531      	bpl.n	80016ec <__ssputs_r+0xa0>
 8001688:	4629      	mov	r1, r5
 800168a:	f000 fb53 	bl	8001d34 <_malloc_r>
 800168e:	4606      	mov	r6, r0
 8001690:	b950      	cbnz	r0, 80016a8 <__ssputs_r+0x5c>
 8001692:	230c      	movs	r3, #12
 8001694:	f04f 30ff 	mov.w	r0, #4294967295
 8001698:	f8ca 3000 	str.w	r3, [sl]
 800169c:	89a3      	ldrh	r3, [r4, #12]
 800169e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80016a2:	81a3      	strh	r3, [r4, #12]
 80016a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80016a8:	464a      	mov	r2, r9
 80016aa:	6921      	ldr	r1, [r4, #16]
 80016ac:	f000 face 	bl	8001c4c <memcpy>
 80016b0:	89a3      	ldrh	r3, [r4, #12]
 80016b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80016b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80016ba:	81a3      	strh	r3, [r4, #12]
 80016bc:	6126      	str	r6, [r4, #16]
 80016be:	444e      	add	r6, r9
 80016c0:	6026      	str	r6, [r4, #0]
 80016c2:	463e      	mov	r6, r7
 80016c4:	6165      	str	r5, [r4, #20]
 80016c6:	eba5 0509 	sub.w	r5, r5, r9
 80016ca:	60a5      	str	r5, [r4, #8]
 80016cc:	42be      	cmp	r6, r7
 80016ce:	d900      	bls.n	80016d2 <__ssputs_r+0x86>
 80016d0:	463e      	mov	r6, r7
 80016d2:	4632      	mov	r2, r6
 80016d4:	4641      	mov	r1, r8
 80016d6:	6820      	ldr	r0, [r4, #0]
 80016d8:	f000 fac6 	bl	8001c68 <memmove>
 80016dc:	68a3      	ldr	r3, [r4, #8]
 80016de:	6822      	ldr	r2, [r4, #0]
 80016e0:	1b9b      	subs	r3, r3, r6
 80016e2:	4432      	add	r2, r6
 80016e4:	2000      	movs	r0, #0
 80016e6:	60a3      	str	r3, [r4, #8]
 80016e8:	6022      	str	r2, [r4, #0]
 80016ea:	e7db      	b.n	80016a4 <__ssputs_r+0x58>
 80016ec:	462a      	mov	r2, r5
 80016ee:	f000 fb7b 	bl	8001de8 <_realloc_r>
 80016f2:	4606      	mov	r6, r0
 80016f4:	2800      	cmp	r0, #0
 80016f6:	d1e1      	bne.n	80016bc <__ssputs_r+0x70>
 80016f8:	4650      	mov	r0, sl
 80016fa:	6921      	ldr	r1, [r4, #16]
 80016fc:	f000 face 	bl	8001c9c <_free_r>
 8001700:	e7c7      	b.n	8001692 <__ssputs_r+0x46>
	...

08001704 <_svfiprintf_r>:
 8001704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001708:	4698      	mov	r8, r3
 800170a:	898b      	ldrh	r3, [r1, #12]
 800170c:	4607      	mov	r7, r0
 800170e:	061b      	lsls	r3, r3, #24
 8001710:	460d      	mov	r5, r1
 8001712:	4614      	mov	r4, r2
 8001714:	b09d      	sub	sp, #116	; 0x74
 8001716:	d50e      	bpl.n	8001736 <_svfiprintf_r+0x32>
 8001718:	690b      	ldr	r3, [r1, #16]
 800171a:	b963      	cbnz	r3, 8001736 <_svfiprintf_r+0x32>
 800171c:	2140      	movs	r1, #64	; 0x40
 800171e:	f000 fb09 	bl	8001d34 <_malloc_r>
 8001722:	6028      	str	r0, [r5, #0]
 8001724:	6128      	str	r0, [r5, #16]
 8001726:	b920      	cbnz	r0, 8001732 <_svfiprintf_r+0x2e>
 8001728:	230c      	movs	r3, #12
 800172a:	603b      	str	r3, [r7, #0]
 800172c:	f04f 30ff 	mov.w	r0, #4294967295
 8001730:	e0d1      	b.n	80018d6 <_svfiprintf_r+0x1d2>
 8001732:	2340      	movs	r3, #64	; 0x40
 8001734:	616b      	str	r3, [r5, #20]
 8001736:	2300      	movs	r3, #0
 8001738:	9309      	str	r3, [sp, #36]	; 0x24
 800173a:	2320      	movs	r3, #32
 800173c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8001740:	2330      	movs	r3, #48	; 0x30
 8001742:	f04f 0901 	mov.w	r9, #1
 8001746:	f8cd 800c 	str.w	r8, [sp, #12]
 800174a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 80018f0 <_svfiprintf_r+0x1ec>
 800174e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001752:	4623      	mov	r3, r4
 8001754:	469a      	mov	sl, r3
 8001756:	f813 2b01 	ldrb.w	r2, [r3], #1
 800175a:	b10a      	cbz	r2, 8001760 <_svfiprintf_r+0x5c>
 800175c:	2a25      	cmp	r2, #37	; 0x25
 800175e:	d1f9      	bne.n	8001754 <_svfiprintf_r+0x50>
 8001760:	ebba 0b04 	subs.w	fp, sl, r4
 8001764:	d00b      	beq.n	800177e <_svfiprintf_r+0x7a>
 8001766:	465b      	mov	r3, fp
 8001768:	4622      	mov	r2, r4
 800176a:	4629      	mov	r1, r5
 800176c:	4638      	mov	r0, r7
 800176e:	f7ff ff6d 	bl	800164c <__ssputs_r>
 8001772:	3001      	adds	r0, #1
 8001774:	f000 80aa 	beq.w	80018cc <_svfiprintf_r+0x1c8>
 8001778:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800177a:	445a      	add	r2, fp
 800177c:	9209      	str	r2, [sp, #36]	; 0x24
 800177e:	f89a 3000 	ldrb.w	r3, [sl]
 8001782:	2b00      	cmp	r3, #0
 8001784:	f000 80a2 	beq.w	80018cc <_svfiprintf_r+0x1c8>
 8001788:	2300      	movs	r3, #0
 800178a:	f04f 32ff 	mov.w	r2, #4294967295
 800178e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8001792:	f10a 0a01 	add.w	sl, sl, #1
 8001796:	9304      	str	r3, [sp, #16]
 8001798:	9307      	str	r3, [sp, #28]
 800179a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800179e:	931a      	str	r3, [sp, #104]	; 0x68
 80017a0:	4654      	mov	r4, sl
 80017a2:	2205      	movs	r2, #5
 80017a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80017a8:	4851      	ldr	r0, [pc, #324]	; (80018f0 <_svfiprintf_r+0x1ec>)
 80017aa:	f000 fa41 	bl	8001c30 <memchr>
 80017ae:	9a04      	ldr	r2, [sp, #16]
 80017b0:	b9d8      	cbnz	r0, 80017ea <_svfiprintf_r+0xe6>
 80017b2:	06d0      	lsls	r0, r2, #27
 80017b4:	bf44      	itt	mi
 80017b6:	2320      	movmi	r3, #32
 80017b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80017bc:	0711      	lsls	r1, r2, #28
 80017be:	bf44      	itt	mi
 80017c0:	232b      	movmi	r3, #43	; 0x2b
 80017c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80017c6:	f89a 3000 	ldrb.w	r3, [sl]
 80017ca:	2b2a      	cmp	r3, #42	; 0x2a
 80017cc:	d015      	beq.n	80017fa <_svfiprintf_r+0xf6>
 80017ce:	4654      	mov	r4, sl
 80017d0:	2000      	movs	r0, #0
 80017d2:	f04f 0c0a 	mov.w	ip, #10
 80017d6:	9a07      	ldr	r2, [sp, #28]
 80017d8:	4621      	mov	r1, r4
 80017da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80017de:	3b30      	subs	r3, #48	; 0x30
 80017e0:	2b09      	cmp	r3, #9
 80017e2:	d94e      	bls.n	8001882 <_svfiprintf_r+0x17e>
 80017e4:	b1b0      	cbz	r0, 8001814 <_svfiprintf_r+0x110>
 80017e6:	9207      	str	r2, [sp, #28]
 80017e8:	e014      	b.n	8001814 <_svfiprintf_r+0x110>
 80017ea:	eba0 0308 	sub.w	r3, r0, r8
 80017ee:	fa09 f303 	lsl.w	r3, r9, r3
 80017f2:	4313      	orrs	r3, r2
 80017f4:	46a2      	mov	sl, r4
 80017f6:	9304      	str	r3, [sp, #16]
 80017f8:	e7d2      	b.n	80017a0 <_svfiprintf_r+0x9c>
 80017fa:	9b03      	ldr	r3, [sp, #12]
 80017fc:	1d19      	adds	r1, r3, #4
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	9103      	str	r1, [sp, #12]
 8001802:	2b00      	cmp	r3, #0
 8001804:	bfbb      	ittet	lt
 8001806:	425b      	neglt	r3, r3
 8001808:	f042 0202 	orrlt.w	r2, r2, #2
 800180c:	9307      	strge	r3, [sp, #28]
 800180e:	9307      	strlt	r3, [sp, #28]
 8001810:	bfb8      	it	lt
 8001812:	9204      	strlt	r2, [sp, #16]
 8001814:	7823      	ldrb	r3, [r4, #0]
 8001816:	2b2e      	cmp	r3, #46	; 0x2e
 8001818:	d10c      	bne.n	8001834 <_svfiprintf_r+0x130>
 800181a:	7863      	ldrb	r3, [r4, #1]
 800181c:	2b2a      	cmp	r3, #42	; 0x2a
 800181e:	d135      	bne.n	800188c <_svfiprintf_r+0x188>
 8001820:	9b03      	ldr	r3, [sp, #12]
 8001822:	3402      	adds	r4, #2
 8001824:	1d1a      	adds	r2, r3, #4
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	9203      	str	r2, [sp, #12]
 800182a:	2b00      	cmp	r3, #0
 800182c:	bfb8      	it	lt
 800182e:	f04f 33ff 	movlt.w	r3, #4294967295
 8001832:	9305      	str	r3, [sp, #20]
 8001834:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8001900 <_svfiprintf_r+0x1fc>
 8001838:	2203      	movs	r2, #3
 800183a:	4650      	mov	r0, sl
 800183c:	7821      	ldrb	r1, [r4, #0]
 800183e:	f000 f9f7 	bl	8001c30 <memchr>
 8001842:	b140      	cbz	r0, 8001856 <_svfiprintf_r+0x152>
 8001844:	2340      	movs	r3, #64	; 0x40
 8001846:	eba0 000a 	sub.w	r0, r0, sl
 800184a:	fa03 f000 	lsl.w	r0, r3, r0
 800184e:	9b04      	ldr	r3, [sp, #16]
 8001850:	3401      	adds	r4, #1
 8001852:	4303      	orrs	r3, r0
 8001854:	9304      	str	r3, [sp, #16]
 8001856:	f814 1b01 	ldrb.w	r1, [r4], #1
 800185a:	2206      	movs	r2, #6
 800185c:	4825      	ldr	r0, [pc, #148]	; (80018f4 <_svfiprintf_r+0x1f0>)
 800185e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8001862:	f000 f9e5 	bl	8001c30 <memchr>
 8001866:	2800      	cmp	r0, #0
 8001868:	d038      	beq.n	80018dc <_svfiprintf_r+0x1d8>
 800186a:	4b23      	ldr	r3, [pc, #140]	; (80018f8 <_svfiprintf_r+0x1f4>)
 800186c:	bb1b      	cbnz	r3, 80018b6 <_svfiprintf_r+0x1b2>
 800186e:	9b03      	ldr	r3, [sp, #12]
 8001870:	3307      	adds	r3, #7
 8001872:	f023 0307 	bic.w	r3, r3, #7
 8001876:	3308      	adds	r3, #8
 8001878:	9303      	str	r3, [sp, #12]
 800187a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800187c:	4433      	add	r3, r6
 800187e:	9309      	str	r3, [sp, #36]	; 0x24
 8001880:	e767      	b.n	8001752 <_svfiprintf_r+0x4e>
 8001882:	460c      	mov	r4, r1
 8001884:	2001      	movs	r0, #1
 8001886:	fb0c 3202 	mla	r2, ip, r2, r3
 800188a:	e7a5      	b.n	80017d8 <_svfiprintf_r+0xd4>
 800188c:	2300      	movs	r3, #0
 800188e:	f04f 0c0a 	mov.w	ip, #10
 8001892:	4619      	mov	r1, r3
 8001894:	3401      	adds	r4, #1
 8001896:	9305      	str	r3, [sp, #20]
 8001898:	4620      	mov	r0, r4
 800189a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800189e:	3a30      	subs	r2, #48	; 0x30
 80018a0:	2a09      	cmp	r2, #9
 80018a2:	d903      	bls.n	80018ac <_svfiprintf_r+0x1a8>
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d0c5      	beq.n	8001834 <_svfiprintf_r+0x130>
 80018a8:	9105      	str	r1, [sp, #20]
 80018aa:	e7c3      	b.n	8001834 <_svfiprintf_r+0x130>
 80018ac:	4604      	mov	r4, r0
 80018ae:	2301      	movs	r3, #1
 80018b0:	fb0c 2101 	mla	r1, ip, r1, r2
 80018b4:	e7f0      	b.n	8001898 <_svfiprintf_r+0x194>
 80018b6:	ab03      	add	r3, sp, #12
 80018b8:	9300      	str	r3, [sp, #0]
 80018ba:	462a      	mov	r2, r5
 80018bc:	4638      	mov	r0, r7
 80018be:	4b0f      	ldr	r3, [pc, #60]	; (80018fc <_svfiprintf_r+0x1f8>)
 80018c0:	a904      	add	r1, sp, #16
 80018c2:	f3af 8000 	nop.w
 80018c6:	1c42      	adds	r2, r0, #1
 80018c8:	4606      	mov	r6, r0
 80018ca:	d1d6      	bne.n	800187a <_svfiprintf_r+0x176>
 80018cc:	89ab      	ldrh	r3, [r5, #12]
 80018ce:	065b      	lsls	r3, r3, #25
 80018d0:	f53f af2c 	bmi.w	800172c <_svfiprintf_r+0x28>
 80018d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80018d6:	b01d      	add	sp, #116	; 0x74
 80018d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80018dc:	ab03      	add	r3, sp, #12
 80018de:	9300      	str	r3, [sp, #0]
 80018e0:	462a      	mov	r2, r5
 80018e2:	4638      	mov	r0, r7
 80018e4:	4b05      	ldr	r3, [pc, #20]	; (80018fc <_svfiprintf_r+0x1f8>)
 80018e6:	a904      	add	r1, sp, #16
 80018e8:	f000 f87c 	bl	80019e4 <_printf_i>
 80018ec:	e7eb      	b.n	80018c6 <_svfiprintf_r+0x1c2>
 80018ee:	bf00      	nop
 80018f0:	08001ed0 	.word	0x08001ed0
 80018f4:	08001eda 	.word	0x08001eda
 80018f8:	00000000 	.word	0x00000000
 80018fc:	0800164d 	.word	0x0800164d
 8001900:	08001ed6 	.word	0x08001ed6

08001904 <_printf_common>:
 8001904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001908:	4616      	mov	r6, r2
 800190a:	4699      	mov	r9, r3
 800190c:	688a      	ldr	r2, [r1, #8]
 800190e:	690b      	ldr	r3, [r1, #16]
 8001910:	4607      	mov	r7, r0
 8001912:	4293      	cmp	r3, r2
 8001914:	bfb8      	it	lt
 8001916:	4613      	movlt	r3, r2
 8001918:	6033      	str	r3, [r6, #0]
 800191a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800191e:	460c      	mov	r4, r1
 8001920:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001924:	b10a      	cbz	r2, 800192a <_printf_common+0x26>
 8001926:	3301      	adds	r3, #1
 8001928:	6033      	str	r3, [r6, #0]
 800192a:	6823      	ldr	r3, [r4, #0]
 800192c:	0699      	lsls	r1, r3, #26
 800192e:	bf42      	ittt	mi
 8001930:	6833      	ldrmi	r3, [r6, #0]
 8001932:	3302      	addmi	r3, #2
 8001934:	6033      	strmi	r3, [r6, #0]
 8001936:	6825      	ldr	r5, [r4, #0]
 8001938:	f015 0506 	ands.w	r5, r5, #6
 800193c:	d106      	bne.n	800194c <_printf_common+0x48>
 800193e:	f104 0a19 	add.w	sl, r4, #25
 8001942:	68e3      	ldr	r3, [r4, #12]
 8001944:	6832      	ldr	r2, [r6, #0]
 8001946:	1a9b      	subs	r3, r3, r2
 8001948:	42ab      	cmp	r3, r5
 800194a:	dc28      	bgt.n	800199e <_printf_common+0x9a>
 800194c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8001950:	1e13      	subs	r3, r2, #0
 8001952:	6822      	ldr	r2, [r4, #0]
 8001954:	bf18      	it	ne
 8001956:	2301      	movne	r3, #1
 8001958:	0692      	lsls	r2, r2, #26
 800195a:	d42d      	bmi.n	80019b8 <_printf_common+0xb4>
 800195c:	4649      	mov	r1, r9
 800195e:	4638      	mov	r0, r7
 8001960:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001964:	47c0      	blx	r8
 8001966:	3001      	adds	r0, #1
 8001968:	d020      	beq.n	80019ac <_printf_common+0xa8>
 800196a:	6823      	ldr	r3, [r4, #0]
 800196c:	68e5      	ldr	r5, [r4, #12]
 800196e:	f003 0306 	and.w	r3, r3, #6
 8001972:	2b04      	cmp	r3, #4
 8001974:	bf18      	it	ne
 8001976:	2500      	movne	r5, #0
 8001978:	6832      	ldr	r2, [r6, #0]
 800197a:	f04f 0600 	mov.w	r6, #0
 800197e:	68a3      	ldr	r3, [r4, #8]
 8001980:	bf08      	it	eq
 8001982:	1aad      	subeq	r5, r5, r2
 8001984:	6922      	ldr	r2, [r4, #16]
 8001986:	bf08      	it	eq
 8001988:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800198c:	4293      	cmp	r3, r2
 800198e:	bfc4      	itt	gt
 8001990:	1a9b      	subgt	r3, r3, r2
 8001992:	18ed      	addgt	r5, r5, r3
 8001994:	341a      	adds	r4, #26
 8001996:	42b5      	cmp	r5, r6
 8001998:	d11a      	bne.n	80019d0 <_printf_common+0xcc>
 800199a:	2000      	movs	r0, #0
 800199c:	e008      	b.n	80019b0 <_printf_common+0xac>
 800199e:	2301      	movs	r3, #1
 80019a0:	4652      	mov	r2, sl
 80019a2:	4649      	mov	r1, r9
 80019a4:	4638      	mov	r0, r7
 80019a6:	47c0      	blx	r8
 80019a8:	3001      	adds	r0, #1
 80019aa:	d103      	bne.n	80019b4 <_printf_common+0xb0>
 80019ac:	f04f 30ff 	mov.w	r0, #4294967295
 80019b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80019b4:	3501      	adds	r5, #1
 80019b6:	e7c4      	b.n	8001942 <_printf_common+0x3e>
 80019b8:	2030      	movs	r0, #48	; 0x30
 80019ba:	18e1      	adds	r1, r4, r3
 80019bc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80019c0:	1c5a      	adds	r2, r3, #1
 80019c2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80019c6:	4422      	add	r2, r4
 80019c8:	3302      	adds	r3, #2
 80019ca:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80019ce:	e7c5      	b.n	800195c <_printf_common+0x58>
 80019d0:	2301      	movs	r3, #1
 80019d2:	4622      	mov	r2, r4
 80019d4:	4649      	mov	r1, r9
 80019d6:	4638      	mov	r0, r7
 80019d8:	47c0      	blx	r8
 80019da:	3001      	adds	r0, #1
 80019dc:	d0e6      	beq.n	80019ac <_printf_common+0xa8>
 80019de:	3601      	adds	r6, #1
 80019e0:	e7d9      	b.n	8001996 <_printf_common+0x92>
	...

080019e4 <_printf_i>:
 80019e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80019e8:	460c      	mov	r4, r1
 80019ea:	7e27      	ldrb	r7, [r4, #24]
 80019ec:	4691      	mov	r9, r2
 80019ee:	2f78      	cmp	r7, #120	; 0x78
 80019f0:	4680      	mov	r8, r0
 80019f2:	469a      	mov	sl, r3
 80019f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80019f6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80019fa:	d807      	bhi.n	8001a0c <_printf_i+0x28>
 80019fc:	2f62      	cmp	r7, #98	; 0x62
 80019fe:	d80a      	bhi.n	8001a16 <_printf_i+0x32>
 8001a00:	2f00      	cmp	r7, #0
 8001a02:	f000 80d9 	beq.w	8001bb8 <_printf_i+0x1d4>
 8001a06:	2f58      	cmp	r7, #88	; 0x58
 8001a08:	f000 80a4 	beq.w	8001b54 <_printf_i+0x170>
 8001a0c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001a10:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8001a14:	e03a      	b.n	8001a8c <_printf_i+0xa8>
 8001a16:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8001a1a:	2b15      	cmp	r3, #21
 8001a1c:	d8f6      	bhi.n	8001a0c <_printf_i+0x28>
 8001a1e:	a001      	add	r0, pc, #4	; (adr r0, 8001a24 <_printf_i+0x40>)
 8001a20:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8001a24:	08001a7d 	.word	0x08001a7d
 8001a28:	08001a91 	.word	0x08001a91
 8001a2c:	08001a0d 	.word	0x08001a0d
 8001a30:	08001a0d 	.word	0x08001a0d
 8001a34:	08001a0d 	.word	0x08001a0d
 8001a38:	08001a0d 	.word	0x08001a0d
 8001a3c:	08001a91 	.word	0x08001a91
 8001a40:	08001a0d 	.word	0x08001a0d
 8001a44:	08001a0d 	.word	0x08001a0d
 8001a48:	08001a0d 	.word	0x08001a0d
 8001a4c:	08001a0d 	.word	0x08001a0d
 8001a50:	08001b9f 	.word	0x08001b9f
 8001a54:	08001ac1 	.word	0x08001ac1
 8001a58:	08001b81 	.word	0x08001b81
 8001a5c:	08001a0d 	.word	0x08001a0d
 8001a60:	08001a0d 	.word	0x08001a0d
 8001a64:	08001bc1 	.word	0x08001bc1
 8001a68:	08001a0d 	.word	0x08001a0d
 8001a6c:	08001ac1 	.word	0x08001ac1
 8001a70:	08001a0d 	.word	0x08001a0d
 8001a74:	08001a0d 	.word	0x08001a0d
 8001a78:	08001b89 	.word	0x08001b89
 8001a7c:	680b      	ldr	r3, [r1, #0]
 8001a7e:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8001a82:	1d1a      	adds	r2, r3, #4
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	600a      	str	r2, [r1, #0]
 8001a88:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	e0a4      	b.n	8001bda <_printf_i+0x1f6>
 8001a90:	6825      	ldr	r5, [r4, #0]
 8001a92:	6808      	ldr	r0, [r1, #0]
 8001a94:	062e      	lsls	r6, r5, #24
 8001a96:	f100 0304 	add.w	r3, r0, #4
 8001a9a:	d50a      	bpl.n	8001ab2 <_printf_i+0xce>
 8001a9c:	6805      	ldr	r5, [r0, #0]
 8001a9e:	600b      	str	r3, [r1, #0]
 8001aa0:	2d00      	cmp	r5, #0
 8001aa2:	da03      	bge.n	8001aac <_printf_i+0xc8>
 8001aa4:	232d      	movs	r3, #45	; 0x2d
 8001aa6:	426d      	negs	r5, r5
 8001aa8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001aac:	230a      	movs	r3, #10
 8001aae:	485e      	ldr	r0, [pc, #376]	; (8001c28 <_printf_i+0x244>)
 8001ab0:	e019      	b.n	8001ae6 <_printf_i+0x102>
 8001ab2:	f015 0f40 	tst.w	r5, #64	; 0x40
 8001ab6:	6805      	ldr	r5, [r0, #0]
 8001ab8:	600b      	str	r3, [r1, #0]
 8001aba:	bf18      	it	ne
 8001abc:	b22d      	sxthne	r5, r5
 8001abe:	e7ef      	b.n	8001aa0 <_printf_i+0xbc>
 8001ac0:	680b      	ldr	r3, [r1, #0]
 8001ac2:	6825      	ldr	r5, [r4, #0]
 8001ac4:	1d18      	adds	r0, r3, #4
 8001ac6:	6008      	str	r0, [r1, #0]
 8001ac8:	0628      	lsls	r0, r5, #24
 8001aca:	d501      	bpl.n	8001ad0 <_printf_i+0xec>
 8001acc:	681d      	ldr	r5, [r3, #0]
 8001ace:	e002      	b.n	8001ad6 <_printf_i+0xf2>
 8001ad0:	0669      	lsls	r1, r5, #25
 8001ad2:	d5fb      	bpl.n	8001acc <_printf_i+0xe8>
 8001ad4:	881d      	ldrh	r5, [r3, #0]
 8001ad6:	2f6f      	cmp	r7, #111	; 0x6f
 8001ad8:	bf0c      	ite	eq
 8001ada:	2308      	moveq	r3, #8
 8001adc:	230a      	movne	r3, #10
 8001ade:	4852      	ldr	r0, [pc, #328]	; (8001c28 <_printf_i+0x244>)
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8001ae6:	6866      	ldr	r6, [r4, #4]
 8001ae8:	2e00      	cmp	r6, #0
 8001aea:	bfa8      	it	ge
 8001aec:	6821      	ldrge	r1, [r4, #0]
 8001aee:	60a6      	str	r6, [r4, #8]
 8001af0:	bfa4      	itt	ge
 8001af2:	f021 0104 	bicge.w	r1, r1, #4
 8001af6:	6021      	strge	r1, [r4, #0]
 8001af8:	b90d      	cbnz	r5, 8001afe <_printf_i+0x11a>
 8001afa:	2e00      	cmp	r6, #0
 8001afc:	d04d      	beq.n	8001b9a <_printf_i+0x1b6>
 8001afe:	4616      	mov	r6, r2
 8001b00:	fbb5 f1f3 	udiv	r1, r5, r3
 8001b04:	fb03 5711 	mls	r7, r3, r1, r5
 8001b08:	5dc7      	ldrb	r7, [r0, r7]
 8001b0a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001b0e:	462f      	mov	r7, r5
 8001b10:	42bb      	cmp	r3, r7
 8001b12:	460d      	mov	r5, r1
 8001b14:	d9f4      	bls.n	8001b00 <_printf_i+0x11c>
 8001b16:	2b08      	cmp	r3, #8
 8001b18:	d10b      	bne.n	8001b32 <_printf_i+0x14e>
 8001b1a:	6823      	ldr	r3, [r4, #0]
 8001b1c:	07df      	lsls	r7, r3, #31
 8001b1e:	d508      	bpl.n	8001b32 <_printf_i+0x14e>
 8001b20:	6923      	ldr	r3, [r4, #16]
 8001b22:	6861      	ldr	r1, [r4, #4]
 8001b24:	4299      	cmp	r1, r3
 8001b26:	bfde      	ittt	le
 8001b28:	2330      	movle	r3, #48	; 0x30
 8001b2a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001b2e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001b32:	1b92      	subs	r2, r2, r6
 8001b34:	6122      	str	r2, [r4, #16]
 8001b36:	464b      	mov	r3, r9
 8001b38:	4621      	mov	r1, r4
 8001b3a:	4640      	mov	r0, r8
 8001b3c:	f8cd a000 	str.w	sl, [sp]
 8001b40:	aa03      	add	r2, sp, #12
 8001b42:	f7ff fedf 	bl	8001904 <_printf_common>
 8001b46:	3001      	adds	r0, #1
 8001b48:	d14c      	bne.n	8001be4 <_printf_i+0x200>
 8001b4a:	f04f 30ff 	mov.w	r0, #4294967295
 8001b4e:	b004      	add	sp, #16
 8001b50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001b54:	4834      	ldr	r0, [pc, #208]	; (8001c28 <_printf_i+0x244>)
 8001b56:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8001b5a:	680e      	ldr	r6, [r1, #0]
 8001b5c:	6823      	ldr	r3, [r4, #0]
 8001b5e:	f856 5b04 	ldr.w	r5, [r6], #4
 8001b62:	061f      	lsls	r7, r3, #24
 8001b64:	600e      	str	r6, [r1, #0]
 8001b66:	d514      	bpl.n	8001b92 <_printf_i+0x1ae>
 8001b68:	07d9      	lsls	r1, r3, #31
 8001b6a:	bf44      	itt	mi
 8001b6c:	f043 0320 	orrmi.w	r3, r3, #32
 8001b70:	6023      	strmi	r3, [r4, #0]
 8001b72:	b91d      	cbnz	r5, 8001b7c <_printf_i+0x198>
 8001b74:	6823      	ldr	r3, [r4, #0]
 8001b76:	f023 0320 	bic.w	r3, r3, #32
 8001b7a:	6023      	str	r3, [r4, #0]
 8001b7c:	2310      	movs	r3, #16
 8001b7e:	e7af      	b.n	8001ae0 <_printf_i+0xfc>
 8001b80:	6823      	ldr	r3, [r4, #0]
 8001b82:	f043 0320 	orr.w	r3, r3, #32
 8001b86:	6023      	str	r3, [r4, #0]
 8001b88:	2378      	movs	r3, #120	; 0x78
 8001b8a:	4828      	ldr	r0, [pc, #160]	; (8001c2c <_printf_i+0x248>)
 8001b8c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8001b90:	e7e3      	b.n	8001b5a <_printf_i+0x176>
 8001b92:	065e      	lsls	r6, r3, #25
 8001b94:	bf48      	it	mi
 8001b96:	b2ad      	uxthmi	r5, r5
 8001b98:	e7e6      	b.n	8001b68 <_printf_i+0x184>
 8001b9a:	4616      	mov	r6, r2
 8001b9c:	e7bb      	b.n	8001b16 <_printf_i+0x132>
 8001b9e:	680b      	ldr	r3, [r1, #0]
 8001ba0:	6826      	ldr	r6, [r4, #0]
 8001ba2:	1d1d      	adds	r5, r3, #4
 8001ba4:	6960      	ldr	r0, [r4, #20]
 8001ba6:	600d      	str	r5, [r1, #0]
 8001ba8:	0635      	lsls	r5, r6, #24
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	d501      	bpl.n	8001bb2 <_printf_i+0x1ce>
 8001bae:	6018      	str	r0, [r3, #0]
 8001bb0:	e002      	b.n	8001bb8 <_printf_i+0x1d4>
 8001bb2:	0671      	lsls	r1, r6, #25
 8001bb4:	d5fb      	bpl.n	8001bae <_printf_i+0x1ca>
 8001bb6:	8018      	strh	r0, [r3, #0]
 8001bb8:	2300      	movs	r3, #0
 8001bba:	4616      	mov	r6, r2
 8001bbc:	6123      	str	r3, [r4, #16]
 8001bbe:	e7ba      	b.n	8001b36 <_printf_i+0x152>
 8001bc0:	680b      	ldr	r3, [r1, #0]
 8001bc2:	1d1a      	adds	r2, r3, #4
 8001bc4:	600a      	str	r2, [r1, #0]
 8001bc6:	681e      	ldr	r6, [r3, #0]
 8001bc8:	2100      	movs	r1, #0
 8001bca:	4630      	mov	r0, r6
 8001bcc:	6862      	ldr	r2, [r4, #4]
 8001bce:	f000 f82f 	bl	8001c30 <memchr>
 8001bd2:	b108      	cbz	r0, 8001bd8 <_printf_i+0x1f4>
 8001bd4:	1b80      	subs	r0, r0, r6
 8001bd6:	6060      	str	r0, [r4, #4]
 8001bd8:	6863      	ldr	r3, [r4, #4]
 8001bda:	6123      	str	r3, [r4, #16]
 8001bdc:	2300      	movs	r3, #0
 8001bde:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8001be2:	e7a8      	b.n	8001b36 <_printf_i+0x152>
 8001be4:	4632      	mov	r2, r6
 8001be6:	4649      	mov	r1, r9
 8001be8:	4640      	mov	r0, r8
 8001bea:	6923      	ldr	r3, [r4, #16]
 8001bec:	47d0      	blx	sl
 8001bee:	3001      	adds	r0, #1
 8001bf0:	d0ab      	beq.n	8001b4a <_printf_i+0x166>
 8001bf2:	6823      	ldr	r3, [r4, #0]
 8001bf4:	079b      	lsls	r3, r3, #30
 8001bf6:	d413      	bmi.n	8001c20 <_printf_i+0x23c>
 8001bf8:	68e0      	ldr	r0, [r4, #12]
 8001bfa:	9b03      	ldr	r3, [sp, #12]
 8001bfc:	4298      	cmp	r0, r3
 8001bfe:	bfb8      	it	lt
 8001c00:	4618      	movlt	r0, r3
 8001c02:	e7a4      	b.n	8001b4e <_printf_i+0x16a>
 8001c04:	2301      	movs	r3, #1
 8001c06:	4632      	mov	r2, r6
 8001c08:	4649      	mov	r1, r9
 8001c0a:	4640      	mov	r0, r8
 8001c0c:	47d0      	blx	sl
 8001c0e:	3001      	adds	r0, #1
 8001c10:	d09b      	beq.n	8001b4a <_printf_i+0x166>
 8001c12:	3501      	adds	r5, #1
 8001c14:	68e3      	ldr	r3, [r4, #12]
 8001c16:	9903      	ldr	r1, [sp, #12]
 8001c18:	1a5b      	subs	r3, r3, r1
 8001c1a:	42ab      	cmp	r3, r5
 8001c1c:	dcf2      	bgt.n	8001c04 <_printf_i+0x220>
 8001c1e:	e7eb      	b.n	8001bf8 <_printf_i+0x214>
 8001c20:	2500      	movs	r5, #0
 8001c22:	f104 0619 	add.w	r6, r4, #25
 8001c26:	e7f5      	b.n	8001c14 <_printf_i+0x230>
 8001c28:	08001ee1 	.word	0x08001ee1
 8001c2c:	08001ef2 	.word	0x08001ef2

08001c30 <memchr>:
 8001c30:	4603      	mov	r3, r0
 8001c32:	b510      	push	{r4, lr}
 8001c34:	b2c9      	uxtb	r1, r1
 8001c36:	4402      	add	r2, r0
 8001c38:	4293      	cmp	r3, r2
 8001c3a:	4618      	mov	r0, r3
 8001c3c:	d101      	bne.n	8001c42 <memchr+0x12>
 8001c3e:	2000      	movs	r0, #0
 8001c40:	e003      	b.n	8001c4a <memchr+0x1a>
 8001c42:	7804      	ldrb	r4, [r0, #0]
 8001c44:	3301      	adds	r3, #1
 8001c46:	428c      	cmp	r4, r1
 8001c48:	d1f6      	bne.n	8001c38 <memchr+0x8>
 8001c4a:	bd10      	pop	{r4, pc}

08001c4c <memcpy>:
 8001c4c:	440a      	add	r2, r1
 8001c4e:	4291      	cmp	r1, r2
 8001c50:	f100 33ff 	add.w	r3, r0, #4294967295
 8001c54:	d100      	bne.n	8001c58 <memcpy+0xc>
 8001c56:	4770      	bx	lr
 8001c58:	b510      	push	{r4, lr}
 8001c5a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001c5e:	4291      	cmp	r1, r2
 8001c60:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001c64:	d1f9      	bne.n	8001c5a <memcpy+0xe>
 8001c66:	bd10      	pop	{r4, pc}

08001c68 <memmove>:
 8001c68:	4288      	cmp	r0, r1
 8001c6a:	b510      	push	{r4, lr}
 8001c6c:	eb01 0402 	add.w	r4, r1, r2
 8001c70:	d902      	bls.n	8001c78 <memmove+0x10>
 8001c72:	4284      	cmp	r4, r0
 8001c74:	4623      	mov	r3, r4
 8001c76:	d807      	bhi.n	8001c88 <memmove+0x20>
 8001c78:	1e43      	subs	r3, r0, #1
 8001c7a:	42a1      	cmp	r1, r4
 8001c7c:	d008      	beq.n	8001c90 <memmove+0x28>
 8001c7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8001c82:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001c86:	e7f8      	b.n	8001c7a <memmove+0x12>
 8001c88:	4601      	mov	r1, r0
 8001c8a:	4402      	add	r2, r0
 8001c8c:	428a      	cmp	r2, r1
 8001c8e:	d100      	bne.n	8001c92 <memmove+0x2a>
 8001c90:	bd10      	pop	{r4, pc}
 8001c92:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001c96:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001c9a:	e7f7      	b.n	8001c8c <memmove+0x24>

08001c9c <_free_r>:
 8001c9c:	b538      	push	{r3, r4, r5, lr}
 8001c9e:	4605      	mov	r5, r0
 8001ca0:	2900      	cmp	r1, #0
 8001ca2:	d043      	beq.n	8001d2c <_free_r+0x90>
 8001ca4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001ca8:	1f0c      	subs	r4, r1, #4
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	bfb8      	it	lt
 8001cae:	18e4      	addlt	r4, r4, r3
 8001cb0:	f000 f8d0 	bl	8001e54 <__malloc_lock>
 8001cb4:	4a1e      	ldr	r2, [pc, #120]	; (8001d30 <_free_r+0x94>)
 8001cb6:	6813      	ldr	r3, [r2, #0]
 8001cb8:	4610      	mov	r0, r2
 8001cba:	b933      	cbnz	r3, 8001cca <_free_r+0x2e>
 8001cbc:	6063      	str	r3, [r4, #4]
 8001cbe:	6014      	str	r4, [r2, #0]
 8001cc0:	4628      	mov	r0, r5
 8001cc2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001cc6:	f000 b8cb 	b.w	8001e60 <__malloc_unlock>
 8001cca:	42a3      	cmp	r3, r4
 8001ccc:	d90a      	bls.n	8001ce4 <_free_r+0x48>
 8001cce:	6821      	ldr	r1, [r4, #0]
 8001cd0:	1862      	adds	r2, r4, r1
 8001cd2:	4293      	cmp	r3, r2
 8001cd4:	bf01      	itttt	eq
 8001cd6:	681a      	ldreq	r2, [r3, #0]
 8001cd8:	685b      	ldreq	r3, [r3, #4]
 8001cda:	1852      	addeq	r2, r2, r1
 8001cdc:	6022      	streq	r2, [r4, #0]
 8001cde:	6063      	str	r3, [r4, #4]
 8001ce0:	6004      	str	r4, [r0, #0]
 8001ce2:	e7ed      	b.n	8001cc0 <_free_r+0x24>
 8001ce4:	461a      	mov	r2, r3
 8001ce6:	685b      	ldr	r3, [r3, #4]
 8001ce8:	b10b      	cbz	r3, 8001cee <_free_r+0x52>
 8001cea:	42a3      	cmp	r3, r4
 8001cec:	d9fa      	bls.n	8001ce4 <_free_r+0x48>
 8001cee:	6811      	ldr	r1, [r2, #0]
 8001cf0:	1850      	adds	r0, r2, r1
 8001cf2:	42a0      	cmp	r0, r4
 8001cf4:	d10b      	bne.n	8001d0e <_free_r+0x72>
 8001cf6:	6820      	ldr	r0, [r4, #0]
 8001cf8:	4401      	add	r1, r0
 8001cfa:	1850      	adds	r0, r2, r1
 8001cfc:	4283      	cmp	r3, r0
 8001cfe:	6011      	str	r1, [r2, #0]
 8001d00:	d1de      	bne.n	8001cc0 <_free_r+0x24>
 8001d02:	6818      	ldr	r0, [r3, #0]
 8001d04:	685b      	ldr	r3, [r3, #4]
 8001d06:	4401      	add	r1, r0
 8001d08:	6011      	str	r1, [r2, #0]
 8001d0a:	6053      	str	r3, [r2, #4]
 8001d0c:	e7d8      	b.n	8001cc0 <_free_r+0x24>
 8001d0e:	d902      	bls.n	8001d16 <_free_r+0x7a>
 8001d10:	230c      	movs	r3, #12
 8001d12:	602b      	str	r3, [r5, #0]
 8001d14:	e7d4      	b.n	8001cc0 <_free_r+0x24>
 8001d16:	6820      	ldr	r0, [r4, #0]
 8001d18:	1821      	adds	r1, r4, r0
 8001d1a:	428b      	cmp	r3, r1
 8001d1c:	bf01      	itttt	eq
 8001d1e:	6819      	ldreq	r1, [r3, #0]
 8001d20:	685b      	ldreq	r3, [r3, #4]
 8001d22:	1809      	addeq	r1, r1, r0
 8001d24:	6021      	streq	r1, [r4, #0]
 8001d26:	6063      	str	r3, [r4, #4]
 8001d28:	6054      	str	r4, [r2, #4]
 8001d2a:	e7c9      	b.n	8001cc0 <_free_r+0x24>
 8001d2c:	bd38      	pop	{r3, r4, r5, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000094 	.word	0x20000094

08001d34 <_malloc_r>:
 8001d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001d36:	1ccd      	adds	r5, r1, #3
 8001d38:	f025 0503 	bic.w	r5, r5, #3
 8001d3c:	3508      	adds	r5, #8
 8001d3e:	2d0c      	cmp	r5, #12
 8001d40:	bf38      	it	cc
 8001d42:	250c      	movcc	r5, #12
 8001d44:	2d00      	cmp	r5, #0
 8001d46:	4606      	mov	r6, r0
 8001d48:	db01      	blt.n	8001d4e <_malloc_r+0x1a>
 8001d4a:	42a9      	cmp	r1, r5
 8001d4c:	d903      	bls.n	8001d56 <_malloc_r+0x22>
 8001d4e:	230c      	movs	r3, #12
 8001d50:	6033      	str	r3, [r6, #0]
 8001d52:	2000      	movs	r0, #0
 8001d54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001d56:	f000 f87d 	bl	8001e54 <__malloc_lock>
 8001d5a:	4921      	ldr	r1, [pc, #132]	; (8001de0 <_malloc_r+0xac>)
 8001d5c:	680a      	ldr	r2, [r1, #0]
 8001d5e:	4614      	mov	r4, r2
 8001d60:	b99c      	cbnz	r4, 8001d8a <_malloc_r+0x56>
 8001d62:	4f20      	ldr	r7, [pc, #128]	; (8001de4 <_malloc_r+0xb0>)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	b923      	cbnz	r3, 8001d72 <_malloc_r+0x3e>
 8001d68:	4621      	mov	r1, r4
 8001d6a:	4630      	mov	r0, r6
 8001d6c:	f000 f862 	bl	8001e34 <_sbrk_r>
 8001d70:	6038      	str	r0, [r7, #0]
 8001d72:	4629      	mov	r1, r5
 8001d74:	4630      	mov	r0, r6
 8001d76:	f000 f85d 	bl	8001e34 <_sbrk_r>
 8001d7a:	1c43      	adds	r3, r0, #1
 8001d7c:	d123      	bne.n	8001dc6 <_malloc_r+0x92>
 8001d7e:	230c      	movs	r3, #12
 8001d80:	4630      	mov	r0, r6
 8001d82:	6033      	str	r3, [r6, #0]
 8001d84:	f000 f86c 	bl	8001e60 <__malloc_unlock>
 8001d88:	e7e3      	b.n	8001d52 <_malloc_r+0x1e>
 8001d8a:	6823      	ldr	r3, [r4, #0]
 8001d8c:	1b5b      	subs	r3, r3, r5
 8001d8e:	d417      	bmi.n	8001dc0 <_malloc_r+0x8c>
 8001d90:	2b0b      	cmp	r3, #11
 8001d92:	d903      	bls.n	8001d9c <_malloc_r+0x68>
 8001d94:	6023      	str	r3, [r4, #0]
 8001d96:	441c      	add	r4, r3
 8001d98:	6025      	str	r5, [r4, #0]
 8001d9a:	e004      	b.n	8001da6 <_malloc_r+0x72>
 8001d9c:	6863      	ldr	r3, [r4, #4]
 8001d9e:	42a2      	cmp	r2, r4
 8001da0:	bf0c      	ite	eq
 8001da2:	600b      	streq	r3, [r1, #0]
 8001da4:	6053      	strne	r3, [r2, #4]
 8001da6:	4630      	mov	r0, r6
 8001da8:	f000 f85a 	bl	8001e60 <__malloc_unlock>
 8001dac:	f104 000b 	add.w	r0, r4, #11
 8001db0:	1d23      	adds	r3, r4, #4
 8001db2:	f020 0007 	bic.w	r0, r0, #7
 8001db6:	1ac2      	subs	r2, r0, r3
 8001db8:	d0cc      	beq.n	8001d54 <_malloc_r+0x20>
 8001dba:	1a1b      	subs	r3, r3, r0
 8001dbc:	50a3      	str	r3, [r4, r2]
 8001dbe:	e7c9      	b.n	8001d54 <_malloc_r+0x20>
 8001dc0:	4622      	mov	r2, r4
 8001dc2:	6864      	ldr	r4, [r4, #4]
 8001dc4:	e7cc      	b.n	8001d60 <_malloc_r+0x2c>
 8001dc6:	1cc4      	adds	r4, r0, #3
 8001dc8:	f024 0403 	bic.w	r4, r4, #3
 8001dcc:	42a0      	cmp	r0, r4
 8001dce:	d0e3      	beq.n	8001d98 <_malloc_r+0x64>
 8001dd0:	1a21      	subs	r1, r4, r0
 8001dd2:	4630      	mov	r0, r6
 8001dd4:	f000 f82e 	bl	8001e34 <_sbrk_r>
 8001dd8:	3001      	adds	r0, #1
 8001dda:	d1dd      	bne.n	8001d98 <_malloc_r+0x64>
 8001ddc:	e7cf      	b.n	8001d7e <_malloc_r+0x4a>
 8001dde:	bf00      	nop
 8001de0:	20000094 	.word	0x20000094
 8001de4:	20000098 	.word	0x20000098

08001de8 <_realloc_r>:
 8001de8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001dea:	4607      	mov	r7, r0
 8001dec:	4614      	mov	r4, r2
 8001dee:	460e      	mov	r6, r1
 8001df0:	b921      	cbnz	r1, 8001dfc <_realloc_r+0x14>
 8001df2:	4611      	mov	r1, r2
 8001df4:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001df8:	f7ff bf9c 	b.w	8001d34 <_malloc_r>
 8001dfc:	b922      	cbnz	r2, 8001e08 <_realloc_r+0x20>
 8001dfe:	f7ff ff4d 	bl	8001c9c <_free_r>
 8001e02:	4625      	mov	r5, r4
 8001e04:	4628      	mov	r0, r5
 8001e06:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001e08:	f000 f830 	bl	8001e6c <_malloc_usable_size_r>
 8001e0c:	42a0      	cmp	r0, r4
 8001e0e:	d20f      	bcs.n	8001e30 <_realloc_r+0x48>
 8001e10:	4621      	mov	r1, r4
 8001e12:	4638      	mov	r0, r7
 8001e14:	f7ff ff8e 	bl	8001d34 <_malloc_r>
 8001e18:	4605      	mov	r5, r0
 8001e1a:	2800      	cmp	r0, #0
 8001e1c:	d0f2      	beq.n	8001e04 <_realloc_r+0x1c>
 8001e1e:	4631      	mov	r1, r6
 8001e20:	4622      	mov	r2, r4
 8001e22:	f7ff ff13 	bl	8001c4c <memcpy>
 8001e26:	4631      	mov	r1, r6
 8001e28:	4638      	mov	r0, r7
 8001e2a:	f7ff ff37 	bl	8001c9c <_free_r>
 8001e2e:	e7e9      	b.n	8001e04 <_realloc_r+0x1c>
 8001e30:	4635      	mov	r5, r6
 8001e32:	e7e7      	b.n	8001e04 <_realloc_r+0x1c>

08001e34 <_sbrk_r>:
 8001e34:	b538      	push	{r3, r4, r5, lr}
 8001e36:	2300      	movs	r3, #0
 8001e38:	4d05      	ldr	r5, [pc, #20]	; (8001e50 <_sbrk_r+0x1c>)
 8001e3a:	4604      	mov	r4, r0
 8001e3c:	4608      	mov	r0, r1
 8001e3e:	602b      	str	r3, [r5, #0]
 8001e40:	f7ff fb50 	bl	80014e4 <_sbrk>
 8001e44:	1c43      	adds	r3, r0, #1
 8001e46:	d102      	bne.n	8001e4e <_sbrk_r+0x1a>
 8001e48:	682b      	ldr	r3, [r5, #0]
 8001e4a:	b103      	cbz	r3, 8001e4e <_sbrk_r+0x1a>
 8001e4c:	6023      	str	r3, [r4, #0]
 8001e4e:	bd38      	pop	{r3, r4, r5, pc}
 8001e50:	200000e4 	.word	0x200000e4

08001e54 <__malloc_lock>:
 8001e54:	4801      	ldr	r0, [pc, #4]	; (8001e5c <__malloc_lock+0x8>)
 8001e56:	f000 b811 	b.w	8001e7c <__retarget_lock_acquire_recursive>
 8001e5a:	bf00      	nop
 8001e5c:	200000ec 	.word	0x200000ec

08001e60 <__malloc_unlock>:
 8001e60:	4801      	ldr	r0, [pc, #4]	; (8001e68 <__malloc_unlock+0x8>)
 8001e62:	f000 b80c 	b.w	8001e7e <__retarget_lock_release_recursive>
 8001e66:	bf00      	nop
 8001e68:	200000ec 	.word	0x200000ec

08001e6c <_malloc_usable_size_r>:
 8001e6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001e70:	1f18      	subs	r0, r3, #4
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	bfbc      	itt	lt
 8001e76:	580b      	ldrlt	r3, [r1, r0]
 8001e78:	18c0      	addlt	r0, r0, r3
 8001e7a:	4770      	bx	lr

08001e7c <__retarget_lock_acquire_recursive>:
 8001e7c:	4770      	bx	lr

08001e7e <__retarget_lock_release_recursive>:
 8001e7e:	4770      	bx	lr

08001e80 <_init>:
 8001e80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e82:	bf00      	nop
 8001e84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e86:	bc08      	pop	{r3}
 8001e88:	469e      	mov	lr, r3
 8001e8a:	4770      	bx	lr

08001e8c <_fini>:
 8001e8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e8e:	bf00      	nop
 8001e90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e92:	bc08      	pop	{r3}
 8001e94:	469e      	mov	lr, r3
 8001e96:	4770      	bx	lr
