Tushar Prajapati

ğŸš€ Aspiring VLSI Verification Engineer | RTL Design | ASIC Verification | Digital Design

ğŸ’¡ About Me

I am an enthusiastic VLSI Engineer with hands-on experience in RTL design, functional verification, and ASIC flows.
Passionate about digital systems, low-level hardware design, and process optimization in the semiconductor domain.

ğŸ› ï¸ Skills & Tools
ğŸ”¹ Hardware Description Languages




ğŸ”¹ Verification & Methodologies






ğŸ”¹ EDA Tools






ğŸ”¹ Programming & Scripting










ğŸ”¹ OS

ğŸ“‚ VLSI Projects
ğŸ”¹ 16-bit CPU with GlobalFoundries

Designed & verified a multi-cycle 16-bit RISC CPU in Verilog.

Custom ISA with request/acknowledge handshake protocol and debouncer integration.

Targeted GF 180nm PDK.

ğŸ”¹ Dual Port RAM (4096Ã—64)

Designed and verified in SystemVerilog.

Implemented functional coverage & SVVM-based testbench.

ğŸ”¹ Synchronous Modulo-12 Counter

Built a 4-bit synchronous up/down counter.

Verified with coverage-driven testbench.

ğŸ”¹ 64-bit ALU

Designed and verified in Verilog.

Testbenches in SystemVerilog with assertions & coverage.

ğŸ”¹ 4-bit Multiplexer Verification

Verified using SVVM methodology.

Achieved 100% functional coverage.

ğŸ“ Training

VLSI Expert (Oct 2024 â€“ Present)
Hands-on ASIC Verification using Synopsys tools.

RTL design & verification of digital blocks

Methodology-based verification environment

ğŸ† Achievements

ğŸ¥‰ 3rd Place â€“ Drone Flying & Building Competition (Aerobots Club)

ğŸ“Œ How to Use This Repository

This repository showcases my VLSI design & verification projects, complete with RTL, testbenches, and documentation.
Explore project directories for:

ğŸ“œ RTL Code

ğŸ§ª Testbenches

ğŸ“Š Coverage Reports

âš¡ Always open to collaboration in Digital Design, ASIC/FPGA Verification, and RTL development.
