Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Wed Apr  6 22:24:57 2016
| Host         : strudel running 64-bit SUSE Linux Enterprise Server 11 (x86_64)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file NoC_integration_wrapper_timing_summary_routed.rpt -rpx NoC_integration_wrapper_timing_summary_routed.rpx
| Design       : NoC_integration_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.890        0.000                      0                 5352        0.035        0.000                      0                 5352        4.020        0.000                       0                  2129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.890        0.000                      0                 5352        0.035        0.000                      0                 5352        4.020        0.000                       0                  2129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.580ns (9.172%)  route 5.744ns (90.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.878     9.508    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/SR[0]
    SLICE_X46Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.650    12.829    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/clk
    SLICE_X46Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[24]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y109        FDRE (Setup_fdre_C_R)       -0.524    12.398    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[24]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.580ns (9.172%)  route 5.744ns (90.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.878     9.508    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/SR[0]
    SLICE_X46Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.650    12.829    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/clk
    SLICE_X46Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[25]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y109        FDRE (Setup_fdre_C_R)       -0.524    12.398    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[25]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.580ns (9.172%)  route 5.744ns (90.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.878     9.508    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/SR[0]
    SLICE_X46Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.650    12.829    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/clk
    SLICE_X46Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[26]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y109        FDRE (Setup_fdre_C_R)       -0.524    12.398    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[26]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.890ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.580ns (9.172%)  route 5.744ns (90.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.878     9.508    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/SR[0]
    SLICE_X46Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.650    12.829    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/clk
    SLICE_X46Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[30]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X46Y109        FDRE (Setup_fdre_C_R)       -0.524    12.398    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[30]
  -------------------------------------------------------------------
                         required time                         12.398    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.890    

Slack (MET) :             2.926ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.381ns  (logic 0.580ns (9.089%)  route 5.801ns (90.911%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.936     9.565    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/SR[0]
    SLICE_X48Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.649    12.828    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/clk
    SLICE_X48Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[22]/C
                         clock pessimism              0.247    13.075    
                         clock uncertainty           -0.154    12.921    
    SLICE_X48Y109        FDRE (Setup_fdre_C_R)       -0.429    12.492    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                          -9.565    
  -------------------------------------------------------------------
                         slack                                  2.926    

Slack (MET) :             2.985ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.324ns  (logic 0.580ns (9.172%)  route 5.744ns (90.828%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.878     9.508    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/SR[0]
    SLICE_X47Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.650    12.829    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/clk
    SLICE_X47Y109        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[16]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X47Y109        FDRE (Setup_fdre_C_R)       -0.429    12.493    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[2].REG_IN/reg_data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -9.508    
  -------------------------------------------------------------------
                         slack                                  2.985    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.580ns (9.196%)  route 5.727ns (90.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.862     9.491    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]
    SLICE_X45Y110        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.650    12.829    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/clk
    SLICE_X45Y110        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[16]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.429    12.493    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[16]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.002ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.580ns (9.196%)  route 5.727ns (90.804%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.829ns = ( 12.829 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.862     9.491    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/SS[0]
    SLICE_X45Y110        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.650    12.829    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/clk
    SLICE_X45Y110        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[22]/C
                         clock pessimism              0.247    13.076    
                         clock uncertainty           -0.154    12.922    
    SLICE_X45Y110        FDRE (Setup_fdre_C_R)       -0.429    12.493    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/reg_data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         12.493    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  3.002    

Slack (MET) :             3.025ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.174ns  (logic 0.580ns (9.395%)  route 5.594ns (90.605%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.819ns = ( 12.819 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.728     9.358    NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[1].REG_IN/SR[0]
    SLICE_X52Y104        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.640    12.819    NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[1].REG_IN/clk
    SLICE_X52Y104        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]/C
                         clock pessimism              0.146    12.966    
                         clock uncertainty           -0.154    12.812    
    SLICE_X52Y104        FDRE (Setup_fdre_C_R)       -0.429    12.383    NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  3.025    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.881ns  (logic 0.580ns (9.862%)  route 5.301ns (90.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.409ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.184ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.890     3.184    NoC_integration_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X31Y108        FDRE                                         r  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y108        FDRE (Prop_fdre_C_Q)         0.456     3.640 f  NoC_integration_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].peripheral_aresetn_reg[0]/Q
                         net (fo=92, routed)          2.865     6.505    NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/rst
    SLICE_X42Y88         LUT1 (Prop_lut1_I0_O)        0.124     6.629 r  NoC_integration_i/noc_router_NW_0/inst/S_FIFO/genblk2[3].REG_IN/data_out[31]_i_1/O
                         net (fo=693, routed)         2.436     9.065    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/SR[0]
    SLICE_X50Y99         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        1.467    12.646    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/clk
    SLICE_X50Y99         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[21]/C
                         clock pessimism              0.129    12.775    
                         clock uncertainty           -0.154    12.621    
    SLICE_X50Y99         FDRE (Setup_fdre_C_R)       -0.524    12.097    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                          -9.065    
  -------------------------------------------------------------------
                         slack                                  3.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.887%)  route 0.178ns (58.113%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.637     0.973    NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X48Y103        FDRE                                         r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.128     1.101 r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[28]/Q
                         net (fo=4, routed)           0.178     1.279    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/E_RX[28]
    SLICE_X50Y101        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.907     1.273    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/clk
    SLICE_X50Y101        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.009     1.243    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.279    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/timeoutclockperiods_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.312ns (63.751%)  route 0.177ns (36.249%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.557     0.893    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/clk
    SLICE_X43Y99         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[23]/Q
                         net (fo=4, routed)           0.177     1.210    NoC_integration_i/noc_router_NW_0/inst/Efifo_data_out[23]
    SLICE_X45Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.327 r  NoC_integration_i/noc_router_NW_0/inst/timeoutclockperiods_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.328    NoC_integration_i/noc_router_NW_0/inst/timeoutclockperiods_reg[7]_i_1__0_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.382 r  NoC_integration_i/noc_router_NW_0/inst/timeoutclockperiods_reg[11]_i_2__0/O[0]
                         net (fo=2, routed)           0.000     1.382    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Elength[8]
    SLICE_X45Y100        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/timeoutclockperiods_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.911     1.277    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/clk
    SLICE_X45Y100        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/timeoutclockperiods_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.102     1.344    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/timeoutclockperiods_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.715%)  route 0.195ns (54.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.552     0.888    NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X42Y86         FDRE                                         r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y86         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[8]/Q
                         net (fo=4, routed)           0.195     1.246    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/E_RX[8]
    SLICE_X50Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.816     1.182    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/clk
    SLICE_X50Y87         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[8]/C
                         clock pessimism             -0.035     1.147    
    SLICE_X50Y87         FDRE (Hold_fdre_C_D)         0.059     1.206    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.206    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/timeoutclockperiods_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.323ns (64.548%)  route 0.177ns (35.452%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.557     0.893    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/clk
    SLICE_X43Y99         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/data_out_reg[23]/Q
                         net (fo=4, routed)           0.177     1.210    NoC_integration_i/noc_router_NW_0/inst/Efifo_data_out[23]
    SLICE_X45Y99         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.117     1.327 r  NoC_integration_i/noc_router_NW_0/inst/timeoutclockperiods_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.328    NoC_integration_i/noc_router_NW_0/inst/timeoutclockperiods_reg[7]_i_1__0_n_0
    SLICE_X45Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.393 r  NoC_integration_i/noc_router_NW_0/inst/timeoutclockperiods_reg[11]_i_2__0/O[2]
                         net (fo=2, routed)           0.000     1.393    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/Elength[10]
    SLICE_X45Y100        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/timeoutclockperiods_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.911     1.277    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/clk
    SLICE_X45Y100        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/timeoutclockperiods_reg[10]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X45Y100        FDRE (Hold_fdre_C_D)         0.102     1.344    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/timeoutclockperiods_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.650%)  route 0.234ns (62.350%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.556     0.892    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y95         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/slv_reg1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y95         FDRE (Prop_fdre_C_Q)         0.141     1.033 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/slv_reg1_reg[17]/Q
                         net (fo=2, routed)           0.234     1.266    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/slv_reg1[17]
    SLICE_X51Y96         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.820     1.186    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y96         FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[17]/C
                         clock pessimism             -0.035     1.151    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.066     1.217    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[0].REG_IN/reg_data_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.502%)  route 0.245ns (63.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.637     0.973    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X48Y105        FDRE                                         r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y105        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[27]/Q
                         net (fo=4, routed)           0.245     1.359    NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[0].REG_IN/L_RX[27]
    SLICE_X51Y103        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[0].REG_IN/reg_data_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.906     1.272    NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[0].REG_IN/clk
    SLICE_X51Y103        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[0].REG_IN/reg_data_out_reg[27]/C
                         clock pessimism             -0.039     1.233    
    SLICE_X51Y103        FDRE (Hold_fdre_C_D)         0.072     1.305    NoC_integration_i/noc_router_NW_0/inst/L_FIFO/genblk2[0].REG_IN/reg_data_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.116%)  route 0.229ns (61.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.637     0.973    NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X48Y103        FDRE                                         r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y103        FDRE (Prop_fdre_C_Q)         0.141     1.114 r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[23]/Q
                         net (fo=4, routed)           0.229     1.343    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/E_RX[23]
    SLICE_X50Y101        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.907     1.273    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/clk
    SLICE_X50Y101        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[23]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X50Y101        FDRE (Hold_fdre_C_D)         0.052     1.286    NoC_integration_i/noc_router_NW_0/inst/E_FIFO/genblk2[1].REG_IN/reg_data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.343    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.771%)  route 0.186ns (59.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.555     0.891    NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X43Y92         FDRE                                         r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y92         FDRE (Prop_fdre_C_Q)         0.128     1.019 r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/PE2R_RX_reg[11]/Q
                         net (fo=1, routed)           0.186     1.205    NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/Q[11]
    SLICE_X50Y92         FDRE                                         r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.819     1.185    NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/s00_axi_aclk
    SLICE_X50Y92         FDRE                                         r  NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)        -0.002     1.148    NoC_integration_i/network_interface_2/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.148    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.452%)  route 0.127ns (23.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.557     0.893    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/clk
    SLICE_X38Y98         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.183    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[2]
    SLICE_X38Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.339 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[1]_i_2__0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.339    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[4]_i_2__0_n_0
    SLICE_X38Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.379 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[5]_i_2__0_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.380    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[8]_i_2__0_n_0
    SLICE_X38Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.433 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[9]_i_2__0_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.433    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[8]_i_1__0_n_0
    SLICE_X38Y100        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.911     1.277    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/clk
    SLICE_X38Y100        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X38Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Stimer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.443%)  route 0.127ns (23.557%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.557     0.893    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/clk
    SLICE_X42Y98         FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDRE (Prop_fdre_C_Q)         0.164     1.057 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[2]/Q
                         net (fo=2, routed)           0.127     1.183    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[2]
    SLICE_X42Y98         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.339 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[1]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.339    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[4]_i_2_n_0
    SLICE_X42Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.379 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[5]_i_2_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     1.380    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[8]_i_2_n_0
    SLICE_X42Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.433 r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[9]_i_2_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.433    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[8]_i_1_n_0
    SLICE_X42Y100        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    NoC_integration_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2129, routed)        0.911     1.277    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/clk
    SLICE_X42Y100        FDRE                                         r  NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[8]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X42Y100        FDRE (Hold_fdre_C_D)         0.134     1.376    NoC_integration_i/noc_router_NW_0/inst/L_ARBITER/Etimer/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.433    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { NoC_integration_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  NoC_integration_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y91    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/RTS_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y90    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X44Y88    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y96    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y90    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y96    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X50Y104   NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y96    NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y104   NoC_integration_i/network_interface_0/U0/network_interface_v1_0_S00_AXI_inst/NI_PE_to_Router/TX_reg[16]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y93    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y94    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y92    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y93    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X26Y90    NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y102   NoC_integration_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK



