m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/simulation/modelsim
Einstruction_fetch_unit
Z1 w1626442791
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 3
R0
Z6 8/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd
Z7 F/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd
l0
L8 1
VYLg;38:1JEHz4cciZdmTh1
!s100 1lF]8456XzUl5CL24?T6@1
Z8 OV;C;2020.1;71
31
Z9 !s110 1626443427
!i10b 1
Z10 !s108 1626443427.000000
Z11 !s90 -reportprogress|300|-93|-work|work|/home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd|
!s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd|
!i113 1
Z12 o-93 -work work
Z13 tExplicit 1 CvgOpt 0
Abhv
R2
R3
R4
R5
DEx4 work 22 instruction_fetch_unit 0 22 YLg;38:1JEHz4cciZdmTh1
!i122 3
l66
L28 55
V_1@?Fdol<ofi[RTjdDG^l1
!s100 =El7H30CCjde=jBmZ8oQH2
R8
31
R9
!i10b 1
R10
R11
Z14 !s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/06-instruction_fetch_unit/instruction_fetch_unit.vhd|
!i113 1
R12
R13
Eprogram_counter_32_bit
Z15 w1624979771
R2
R3
R4
R5
!i122 1
R0
Z16 8/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl
Z17 F/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl
l0
L8 1
V]XM6><?E];2L@`3DfF8mh2
!s100 jO_j0o>@zZNAHI912cJF90
R8
31
R9
!i10b 1
R10
Z18 !s90 -reportprogress|300|-93|-work|work|/home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl|
Z19 !s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/04-program_counter/program_counter_32_bit.vhdl|
!i113 1
R12
R13
Abhv
R2
R3
R4
R5
DEx4 work 22 program_counter_32_bit 0 22 ]XM6><?E];2L@`3DfF8mh2
!i122 1
l23
L20 21
V<lV=3@c@ib>jaNMKl4^VR1
!s100 <@S22Fg1PGj5S1V2DM]Lz3
R8
31
R9
!i10b 1
R10
R18
R19
!i113 1
R12
R13
Eram
Z20 w1626349731
Z21 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
R4
R5
!i122 2
R0
Z22 8/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl
Z23 F/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl
l0
L8 1
VAYgb>85lOz]cW]CKFoKeH3
!s100 L_5zmLJIzTXbeUlJiz;0N2
R8
31
R9
!i10b 1
R10
Z24 !s90 -reportprogress|300|-93|-work|work|/home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl|
Z25 !s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/03-RAM/RAM.vhdl|
!i113 1
R12
R13
Abhv
R21
R4
R5
DEx4 work 3 ram 0 22 AYgb>85lOz]cW]CKFoKeH3
!i122 2
l31
L21 39
VQVUBc^@UJ[:7hAll<zN`H0
!s100 oic=1]Ge>G_LYHF^R@7z32
R8
31
R9
!i10b 1
R10
R24
R25
!i113 1
R12
R13
Eregister32
Z26 w1624462431
R4
R5
!i122 0
R0
Z27 8/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd
Z28 F/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd
l0
L7 1
VIh3f<VSZ9<SzTzE0Z232l2
!s100 DY^>b7gfof3n0e=gJ0@^b0
R8
31
R9
!i10b 1
R10
Z29 !s90 -reportprogress|300|-93|-work|work|/home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd|
Z30 !s107 /home/edocit/Documenti/AUGC/CPU_RISC_32/05-Register/register32.vhd|
!i113 1
R12
R13
Abhv
R4
R5
DEx4 work 10 register32 0 22 Ih3f<VSZ9<SzTzE0Z232l2
!i122 0
l20
L17 14
VFXgEV[QO?n[i1g5f3`13[2
!s100 k_lb5A5aACXU63CR4;[3=3
R8
31
R9
!i10b 1
R10
R29
R30
!i113 1
R12
R13
