<profile>

<section name = "Vitis HLS Report for 'top'" level="0">
<item name = "Date">Wed Feb 24 15:50:22 2021
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">batch</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.00 ns, 3.000 ns, 0.81 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="conv1x1_v4_512_512_1024_16_16_24_8_4_U0">conv1x1_v4_512_512_1024_16_16_24_8_4_s, ?, ?, ?, ?, ?, ?, none</column>
<column name="dw_deform_M_512_1024_16_24_8_4_1_U0">dw_deform_M_512_1024_16_24_8_4_1_s, ?, ?, ?, ?, ?, ?, none</column>
<column name="conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0">conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s, ?, ?, ?, ?, ?, ?, none</column>
<column name="M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0">M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s, ?, ?, ?, ?, ?, ?, none</column>
<column name="quantize_mul_shift_24_8_16_16_16_16_23_U0">quantize_mul_shift_24_8_16_16_16_16_23, ?, ?, ?, ?, ?, ?, none</column>
<column name="quantize_mul_shift_24_8_16_16_16_16_U0">quantize_mul_shift_24_8_16_16_16_16_s, ?, ?, ?, ?, ?, ?, none</column>
<column name="M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0">M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s, ?, ?, ?, ?, ?, ?, none</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0">M2S_repeat_16_16_ap_int_16_ap_int_256_21, ?, ?, ?, ?, ?, ?, none</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0">M2S_repeat_16_16_ap_int_16_ap_int_256_22, ?, ?, ?, ?, ?, ?, none</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0">M2S_repeat_16_16_ap_int_16_ap_int_256_24, ?, ?, ?, ?, ?, ?, none</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_U0">M2S_repeat_16_16_ap_int_16_ap_int_256_s, ?, ?, ?, ?, ?, ?, none</column>
<column name="PackReadBuffer_ap_int_16_U0">PackReadBuffer_ap_int_16_s, 3, ?, 9.000 ns, ?, 3, ?, none</column>
<column name="M2S_addr_ap_uint_8_ap_uint_8_U0">M2S_addr_ap_uint_8_ap_uint_8_s, ?, ?, ?, ?, ?, ?, none</column>
<column name="Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0">Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc, 13, 13, 39.000 ns, 39.000 ns, 13, 13, none</column>
<column name="Block_split7793_proc_U0">Block_split7793_proc, 12, 12, 36.000 ns, 36.000 ns, 12, 12, none</column>
<column name="Loop_VITIS_LOOP_88_1_proc_U0">Loop_VITIS_LOOP_88_1_proc, ?, ?, ?, ?, ?, ?, none</column>
<column name="M2S_16_8_8_ap_int_128_ap_int_128_U0">M2S_16_8_8_ap_int_128_ap_int_128_s, 2, ?, 6.000 ns, ?, 2, ?, none</column>
<column name="Block_split7796_proc_U0">Block_split7796_proc, 9, 9, 27.000 ns, 27.000 ns, 9, 9, none</column>
<column name="S2M_16_8_8_ap_int_128_ap_int_128_U0">S2M_16_8_8_ap_int_128_ap_int_128_s, 2, ?, 6.000 ns, ?, 2, ?, none</column>
<column name="Loop_VITIS_LOOP_38_1_proc_U0">Loop_VITIS_LOOP_38_1_proc, ?, ?, ?, ?, ?, ?, none</column>
<column name="Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0">Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc, 10, 10, 30.000 ns, 30.000 ns, 10, 10, none</column>
<column name="Block_split77_proc_U0">Block_split77_proc, 1, 1, 3.000 ns, 3.000 ns, 1, 1, none</column>
<column name="top_entry39_U0">top_entry39, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0">Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 276, -</column>
<column name="FIFO">-, -, 8613, 5819, -</column>
<column name="Instance">272, 278, 41557, 42433, -</column>
<column name="Memory">376, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 567, -</column>
<column name="Register">-, -, 63, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">150, 77, 35, 69, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc_U0">Block_Z12conv1x1_packILi16ELi16ELi512ELi1024ELi512ELi8ELi24ELi4ELi16ELi16EEvRN3hls6streamI6ap_intIXmlT4_T_EELi0EEERNS1_IS2_IXmlT4_T0_EELi0EEEPS2_IXmlT6_T_EEPS2_IXT7_EEPS2_IXT8_EE7ap_uintILi16EESG_SG_ibb_exit_i_proc, 0, 0, 26, 29, 0</column>
<column name="Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc_U0">Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit89_proc, 0, 0, 938, 218, 0</column>
<column name="Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc_U0">Block_Z7wrapperP6ap_intILi128EES1_PS_ILi64EES3_PS_ILi16EEP7ap_uintILi8EEiiiibbbbbb_exit_proc, 0, 1, 339, 158, 0</column>
<column name="Block_split7793_proc_U0">Block_split7793_proc, 0, 0, 908, 209, 0</column>
<column name="Block_split7796_proc_U0">Block_split7796_proc, 0, 2, 383, 271, 0</column>
<column name="Block_split77_proc_U0">Block_split77_proc, 0, 0, 35, 95, 0</column>
<column name="Loop_VITIS_LOOP_38_1_proc_U0">Loop_VITIS_LOOP_38_1_proc, 0, 0, 225, 192, 0</column>
<column name="Loop_VITIS_LOOP_88_1_proc_U0">Loop_VITIS_LOOP_88_1_proc, 0, 0, 255, 326, 0</column>
<column name="M2S_16_8_8_ap_int_128_ap_int_128_U0">M2S_16_8_8_ap_int_128_ap_int_128_s, 0, 0, 266, 225, 0</column>
<column name="M2S_addr_ap_uint_8_ap_uint_8_U0">M2S_addr_ap_uint_8_ap_uint_8_s, 0, 0, 973, 503, 0</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0">M2S_repeat_16_16_ap_int_16_ap_int_256_21, 0, 1, 703, 996, 0</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0">M2S_repeat_16_16_ap_int_16_ap_int_256_22, 0, 1, 703, 996, 0</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0">M2S_repeat_16_16_ap_int_16_ap_int_256_24, 0, 1, 703, 996, 0</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_U0">M2S_repeat_16_16_ap_int_16_ap_int_256_s, 0, 1, 703, 996, 0</column>
<column name="M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0">M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_s, 0, 1, 1525, 1394, 0</column>
<column name="M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0">M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_s, 0, 10, 6395, 1939, 0</column>
<column name="PackReadBuffer_ap_int_16_U0">PackReadBuffer_ap_int_16_s, 0, 0, 831, 1034, 0</column>
<column name="S2M_16_8_8_ap_int_128_ap_int_128_U0">S2M_16_8_8_ap_int_128_ap_int_128_s, 0, 0, 292, 228, 0</column>
<column name="control_s_axi_U">control_s_axi, 0, 0, 650, 1076, 0</column>
<column name="conv1x1_v4_512_512_1024_16_16_24_8_4_U0">conv1x1_v4_512_512_1024_16_16_24_8_4_s, 4, 128, 4181, 8643, 0</column>
<column name="conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_U0">conv_3x3_linebuffer_512_1024_1024_16_8_1024_ap_int_128_MultiChanData_9u_128u_s, 240, 1, 5650, 5522, 0</column>
<column name="dw_deform_M_512_1024_16_24_8_4_1_U0">dw_deform_M_512_1024_16_24_8_4_1_s, 0, 97, 5031, 3796, 0</column>
<column name="gmem0_m_axi_U">gmem0_m_axi, 8, 0, 613, 787, 0</column>
<column name="gmem1_m_axi_U">gmem1_m_axi, 8, 0, 613, 787, 0</column>
<column name="gmem2_m_axi_U">gmem2_m_axi, 4, 0, 566, 766, 0</column>
<column name="gmem3_m_axi_U">gmem3_m_axi, 4, 0, 566, 766, 0</column>
<column name="gmem4_m_axi_U">gmem4_m_axi, 2, 0, 537, 677, 0</column>
<column name="gmem5_m_axi_U">gmem5_m_axi, 2, 0, 548, 700, 0</column>
<column name="quantize_mul_shift_24_8_16_16_16_16_23_U0">quantize_mul_shift_24_8_16_16_16_16_23, 0, 17, 3198, 3900, 0</column>
<column name="quantize_mul_shift_24_8_16_16_16_16_U0">quantize_mul_shift_24_8_16_16_16_16_s, 0, 17, 3198, 3891, 0</column>
<column name="top_entry39_U0">top_entry39, 0, 0, 3, 317, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="k1_buffer_V_0_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_1_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_2_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_3_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_4_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_5_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_6_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_7_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_8_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_9_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_10_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_11_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_12_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_13_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_14_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k1_buffer_V_15_U">k1_buffer_V_0, 15, 0, 0, 0, 2048, 64, 1, 131072</column>
<column name="k3_buffer_V_0_U">k3_buffer_V_0, 8, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="k3_buffer_V_1_U">k3_buffer_V_0, 8, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="k3_buffer_V_2_U">k3_buffer_V_0, 8, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="k3_buffer_V_3_U">k3_buffer_V_0, 8, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="k3_buffer_V_4_U">k3_buffer_V_0, 8, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="k3_buffer_V_5_U">k3_buffer_V_0, 8, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="k3_buffer_V_6_U">k3_buffer_V_0, 8, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="k3_buffer_V_7_U">k3_buffer_V_0, 8, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="k3_buffer_V_8_U">k3_buffer_V_0, 8, 0, 0, 0, 64, 64, 1, 4096</column>
<column name="scale_buffer3_V_0_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer3_V_1_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer3_V_2_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer3_V_3_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer3_V_4_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer3_V_5_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer3_V_6_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer3_V_7_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer3_V_0_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer3_V_1_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer3_V_2_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer3_V_3_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer3_V_4_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer3_V_5_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer3_V_6_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer3_V_7_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer1_V_0_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer1_V_1_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer1_V_2_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer1_V_3_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer1_V_4_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer1_V_5_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer1_V_6_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="scale_buffer1_V_7_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer1_V_0_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer1_V_1_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer1_V_2_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer1_V_3_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer1_V_4_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer1_V_5_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer1_V_6_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
<column name="bias_buffer1_V_7_U">scale_buffer3_V_0, 2, 0, 0, 0, 128, 16, 1, 2048</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="CONV_D_loc_c140_U">0, 99, 0, -, 2, 32, 64</column>
<column name="CONV_D_loc_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="D_V_loc_c145_U">0, 99, 0, -, 6, 16, 96</column>
<column name="D_V_loc_c163_U">0, 99, 0, -, 2, 16, 32</column>
<column name="D_V_loc_c_U">0, 99, 0, -, 2, 16, 32</column>
<column name="D_c123_U">0, 99, 0, -, 2, 32, 64</column>
<column name="D_c124_U">0, 99, 0, -, 2, 32, 64</column>
<column name="D_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="IC_V_loc_c_U">0, 99, 0, -, 4, 16, 64</column>
<column name="IC_c125_U">0, 99, 0, -, 2, 32, 64</column>
<column name="IC_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="OC_V_loc_c146_U">0, 99, 0, -, 2, 16, 32</column>
<column name="OC_V_loc_c157_U">0, 99, 0, -, 2, 16, 32</column>
<column name="OC_V_loc_c159_U">0, 99, 0, -, 2, 16, 32</column>
<column name="OC_V_loc_c164_U">0, 99, 0, -, 2, 16, 32</column>
<column name="OC_V_loc_c168_U">0, 99, 0, -, 2, 16, 32</column>
<column name="OC_V_loc_c_U">0, 99, 0, -, 4, 16, 64</column>
<column name="OC_c126_U">0, 99, 0, -, 2, 32, 64</column>
<column name="OC_c127_U">0, 99, 0, -, 3, 32, 96</column>
<column name="OC_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="STRIDE_2_c131_U">0, 99, 0, -, 3, 1, 3</column>
<column name="STRIDE_2_c132_U">0, 99, 0, -, 7, 1, 7</column>
<column name="STRIDE_2_c166_U">0, 99, 0, -, 2, 1, 2</column>
<column name="STRIDE_2_c_U">0, 99, 0, -, 2, 1, 2</column>
<column name="batch_c128_U">0, 99, 0, -, 2, 32, 64</column>
<column name="batch_c129_U">0, 99, 0, -, 2, 32, 64</column>
<column name="batch_c130_U">0, 99, 0, -, 3, 32, 96</column>
<column name="batch_c143_U">0, 99, 0, -, 2, 32, 64</column>
<column name="batch_c144_U">0, 99, 0, -, 6, 32, 192</column>
<column name="batch_c165_U">0, 99, 0, -, 2, 32, 64</column>
<column name="batch_c_U">0, 99, 0, -, 3, 32, 96</column>
<column name="deform_c139_U">0, 99, 0, -, 7, 1, 7</column>
<column name="deform_c_U">0, 99, 0, -, 3, 1, 3</column>
<column name="f1_U">0, 99, 0, -, 2, 128, 256</column>
<column name="f3_U">0, 99, 0, -, 2, 128, 256</column>
<column name="fin_U">0, 99, 0, -, 2, 128, 256</column>
<column name="fmap_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="in_layer_U">0, 99, 0, -, 2, 1152, 2304</column>
<column name="k0_1_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="k0_3_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="k1_U">0, 99, 0, -, 2, 1024, 2048</column>
<column name="k3s_U">0, 99, 0, -, 2, 576, 1152</column>
<column name="lshr_ln44_cast_loc_channel_U">0, 99, 0, -, 2, 24, 48</column>
<column name="mul_ln31_1_loc_c148_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mul_ln31_1_loc_c149_U">0, 99, 0, -, 3, 32, 96</column>
<column name="mul_ln31_1_loc_c154_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mul_ln31_1_loc_c156_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mul_ln31_1_loc_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mul_ln93_1_loc_c160_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mul_ln93_1_loc_c161_U">0, 99, 0, -, 2, 32, 64</column>
<column name="mul_ln93_1_loc_c162_U">0, 99, 0, -, 7, 32, 224</column>
<column name="mul_ln93_1_loc_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="offset_s_U">0, 99, 0, -, 2, 8, 16</column>
<column name="offsets_c_U">0, 99, 0, -, 3, 64, 192</column>
<column name="out_c_U">0, 99, 0, -, 10, 64, 640</column>
<column name="quant_c_U">0, 99, 0, -, 2, 64, 128</column>
<column name="relu1_c_U">0, 99, 0, -, 6, 1, 6</column>
<column name="relu3_c_U">0, 99, 0, -, 9, 1, 9</column>
<column name="ret_V_1_loc_c147_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ret_V_1_loc_c_U">0, 99, 0, -, 2, 32, 64</column>
<column name="ret_V_cast_loc_c150_U">0, 99, 0, -, 2, 12, 24</column>
<column name="ret_V_cast_loc_c151_U">0, 99, 0, -, 3, 12, 36</column>
<column name="ret_V_cast_loc_c152_U">0, 99, 0, -, 3, 12, 36</column>
<column name="ret_V_cast_loc_c153_U">0, 99, 0, -, 3, 12, 36</column>
<column name="ret_V_cast_loc_c_U">0, 99, 0, -, 2, 12, 24</column>
<column name="s_bias_1_U">0, 99, 0, -, 2, 256, 512</column>
<column name="s_bias_U">0, 99, 0, -, 2, 256, 512</column>
<column name="s_conv1_U">0, 99, 0, -, 2, 512, 1024</column>
<column name="s_conv3_U">0, 99, 0, -, 2, 512, 1024</column>
<column name="s_scale_1_U">0, 99, 0, -, 2, 256, 512</column>
<column name="s_scale_U">0, 99, 0, -, 2, 256, 512</column>
<column name="select_ln160_loc_channel_U">0, 99, 0, -, 2, 29, 58</column>
<column name="select_ln169_loc_c_U">0, 99, 0, -, 8, 29, 232</column>
<column name="skip1_c138_U">0, 99, 0, -, 4, 1, 4</column>
<column name="skip1_c141_U">0, 99, 0, -, 2, 1, 2</column>
<column name="skip1_c142_U">0, 99, 0, -, 2, 1, 2</column>
<column name="skip1_c155_U">0, 99, 0, -, 2, 1, 2</column>
<column name="skip1_c158_U">0, 99, 0, -, 2, 1, 2</column>
<column name="skip1_c_U">0, 99, 0, -, 2, 1, 2</column>
<column name="skip3_c133_U">0, 99, 0, -, 2, 1, 2</column>
<column name="skip3_c134_U">0, 99, 0, -, 4, 1, 4</column>
<column name="skip3_c135_U">0, 99, 0, -, 4, 1, 4</column>
<column name="skip3_c136_U">0, 99, 0, -, 4, 1, 4</column>
<column name="skip3_c137_U">0, 99, 0, -, 7, 1, 7</column>
<column name="skip3_c167_U">0, 99, 0, -, 2, 1, 2</column>
<column name="skip3_c169_U">0, 99, 0, -, 2, 1, 2</column>
<column name="skip3_c_U">0, 99, 0, -, 3, 1, 3</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Loop_VITIS_LOOP_38_1_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Loop_VITIS_LOOP_38_1_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Loop_VITIS_LOOP_88_1_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Loop_VITIS_LOOP_88_1_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="M2S_addr_ap_uint_8_ap_uint_8_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_21_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_22_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_24_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="M2S_repeat_16_16_ap_int_16_ap_int_256_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="M2S_repeat_merge_1x1_v2_4_16_16_ap_int_64_MultiChanData_16u_64u_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="M2S_repeat_merge_3x3_4_1_16_ap_int_64_MultiChanData_9u_64u_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="PackReadBuffer_ap_int_16_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="PackReadBuffer_ap_int_16_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer1_V_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer1_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer1_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer1_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer1_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer1_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer1_V_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer1_V_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer3_V_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer3_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer3_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer3_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer3_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer3_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer3_V_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_bias_buffer3_V_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_10">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_11">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_12">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_13">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_14">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_15">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_8">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k1_buffer_V_9">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k3_buffer_V_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k3_buffer_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k3_buffer_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k3_buffer_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k3_buffer_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k3_buffer_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k3_buffer_V_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k3_buffer_V_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_k3_buffer_V_8">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer1_V_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer1_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer1_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer1_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer1_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer1_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer1_V_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer1_V_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer3_V_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer3_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer3_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer3_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer3_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer3_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer3_V_6">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_scale_buffer3_V_7">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="top_entry39_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="top_entry39_U0_start_full_n">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_PackReadBuffer_ap_int_16_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer1_V_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer1_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer1_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer1_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer1_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer1_V_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer1_V_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer1_V_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer3_V_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer3_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer3_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer3_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer3_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer3_V_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer3_V_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_bias_buffer3_V_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_10">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_11">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_12">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_13">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_14">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_15">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_8">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k1_buffer_V_9">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k3_buffer_V_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k3_buffer_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k3_buffer_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k3_buffer_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k3_buffer_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k3_buffer_V_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k3_buffer_V_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k3_buffer_V_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_k3_buffer_V_8">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer1_V_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer1_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer1_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer1_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer1_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer1_V_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer1_V_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer1_V_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer3_V_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer3_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer3_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer3_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer3_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer3_V_5">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer3_V_6">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_scale_buffer3_V_7">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_top_entry39_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_PackReadBuffer_ap_int_16_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_10">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_11">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_12">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_13">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_14">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_15">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_8">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_9">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_8">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_5">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_6">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_7">9, 2, 1, 2</column>
<column name="ap_sync_reg_top_entry39_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_Loop_VITIS_LOOP_38_1_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Loop_VITIS_LOOP_88_1_proc_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_M2S_16_8_8_ap_int_128_ap_int_128_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_M2S_addr_ap_uint_8_ap_uint_8_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_PackReadBuffer_ap_int_16_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer1_V_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_bias_buffer3_V_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_10">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_11">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_12">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_13">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_14">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_15">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_8">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k1_buffer_V_9">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_k3_buffer_V_8">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer1_V_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_5">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_6">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_scale_buffer3_V_7">1, 0, 1, 0</column>
<column name="ap_sync_reg_top_entry39_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 8, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, top, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, top, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, top, return value</column>
<column name="m_axi_gmem0_AWVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_AWUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WDATA">out, 128, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WSTRB">out, 16, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WLAST">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_WUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARVALID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREADY">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARADDR">out, 64, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARID">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLEN">out, 8, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARSIZE">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARBURST">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARLOCK">out, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARCACHE">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARPROT">out, 3, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARQOS">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARREGION">out, 4, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_ARUSER">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RDATA">in, 128, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RLAST">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_RRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BVALID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BREADY">out, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BRESP">in, 2, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BID">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem0_BUSER">in, 1, m_axi, gmem0, pointer</column>
<column name="m_axi_gmem1_AWVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_AWUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WDATA">out, 128, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WSTRB">out, 16, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WLAST">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_WUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARVALID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREADY">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARADDR">out, 64, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARID">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLEN">out, 8, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARSIZE">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARBURST">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARLOCK">out, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARCACHE">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARPROT">out, 3, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARQOS">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARREGION">out, 4, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_ARUSER">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RDATA">in, 128, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RLAST">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_RRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BVALID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BREADY">out, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BRESP">in, 2, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BID">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem1_BUSER">in, 1, m_axi, gmem1, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 8, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem3_AWVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_AWUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WDATA">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WSTRB">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WLAST">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_WUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARVALID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREADY">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARADDR">out, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARID">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLEN">out, 8, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARSIZE">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARBURST">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARLOCK">out, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARCACHE">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARPROT">out, 3, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARQOS">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARREGION">out, 4, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_ARUSER">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RDATA">in, 64, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RLAST">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_RRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BVALID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BREADY">out, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BRESP">in, 2, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BID">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem3_BUSER">in, 1, m_axi, gmem3, pointer</column>
<column name="m_axi_gmem4_AWVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_AWUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WDATA">out, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WSTRB">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WLAST">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_WUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARVALID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREADY">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARADDR">out, 64, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARID">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLEN">out, 8, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARSIZE">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARBURST">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARLOCK">out, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARCACHE">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARPROT">out, 3, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARQOS">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARREGION">out, 4, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_ARUSER">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RDATA">in, 32, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RLAST">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_RRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BVALID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BREADY">out, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BRESP">in, 2, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BID">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem4_BUSER">in, 1, m_axi, gmem4, pointer</column>
<column name="m_axi_gmem5_AWVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLEN">out, 8, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_AWUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WDATA">out, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WSTRB">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WLAST">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_WUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARVALID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREADY">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARADDR">out, 64, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARID">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLEN">out, 8, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARSIZE">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARBURST">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARLOCK">out, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARCACHE">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARPROT">out, 3, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARQOS">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARREGION">out, 4, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_ARUSER">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RDATA">in, 32, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RLAST">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RUSER">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_RRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BVALID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BREADY">out, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BRESP">in, 2, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BID">in, 1, m_axi, gmem5, pointer</column>
<column name="m_axi_gmem5_BUSER">in, 1, m_axi, gmem5, pointer</column>
</table>
</item>
</section>
</profile>
