

================================================================
== Vitis HLS Report for 'compute_Pipeline_GRAD_GRAD_INNER'
================================================================
* Date:           Tue Dec 17 15:07:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1029|     1029|  10.290 us|  10.290 us|  1029|  1029|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GRAD_GRAD_INNER  |     1027|     1027|         5|          1|          1|  1024|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.90>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 8 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 9 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten9 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln177_read = read i28 @_ssdm_op_Read.ap_auto.i28, i28 %sext_ln177"   --->   Operation 11 'read' 'sext_ln177_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln177_cast = sext i28 %sext_ln177_read"   --->   Operation 12 'sext' 'sext_ln177_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten9"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i58.i.i"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten9_load = load i11 %indvar_flatten9" [sgd.cpp:177]   --->   Operation 17 'load' 'indvar_flatten9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 18 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.61ns)   --->   "%icmp_ln177 = icmp_eq  i11 %indvar_flatten9_load, i11 1024" [sgd.cpp:177]   --->   Operation 19 'icmp' 'icmp_ln177' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.73ns)   --->   "%add_ln177 = add i11 %indvar_flatten9_load, i11 1" [sgd.cpp:177]   --->   Operation 20 'add' 'add_ln177' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln177 = br i1 %icmp_ln177, void %for.cond.cleanup3.i51.i.i, void %for.body4.i.i.i.preheader.exitStub" [sgd.cpp:177]   --->   Operation 21 'br' 'br_ln177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [sgd.cpp:180]   --->   Operation 22 'load' 'j_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [sgd.cpp:177]   --->   Operation 23 'load' 'i_load' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.61ns)   --->   "%icmp_ln180 = icmp_eq  i6 %j_load, i6 32" [sgd.cpp:180]   --->   Operation 24 'icmp' 'icmp_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.29ns)   --->   "%select_ln177 = select i1 %icmp_ln180, i6 0, i6 %j_load" [sgd.cpp:177]   --->   Operation 25 'select' 'select_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%add_ln177_1 = add i6 %i_load, i6 1" [sgd.cpp:177]   --->   Operation 26 'add' 'add_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.29ns)   --->   "%select_ln177_1 = select i1 %icmp_ln180, i6 %add_ln177_1, i6 %i_load" [sgd.cpp:177]   --->   Operation 27 'select' 'select_ln177_1' <Predicate = (!icmp_ln177)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln177 = trunc i6 %select_ln177_1" [sgd.cpp:177]   --->   Operation 28 'trunc' 'trunc_ln177' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_mid = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln177, i5 0" [sgd.cpp:177]   --->   Operation 29 'bitconcatenate' 'p_mid' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j_1_cast_i_i = zext i6 %select_ln177" [sgd.cpp:177]   --->   Operation 30 'zext' 'j_1_cast_i_i' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.72ns)   --->   "%add_ln181 = add i10 %p_mid, i10 %j_1_cast_i_i" [sgd.cpp:181]   --->   Operation 31 'add' 'add_ln181' <Predicate = (!icmp_ln177)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln1270 = zext i10 %add_ln181"   --->   Operation 32 'zext' 'zext_ln1270' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%training_instance_V_addr = getelementptr i16 %training_instance_V, i64 0, i64 %zext_ln1270"   --->   Operation 33 'getelementptr' 'training_instance_V_addr' <Predicate = (!icmp_ln177)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.17ns)   --->   "%training_instance_V_load = load i10 %training_instance_V_addr"   --->   Operation 34 'load' 'training_instance_V_load' <Predicate = (!icmp_ln177)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%add_ln180 = add i6 %select_ln177, i6 1" [sgd.cpp:180]   --->   Operation 35 'add' 'add_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln180 = store i11 %add_ln177, i11 %indvar_flatten9" [sgd.cpp:180]   --->   Operation 36 'store' 'store_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln180 = store i6 %select_ln177_1, i6 %i" [sgd.cpp:180]   --->   Operation 37 'store' 'store_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.38>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln180 = store i6 %add_ln180, i6 %j" [sgd.cpp:180]   --->   Operation 38 'store' 'store_ln180' <Predicate = (!icmp_ln177)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.71>
ST_2 : Operation 39 [1/2] (1.17ns)   --->   "%training_instance_V_load = load i10 %training_instance_V_addr"   --->   Operation 39 'load' 'training_instance_V_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %training_instance_V_load"   --->   Operation 40 'sext' 'sext_ln1273' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [4/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i44 %sext_ln177_cast, i44 %sext_ln1273"   --->   Operation 41 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.53>
ST_3 : Operation 42 [3/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i44 %sext_ln177_cast, i44 %sext_ln1273"   --->   Operation 42 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 0.53>
ST_4 : Operation 43 [2/4] (0.53ns) (root node of the DSP)   --->   "%r_V = mul i44 %sext_ln177_cast, i44 %sext_ln1273"   --->   Operation 43 'mul' 'r_V' <Predicate = true> <Delay = 0.53> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = (icmp_ln177)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.20>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @GRAD_GRAD_INNER_str"   --->   Operation 44 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 45 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 46 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln180 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [sgd.cpp:180]   --->   Operation 47 'specloopname' 'specloopname_ln180' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/4] (0.00ns) (root node of the DSP)   --->   "%r_V = mul i44 %sext_ln177_cast, i44 %sext_ln1273"   --->   Operation 48 'mul' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %r_V, i32 12, i32 43"   --->   Operation 49 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%gradient_V_addr = getelementptr i32 %gradient_V, i64 0, i64 %zext_ln1270" [sgd.cpp:181]   --->   Operation 50 'getelementptr' 'gradient_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.20ns)   --->   "%store_ln181 = store i32 %trunc_ln2, i10 %gradient_V_addr" [sgd.cpp:181]   --->   Operation 51 'store' 'store_ln181' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln180 = br void %for.body4.i58.i.i" [sgd.cpp:180]   --->   Operation 52 'br' 'br_ln180' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln177]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gradient_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ training_instance_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=1; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                        (alloca           ) [ 010000]
i                        (alloca           ) [ 010000]
indvar_flatten9          (alloca           ) [ 010000]
sext_ln177_read          (read             ) [ 000000]
sext_ln177_cast          (sext             ) [ 011111]
store_ln0                (store            ) [ 000000]
store_ln0                (store            ) [ 000000]
store_ln0                (store            ) [ 000000]
br_ln0                   (br               ) [ 000000]
indvar_flatten9_load     (load             ) [ 000000]
specpipeline_ln0         (specpipeline     ) [ 000000]
icmp_ln177               (icmp             ) [ 011110]
add_ln177                (add              ) [ 000000]
br_ln177                 (br               ) [ 000000]
j_load                   (load             ) [ 000000]
i_load                   (load             ) [ 000000]
icmp_ln180               (icmp             ) [ 000000]
select_ln177             (select           ) [ 000000]
add_ln177_1              (add              ) [ 000000]
select_ln177_1           (select           ) [ 000000]
trunc_ln177              (trunc            ) [ 000000]
p_mid                    (bitconcatenate   ) [ 000000]
j_1_cast_i_i             (zext             ) [ 000000]
add_ln181                (add              ) [ 000000]
zext_ln1270              (zext             ) [ 011111]
training_instance_V_addr (getelementptr    ) [ 011000]
add_ln180                (add              ) [ 000000]
store_ln180              (store            ) [ 000000]
store_ln180              (store            ) [ 000000]
store_ln180              (store            ) [ 000000]
training_instance_V_load (load             ) [ 000000]
sext_ln1273              (sext             ) [ 010111]
specloopname_ln0         (specloopname     ) [ 000000]
empty                    (speclooptripcount) [ 000000]
specpipeline_ln0         (specpipeline     ) [ 000000]
specloopname_ln180       (specloopname     ) [ 000000]
r_V                      (mul              ) [ 000000]
trunc_ln2                (partselect       ) [ 000000]
gradient_V_addr          (getelementptr    ) [ 000000]
store_ln181              (store            ) [ 000000]
br_ln180                 (br               ) [ 000000]
ret_ln0                  (ret              ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln177">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln177"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gradient_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gradient_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="training_instance_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training_instance_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i28"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="GRAD_GRAD_INNER_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i44.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="j_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="i_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten9_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten9/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sext_ln177_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="28" slack="0"/>
<pin id="66" dir="0" index="1" bw="28" slack="0"/>
<pin id="67" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln177_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="training_instance_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="10" slack="0"/>
<pin id="74" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="training_instance_V_addr/1 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="10" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="training_instance_V_load/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="gradient_V_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="32" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="10" slack="4"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gradient_V_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="store_ln181_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln181/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="sext_ln177_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="28" slack="0"/>
<pin id="98" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln177_cast/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="store_ln0_store_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="11" slack="0"/>
<pin id="103" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="store_ln0_store_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="0"/>
<pin id="107" dir="0" index="1" bw="6" slack="0"/>
<pin id="108" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="6" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="indvar_flatten9_load_load_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="0"/>
<pin id="117" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten9_load/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="icmp_ln177_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="11" slack="0"/>
<pin id="120" dir="0" index="1" bw="11" slack="0"/>
<pin id="121" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="add_ln177_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="j_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="0"/>
<pin id="132" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="i_load_load_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="6" slack="0"/>
<pin id="135" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="icmp_ln180_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="6" slack="0"/>
<pin id="138" dir="0" index="1" bw="6" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln180/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="select_ln177_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="6" slack="0"/>
<pin id="146" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="add_ln177_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="select_ln177_1_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="6" slack="0"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln177_1/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="trunc_ln177_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln177/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="p_mid_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="10" slack="0"/>
<pin id="170" dir="0" index="1" bw="5" slack="0"/>
<pin id="171" dir="0" index="2" bw="1" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_mid/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="j_1_cast_i_i_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="6" slack="0"/>
<pin id="178" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_1_cast_i_i/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="add_ln181_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="10" slack="0"/>
<pin id="182" dir="0" index="1" bw="6" slack="0"/>
<pin id="183" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln181/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln1270_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="10" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1270/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="add_ln180_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln180/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="store_ln180_store_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="11" slack="0"/>
<pin id="199" dir="0" index="1" bw="11" slack="0"/>
<pin id="200" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln180_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="6" slack="0"/>
<pin id="204" dir="0" index="1" bw="6" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln180_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="6" slack="0"/>
<pin id="209" dir="0" index="1" bw="6" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln180/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sext_ln1273_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="1" index="1" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1273/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="trunc_ln2_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="44" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="7" slack="0"/>
<pin id="221" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/5 "/>
</bind>
</comp>

<comp id="226" class="1007" name="grp_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="28" slack="1"/>
<pin id="228" dir="0" index="1" bw="16" slack="0"/>
<pin id="229" dir="1" index="2" bw="44" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="j_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="0"/>
<pin id="234" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="239" class="1005" name="i_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="6" slack="0"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="246" class="1005" name="indvar_flatten9_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="0"/>
<pin id="248" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten9 "/>
</bind>
</comp>

<comp id="253" class="1005" name="sext_ln177_cast_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="44" slack="1"/>
<pin id="255" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln177_cast "/>
</bind>
</comp>

<comp id="258" class="1005" name="icmp_ln177_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="3"/>
<pin id="260" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln177 "/>
</bind>
</comp>

<comp id="262" class="1005" name="zext_ln1270_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="4"/>
<pin id="264" dir="1" index="1" bw="64" slack="4"/>
</pin_list>
<bind>
<opset="zext_ln1270 "/>
</bind>
</comp>

<comp id="267" class="1005" name="training_instance_V_addr_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="1"/>
<pin id="269" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="training_instance_V_addr "/>
</bind>
</comp>

<comp id="272" class="1005" name="sext_ln1273_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="44" slack="1"/>
<pin id="274" dir="1" index="1" bw="44" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln1273 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="34" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="2" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="34" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="95"><net_src comp="83" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="64" pin="2"/><net_sink comp="96" pin=0"/></net>

<net id="104"><net_src comp="10" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="122"><net_src comp="115" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="22" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="115" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="24" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="26" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="136" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="130" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="133" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="136" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="150" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="133" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="167"><net_src comp="156" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="175"><net_src comp="32" pin="0"/><net_sink comp="168" pin=2"/></net>

<net id="179"><net_src comp="142" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="184"><net_src comp="168" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="176" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="189"><net_src comp="180" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="195"><net_src comp="142" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="28" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="124" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="156" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="211"><net_src comp="191" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="77" pin="3"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="48" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="224"><net_src comp="50" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="225"><net_src comp="216" pin="4"/><net_sink comp="90" pin=1"/></net>

<net id="230"><net_src comp="212" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="231"><net_src comp="226" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="235"><net_src comp="52" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="242"><net_src comp="56" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="244"><net_src comp="239" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="245"><net_src comp="239" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="249"><net_src comp="60" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="256"><net_src comp="96" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="261"><net_src comp="118" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="265"><net_src comp="186" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="270"><net_src comp="70" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="275"><net_src comp="212" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="226" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gradient_V | {5 }
 - Input state : 
	Port: compute_Pipeline_GRAD_GRAD_INNER : sext_ln177 | {1 }
	Port: compute_Pipeline_GRAD_GRAD_INNER : training_instance_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten9_load : 1
		icmp_ln177 : 2
		add_ln177 : 2
		br_ln177 : 3
		j_load : 1
		i_load : 1
		icmp_ln180 : 2
		select_ln177 : 3
		add_ln177_1 : 2
		select_ln177_1 : 3
		trunc_ln177 : 4
		p_mid : 5
		j_1_cast_i_i : 4
		add_ln181 : 6
		zext_ln1270 : 7
		training_instance_V_addr : 8
		training_instance_V_load : 9
		add_ln180 : 4
		store_ln180 : 3
		store_ln180 : 4
		store_ln180 : 5
	State 2
		sext_ln1273 : 1
		r_V : 2
	State 3
	State 4
	State 5
		trunc_ln2 : 1
		store_ln181 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln177_fu_124      |    0    |    0    |    18   |
|    add   |     add_ln177_1_fu_150     |    0    |    0    |    13   |
|          |      add_ln181_fu_180      |    0    |    0    |    17   |
|          |      add_ln180_fu_191      |    0    |    0    |    13   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln177_fu_118     |    0    |    0    |    11   |
|          |      icmp_ln180_fu_136     |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|  select  |     select_ln177_fu_142    |    0    |    0    |    6    |
|          |    select_ln177_1_fu_156   |    0    |    0    |    6    |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_226         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | sext_ln177_read_read_fu_64 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   sext   |    sext_ln177_cast_fu_96   |    0    |    0    |    0    |
|          |     sext_ln1273_fu_212     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |     trunc_ln177_fu_164     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        p_mid_fu_168        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   zext   |     j_1_cast_i_i_fu_176    |    0    |    0    |    0    |
|          |     zext_ln1270_fu_186     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|      trunc_ln2_fu_216      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |    94   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|            i_reg_239           |    6   |
|       icmp_ln177_reg_258       |    1   |
|     indvar_flatten9_reg_246    |   11   |
|            j_reg_232           |    6   |
|       sext_ln1273_reg_272      |   44   |
|     sext_ln177_cast_reg_253    |   44   |
|training_instance_V_addr_reg_267|   10   |
|       zext_ln1270_reg_262      |   64   |
+--------------------------------+--------+
|              Total             |   186  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  10  |   20   ||    9    |
|    grp_fu_226    |  p1  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   52   ||  0.774  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   94   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |   186  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    0   |   186  |   112  |
+-----------+--------+--------+--------+--------+
