# Simple_Memory-UVM-Testbench
This is a uvm testbench for a single port read write memory and it has the following structure.
![memory_tb](https://user-images.githubusercontent.com/46727826/118402912-4711bc80-b66c-11eb-9c92-bfbd94118dd4.png)
