
odometry_with_base.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000892c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000268  08008b00  08008b00  00009b00  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d68  08008d68  0000a068  2**0
                  CONTENTS
  4 .ARM          00000008  08008d68  08008d68  00009d68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008d70  08008d70  0000a068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08008d70  08008d70  00009d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008d78  08008d78  00009d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08008d7c  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004d28  20000068  08008de4  0000a068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20004d90  08008de4  0000ad90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a068  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001a4f1  00000000  00000000  0000a098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003fd3  00000000  00000000  00024589  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001690  00000000  00000000  00028560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000117d  00000000  00000000  00029bf0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00025935  00000000  00000000  0002ad6d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ad8d  00000000  00000000  000506a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e07c0  00000000  00000000  0006b42f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014bbef  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000641c  00000000  00000000  0014bc34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  00152050  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000068 	.word	0x20000068
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008ae4 	.word	0x08008ae4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	2000006c 	.word	0x2000006c
 800020c:	08008ae4 	.word	0x08008ae4

08000210 <__aeabi_drsub>:
 8000210:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000214:	e002      	b.n	800021c <__adddf3>
 8000216:	bf00      	nop

08000218 <__aeabi_dsub>:
 8000218:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800021c <__adddf3>:
 800021c:	b530      	push	{r4, r5, lr}
 800021e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000222:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000226:	ea94 0f05 	teq	r4, r5
 800022a:	bf08      	it	eq
 800022c:	ea90 0f02 	teqeq	r0, r2
 8000230:	bf1f      	itttt	ne
 8000232:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000236:	ea55 0c02 	orrsne.w	ip, r5, r2
 800023a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800023e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000242:	f000 80e2 	beq.w	800040a <__adddf3+0x1ee>
 8000246:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800024a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800024e:	bfb8      	it	lt
 8000250:	426d      	neglt	r5, r5
 8000252:	dd0c      	ble.n	800026e <__adddf3+0x52>
 8000254:	442c      	add	r4, r5
 8000256:	ea80 0202 	eor.w	r2, r0, r2
 800025a:	ea81 0303 	eor.w	r3, r1, r3
 800025e:	ea82 0000 	eor.w	r0, r2, r0
 8000262:	ea83 0101 	eor.w	r1, r3, r1
 8000266:	ea80 0202 	eor.w	r2, r0, r2
 800026a:	ea81 0303 	eor.w	r3, r1, r3
 800026e:	2d36      	cmp	r5, #54	@ 0x36
 8000270:	bf88      	it	hi
 8000272:	bd30      	pophi	{r4, r5, pc}
 8000274:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000278:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800027c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000280:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x70>
 8000286:	4240      	negs	r0, r0
 8000288:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800028c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000290:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000294:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000298:	d002      	beq.n	80002a0 <__adddf3+0x84>
 800029a:	4252      	negs	r2, r2
 800029c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002a0:	ea94 0f05 	teq	r4, r5
 80002a4:	f000 80a7 	beq.w	80003f6 <__adddf3+0x1da>
 80002a8:	f1a4 0401 	sub.w	r4, r4, #1
 80002ac:	f1d5 0e20 	rsbs	lr, r5, #32
 80002b0:	db0d      	blt.n	80002ce <__adddf3+0xb2>
 80002b2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002b6:	fa22 f205 	lsr.w	r2, r2, r5
 80002ba:	1880      	adds	r0, r0, r2
 80002bc:	f141 0100 	adc.w	r1, r1, #0
 80002c0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002c4:	1880      	adds	r0, r0, r2
 80002c6:	fa43 f305 	asr.w	r3, r3, r5
 80002ca:	4159      	adcs	r1, r3
 80002cc:	e00e      	b.n	80002ec <__adddf3+0xd0>
 80002ce:	f1a5 0520 	sub.w	r5, r5, #32
 80002d2:	f10e 0e20 	add.w	lr, lr, #32
 80002d6:	2a01      	cmp	r2, #1
 80002d8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002dc:	bf28      	it	cs
 80002de:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002e2:	fa43 f305 	asr.w	r3, r3, r5
 80002e6:	18c0      	adds	r0, r0, r3
 80002e8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002ec:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002f0:	d507      	bpl.n	8000302 <__adddf3+0xe6>
 80002f2:	f04f 0e00 	mov.w	lr, #0
 80002f6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002fa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002fe:	eb6e 0101 	sbc.w	r1, lr, r1
 8000302:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000306:	d31b      	bcc.n	8000340 <__adddf3+0x124>
 8000308:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800030c:	d30c      	bcc.n	8000328 <__adddf3+0x10c>
 800030e:	0849      	lsrs	r1, r1, #1
 8000310:	ea5f 0030 	movs.w	r0, r0, rrx
 8000314:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000318:	f104 0401 	add.w	r4, r4, #1
 800031c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000320:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000324:	f080 809a 	bcs.w	800045c <__adddf3+0x240>
 8000328:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800032c:	bf08      	it	eq
 800032e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000332:	f150 0000 	adcs.w	r0, r0, #0
 8000336:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800033a:	ea41 0105 	orr.w	r1, r1, r5
 800033e:	bd30      	pop	{r4, r5, pc}
 8000340:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000344:	4140      	adcs	r0, r0
 8000346:	eb41 0101 	adc.w	r1, r1, r1
 800034a:	3c01      	subs	r4, #1
 800034c:	bf28      	it	cs
 800034e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000352:	d2e9      	bcs.n	8000328 <__adddf3+0x10c>
 8000354:	f091 0f00 	teq	r1, #0
 8000358:	bf04      	itt	eq
 800035a:	4601      	moveq	r1, r0
 800035c:	2000      	moveq	r0, #0
 800035e:	fab1 f381 	clz	r3, r1
 8000362:	bf08      	it	eq
 8000364:	3320      	addeq	r3, #32
 8000366:	f1a3 030b 	sub.w	r3, r3, #11
 800036a:	f1b3 0220 	subs.w	r2, r3, #32
 800036e:	da0c      	bge.n	800038a <__adddf3+0x16e>
 8000370:	320c      	adds	r2, #12
 8000372:	dd08      	ble.n	8000386 <__adddf3+0x16a>
 8000374:	f102 0c14 	add.w	ip, r2, #20
 8000378:	f1c2 020c 	rsb	r2, r2, #12
 800037c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000380:	fa21 f102 	lsr.w	r1, r1, r2
 8000384:	e00c      	b.n	80003a0 <__adddf3+0x184>
 8000386:	f102 0214 	add.w	r2, r2, #20
 800038a:	bfd8      	it	le
 800038c:	f1c2 0c20 	rsble	ip, r2, #32
 8000390:	fa01 f102 	lsl.w	r1, r1, r2
 8000394:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000398:	bfdc      	itt	le
 800039a:	ea41 010c 	orrle.w	r1, r1, ip
 800039e:	4090      	lslle	r0, r2
 80003a0:	1ae4      	subs	r4, r4, r3
 80003a2:	bfa2      	ittt	ge
 80003a4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a8:	4329      	orrge	r1, r5
 80003aa:	bd30      	popge	{r4, r5, pc}
 80003ac:	ea6f 0404 	mvn.w	r4, r4
 80003b0:	3c1f      	subs	r4, #31
 80003b2:	da1c      	bge.n	80003ee <__adddf3+0x1d2>
 80003b4:	340c      	adds	r4, #12
 80003b6:	dc0e      	bgt.n	80003d6 <__adddf3+0x1ba>
 80003b8:	f104 0414 	add.w	r4, r4, #20
 80003bc:	f1c4 0220 	rsb	r2, r4, #32
 80003c0:	fa20 f004 	lsr.w	r0, r0, r4
 80003c4:	fa01 f302 	lsl.w	r3, r1, r2
 80003c8:	ea40 0003 	orr.w	r0, r0, r3
 80003cc:	fa21 f304 	lsr.w	r3, r1, r4
 80003d0:	ea45 0103 	orr.w	r1, r5, r3
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f1c4 040c 	rsb	r4, r4, #12
 80003da:	f1c4 0220 	rsb	r2, r4, #32
 80003de:	fa20 f002 	lsr.w	r0, r0, r2
 80003e2:	fa01 f304 	lsl.w	r3, r1, r4
 80003e6:	ea40 0003 	orr.w	r0, r0, r3
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	fa21 f004 	lsr.w	r0, r1, r4
 80003f2:	4629      	mov	r1, r5
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f094 0f00 	teq	r4, #0
 80003fa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003fe:	bf06      	itte	eq
 8000400:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000404:	3401      	addeq	r4, #1
 8000406:	3d01      	subne	r5, #1
 8000408:	e74e      	b.n	80002a8 <__adddf3+0x8c>
 800040a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800040e:	bf18      	it	ne
 8000410:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000414:	d029      	beq.n	800046a <__adddf3+0x24e>
 8000416:	ea94 0f05 	teq	r4, r5
 800041a:	bf08      	it	eq
 800041c:	ea90 0f02 	teqeq	r0, r2
 8000420:	d005      	beq.n	800042e <__adddf3+0x212>
 8000422:	ea54 0c00 	orrs.w	ip, r4, r0
 8000426:	bf04      	itt	eq
 8000428:	4619      	moveq	r1, r3
 800042a:	4610      	moveq	r0, r2
 800042c:	bd30      	pop	{r4, r5, pc}
 800042e:	ea91 0f03 	teq	r1, r3
 8000432:	bf1e      	ittt	ne
 8000434:	2100      	movne	r1, #0
 8000436:	2000      	movne	r0, #0
 8000438:	bd30      	popne	{r4, r5, pc}
 800043a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800043e:	d105      	bne.n	800044c <__adddf3+0x230>
 8000440:	0040      	lsls	r0, r0, #1
 8000442:	4149      	adcs	r1, r1
 8000444:	bf28      	it	cs
 8000446:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800044a:	bd30      	pop	{r4, r5, pc}
 800044c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000450:	bf3c      	itt	cc
 8000452:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000456:	bd30      	popcc	{r4, r5, pc}
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800045c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000460:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000464:	f04f 0000 	mov.w	r0, #0
 8000468:	bd30      	pop	{r4, r5, pc}
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf1a      	itte	ne
 8000470:	4619      	movne	r1, r3
 8000472:	4610      	movne	r0, r2
 8000474:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000478:	bf1c      	itt	ne
 800047a:	460b      	movne	r3, r1
 800047c:	4602      	movne	r2, r0
 800047e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000482:	bf06      	itte	eq
 8000484:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000488:	ea91 0f03 	teqeq	r1, r3
 800048c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000490:	bd30      	pop	{r4, r5, pc}
 8000492:	bf00      	nop

08000494 <__aeabi_ui2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a8:	f04f 0500 	mov.w	r5, #0
 80004ac:	f04f 0100 	mov.w	r1, #0
 80004b0:	e750      	b.n	8000354 <__adddf3+0x138>
 80004b2:	bf00      	nop

080004b4 <__aeabi_i2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004cc:	bf48      	it	mi
 80004ce:	4240      	negmi	r0, r0
 80004d0:	f04f 0100 	mov.w	r1, #0
 80004d4:	e73e      	b.n	8000354 <__adddf3+0x138>
 80004d6:	bf00      	nop

080004d8 <__aeabi_f2d>:
 80004d8:	0042      	lsls	r2, r0, #1
 80004da:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004de:	ea4f 0131 	mov.w	r1, r1, rrx
 80004e2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004e6:	bf1f      	itttt	ne
 80004e8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004ec:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004f0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004f4:	4770      	bxne	lr
 80004f6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004fa:	bf08      	it	eq
 80004fc:	4770      	bxeq	lr
 80004fe:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000502:	bf04      	itt	eq
 8000504:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000508:	4770      	bxeq	lr
 800050a:	b530      	push	{r4, r5, lr}
 800050c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000510:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000514:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000518:	e71c      	b.n	8000354 <__adddf3+0x138>
 800051a:	bf00      	nop

0800051c <__aeabi_ul2d>:
 800051c:	ea50 0201 	orrs.w	r2, r0, r1
 8000520:	bf08      	it	eq
 8000522:	4770      	bxeq	lr
 8000524:	b530      	push	{r4, r5, lr}
 8000526:	f04f 0500 	mov.w	r5, #0
 800052a:	e00a      	b.n	8000542 <__aeabi_l2d+0x16>

0800052c <__aeabi_l2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800053a:	d502      	bpl.n	8000542 <__aeabi_l2d+0x16>
 800053c:	4240      	negs	r0, r0
 800053e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000542:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000546:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800054e:	f43f aed8 	beq.w	8000302 <__adddf3+0xe6>
 8000552:	f04f 0203 	mov.w	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000562:	bf18      	it	ne
 8000564:	3203      	addne	r2, #3
 8000566:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800056a:	f1c2 0320 	rsb	r3, r2, #32
 800056e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000572:	fa20 f002 	lsr.w	r0, r0, r2
 8000576:	fa01 fe03 	lsl.w	lr, r1, r3
 800057a:	ea40 000e 	orr.w	r0, r0, lr
 800057e:	fa21 f102 	lsr.w	r1, r1, r2
 8000582:	4414      	add	r4, r2
 8000584:	e6bd      	b.n	8000302 <__adddf3+0xe6>
 8000586:	bf00      	nop

08000588 <__aeabi_dmul>:
 8000588:	b570      	push	{r4, r5, r6, lr}
 800058a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800058e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000592:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000596:	bf1d      	ittte	ne
 8000598:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800059c:	ea94 0f0c 	teqne	r4, ip
 80005a0:	ea95 0f0c 	teqne	r5, ip
 80005a4:	f000 f8de 	bleq	8000764 <__aeabi_dmul+0x1dc>
 80005a8:	442c      	add	r4, r5
 80005aa:	ea81 0603 	eor.w	r6, r1, r3
 80005ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ba:	bf18      	it	ne
 80005bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005c4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c8:	d038      	beq.n	800063c <__aeabi_dmul+0xb4>
 80005ca:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ce:	f04f 0500 	mov.w	r5, #0
 80005d2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005d6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005da:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005de:	f04f 0600 	mov.w	r6, #0
 80005e2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005e6:	f09c 0f00 	teq	ip, #0
 80005ea:	bf18      	it	ne
 80005ec:	f04e 0e01 	orrne.w	lr, lr, #1
 80005f0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005f4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005fc:	d204      	bcs.n	8000608 <__aeabi_dmul+0x80>
 80005fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000602:	416d      	adcs	r5, r5
 8000604:	eb46 0606 	adc.w	r6, r6, r6
 8000608:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800060c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000610:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000614:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000618:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800061c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000620:	bf88      	it	hi
 8000622:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000626:	d81e      	bhi.n	8000666 <__aeabi_dmul+0xde>
 8000628:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800062c:	bf08      	it	eq
 800062e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000632:	f150 0000 	adcs.w	r0, r0, #0
 8000636:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000640:	ea46 0101 	orr.w	r1, r6, r1
 8000644:	ea40 0002 	orr.w	r0, r0, r2
 8000648:	ea81 0103 	eor.w	r1, r1, r3
 800064c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000650:	bfc2      	ittt	gt
 8000652:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000656:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800065a:	bd70      	popgt	{r4, r5, r6, pc}
 800065c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000660:	f04f 0e00 	mov.w	lr, #0
 8000664:	3c01      	subs	r4, #1
 8000666:	f300 80ab 	bgt.w	80007c0 <__aeabi_dmul+0x238>
 800066a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800066e:	bfde      	ittt	le
 8000670:	2000      	movle	r0, #0
 8000672:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000676:	bd70      	pople	{r4, r5, r6, pc}
 8000678:	f1c4 0400 	rsb	r4, r4, #0
 800067c:	3c20      	subs	r4, #32
 800067e:	da35      	bge.n	80006ec <__aeabi_dmul+0x164>
 8000680:	340c      	adds	r4, #12
 8000682:	dc1b      	bgt.n	80006bc <__aeabi_dmul+0x134>
 8000684:	f104 0414 	add.w	r4, r4, #20
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f305 	lsl.w	r3, r0, r5
 8000690:	fa20 f004 	lsr.w	r0, r0, r4
 8000694:	fa01 f205 	lsl.w	r2, r1, r5
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006a0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a8:	fa21 f604 	lsr.w	r6, r1, r4
 80006ac:	eb42 0106 	adc.w	r1, r2, r6
 80006b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006b4:	bf08      	it	eq
 80006b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f1c4 040c 	rsb	r4, r4, #12
 80006c0:	f1c4 0520 	rsb	r5, r4, #32
 80006c4:	fa00 f304 	lsl.w	r3, r0, r4
 80006c8:	fa20 f005 	lsr.w	r0, r0, r5
 80006cc:	fa01 f204 	lsl.w	r2, r1, r4
 80006d0:	ea40 0002 	orr.w	r0, r0, r2
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006dc:	f141 0100 	adc.w	r1, r1, #0
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f1c4 0520 	rsb	r5, r4, #32
 80006f0:	fa00 f205 	lsl.w	r2, r0, r5
 80006f4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f8:	fa20 f304 	lsr.w	r3, r0, r4
 80006fc:	fa01 f205 	lsl.w	r2, r1, r5
 8000700:	ea43 0302 	orr.w	r3, r3, r2
 8000704:	fa21 f004 	lsr.w	r0, r1, r4
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800070c:	fa21 f204 	lsr.w	r2, r1, r4
 8000710:	ea20 0002 	bic.w	r0, r0, r2
 8000714:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000718:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800071c:	bf08      	it	eq
 800071e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000722:	bd70      	pop	{r4, r5, r6, pc}
 8000724:	f094 0f00 	teq	r4, #0
 8000728:	d10f      	bne.n	800074a <__aeabi_dmul+0x1c2>
 800072a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800072e:	0040      	lsls	r0, r0, #1
 8000730:	eb41 0101 	adc.w	r1, r1, r1
 8000734:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000738:	bf08      	it	eq
 800073a:	3c01      	subeq	r4, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1a6>
 800073e:	ea41 0106 	orr.w	r1, r1, r6
 8000742:	f095 0f00 	teq	r5, #0
 8000746:	bf18      	it	ne
 8000748:	4770      	bxne	lr
 800074a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800074e:	0052      	lsls	r2, r2, #1
 8000750:	eb43 0303 	adc.w	r3, r3, r3
 8000754:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3d01      	subeq	r5, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1c6>
 800075e:	ea43 0306 	orr.w	r3, r3, r6
 8000762:	4770      	bx	lr
 8000764:	ea94 0f0c 	teq	r4, ip
 8000768:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800076c:	bf18      	it	ne
 800076e:	ea95 0f0c 	teqne	r5, ip
 8000772:	d00c      	beq.n	800078e <__aeabi_dmul+0x206>
 8000774:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000778:	bf18      	it	ne
 800077a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077e:	d1d1      	bne.n	8000724 <__aeabi_dmul+0x19c>
 8000780:	ea81 0103 	eor.w	r1, r1, r3
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	f04f 0000 	mov.w	r0, #0
 800078c:	bd70      	pop	{r4, r5, r6, pc}
 800078e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000792:	bf06      	itte	eq
 8000794:	4610      	moveq	r0, r2
 8000796:	4619      	moveq	r1, r3
 8000798:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079c:	d019      	beq.n	80007d2 <__aeabi_dmul+0x24a>
 800079e:	ea94 0f0c 	teq	r4, ip
 80007a2:	d102      	bne.n	80007aa <__aeabi_dmul+0x222>
 80007a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a8:	d113      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007aa:	ea95 0f0c 	teq	r5, ip
 80007ae:	d105      	bne.n	80007bc <__aeabi_dmul+0x234>
 80007b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007b4:	bf1c      	itt	ne
 80007b6:	4610      	movne	r0, r2
 80007b8:	4619      	movne	r1, r3
 80007ba:	d10a      	bne.n	80007d2 <__aeabi_dmul+0x24a>
 80007bc:	ea81 0103 	eor.w	r1, r1, r3
 80007c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007c4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007cc:	f04f 0000 	mov.w	r0, #0
 80007d0:	bd70      	pop	{r4, r5, r6, pc}
 80007d2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007d6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007da:	bd70      	pop	{r4, r5, r6, pc}

080007dc <__aeabi_ddiv>:
 80007dc:	b570      	push	{r4, r5, r6, lr}
 80007de:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007e2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ea:	bf1d      	ittte	ne
 80007ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007f0:	ea94 0f0c 	teqne	r4, ip
 80007f4:	ea95 0f0c 	teqne	r5, ip
 80007f8:	f000 f8a7 	bleq	800094a <__aeabi_ddiv+0x16e>
 80007fc:	eba4 0405 	sub.w	r4, r4, r5
 8000800:	ea81 0e03 	eor.w	lr, r1, r3
 8000804:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000808:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800080c:	f000 8088 	beq.w	8000920 <__aeabi_ddiv+0x144>
 8000810:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000814:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000818:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800081c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000820:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000824:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000828:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800082c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000830:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000834:	429d      	cmp	r5, r3
 8000836:	bf08      	it	eq
 8000838:	4296      	cmpeq	r6, r2
 800083a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800083e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000842:	d202      	bcs.n	800084a <__aeabi_ddiv+0x6e>
 8000844:	085b      	lsrs	r3, r3, #1
 8000846:	ea4f 0232 	mov.w	r2, r2, rrx
 800084a:	1ab6      	subs	r6, r6, r2
 800084c:	eb65 0503 	sbc.w	r5, r5, r3
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800085a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	ebb6 0e02 	subs.w	lr, r6, r2
 800087a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800087e:	bf22      	ittt	cs
 8000880:	1ab6      	subcs	r6, r6, r2
 8000882:	4675      	movcs	r5, lr
 8000884:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000888:	085b      	lsrs	r3, r3, #1
 800088a:	ea4f 0232 	mov.w	r2, r2, rrx
 800088e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000892:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000896:	bf22      	ittt	cs
 8000898:	1ab6      	subcs	r6, r6, r2
 800089a:	4675      	movcs	r5, lr
 800089c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008a0:	085b      	lsrs	r3, r3, #1
 80008a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ae:	bf22      	ittt	cs
 80008b0:	1ab6      	subcs	r6, r6, r2
 80008b2:	4675      	movcs	r5, lr
 80008b4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008bc:	d018      	beq.n	80008f0 <__aeabi_ddiv+0x114>
 80008be:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008c2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008c6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ce:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008d2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008d6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008da:	d1c0      	bne.n	800085e <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e0:	d10b      	bne.n	80008fa <__aeabi_ddiv+0x11e>
 80008e2:	ea41 0100 	orr.w	r1, r1, r0
 80008e6:	f04f 0000 	mov.w	r0, #0
 80008ea:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008ee:	e7b6      	b.n	800085e <__aeabi_ddiv+0x82>
 80008f0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008f4:	bf04      	itt	eq
 80008f6:	4301      	orreq	r1, r0
 80008f8:	2000      	moveq	r0, #0
 80008fa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008fe:	bf88      	it	hi
 8000900:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000904:	f63f aeaf 	bhi.w	8000666 <__aeabi_dmul+0xde>
 8000908:	ebb5 0c03 	subs.w	ip, r5, r3
 800090c:	bf04      	itt	eq
 800090e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000912:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000916:	f150 0000 	adcs.w	r0, r0, #0
 800091a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800091e:	bd70      	pop	{r4, r5, r6, pc}
 8000920:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000924:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000928:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800092c:	bfc2      	ittt	gt
 800092e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000932:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000936:	bd70      	popgt	{r4, r5, r6, pc}
 8000938:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800093c:	f04f 0e00 	mov.w	lr, #0
 8000940:	3c01      	subs	r4, #1
 8000942:	e690      	b.n	8000666 <__aeabi_dmul+0xde>
 8000944:	ea45 0e06 	orr.w	lr, r5, r6
 8000948:	e68d      	b.n	8000666 <__aeabi_dmul+0xde>
 800094a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800094e:	ea94 0f0c 	teq	r4, ip
 8000952:	bf08      	it	eq
 8000954:	ea95 0f0c 	teqeq	r5, ip
 8000958:	f43f af3b 	beq.w	80007d2 <__aeabi_dmul+0x24a>
 800095c:	ea94 0f0c 	teq	r4, ip
 8000960:	d10a      	bne.n	8000978 <__aeabi_ddiv+0x19c>
 8000962:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000966:	f47f af34 	bne.w	80007d2 <__aeabi_dmul+0x24a>
 800096a:	ea95 0f0c 	teq	r5, ip
 800096e:	f47f af25 	bne.w	80007bc <__aeabi_dmul+0x234>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e72c      	b.n	80007d2 <__aeabi_dmul+0x24a>
 8000978:	ea95 0f0c 	teq	r5, ip
 800097c:	d106      	bne.n	800098c <__aeabi_ddiv+0x1b0>
 800097e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000982:	f43f aefd 	beq.w	8000780 <__aeabi_dmul+0x1f8>
 8000986:	4610      	mov	r0, r2
 8000988:	4619      	mov	r1, r3
 800098a:	e722      	b.n	80007d2 <__aeabi_dmul+0x24a>
 800098c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000990:	bf18      	it	ne
 8000992:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000996:	f47f aec5 	bne.w	8000724 <__aeabi_dmul+0x19c>
 800099a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800099e:	f47f af0d 	bne.w	80007bc <__aeabi_dmul+0x234>
 80009a2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009a6:	f47f aeeb 	bne.w	8000780 <__aeabi_dmul+0x1f8>
 80009aa:	e712      	b.n	80007d2 <__aeabi_dmul+0x24a>

080009ac <__gedf2>:
 80009ac:	f04f 3cff 	mov.w	ip, #4294967295
 80009b0:	e006      	b.n	80009c0 <__cmpdf2+0x4>
 80009b2:	bf00      	nop

080009b4 <__ledf2>:
 80009b4:	f04f 0c01 	mov.w	ip, #1
 80009b8:	e002      	b.n	80009c0 <__cmpdf2+0x4>
 80009ba:	bf00      	nop

080009bc <__cmpdf2>:
 80009bc:	f04f 0c01 	mov.w	ip, #1
 80009c0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009c4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009cc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d0:	bf18      	it	ne
 80009d2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009d6:	d01b      	beq.n	8000a10 <__cmpdf2+0x54>
 80009d8:	b001      	add	sp, #4
 80009da:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009de:	bf0c      	ite	eq
 80009e0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009e4:	ea91 0f03 	teqne	r1, r3
 80009e8:	bf02      	ittt	eq
 80009ea:	ea90 0f02 	teqeq	r0, r2
 80009ee:	2000      	moveq	r0, #0
 80009f0:	4770      	bxeq	lr
 80009f2:	f110 0f00 	cmn.w	r0, #0
 80009f6:	ea91 0f03 	teq	r1, r3
 80009fa:	bf58      	it	pl
 80009fc:	4299      	cmppl	r1, r3
 80009fe:	bf08      	it	eq
 8000a00:	4290      	cmpeq	r0, r2
 8000a02:	bf2c      	ite	cs
 8000a04:	17d8      	asrcs	r0, r3, #31
 8000a06:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a0a:	f040 0001 	orr.w	r0, r0, #1
 8000a0e:	4770      	bx	lr
 8000a10:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a14:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a18:	d102      	bne.n	8000a20 <__cmpdf2+0x64>
 8000a1a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1e:	d107      	bne.n	8000a30 <__cmpdf2+0x74>
 8000a20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d1d6      	bne.n	80009d8 <__cmpdf2+0x1c>
 8000a2a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2e:	d0d3      	beq.n	80009d8 <__cmpdf2+0x1c>
 8000a30:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_cdrcmple>:
 8000a38:	4684      	mov	ip, r0
 8000a3a:	4610      	mov	r0, r2
 8000a3c:	4662      	mov	r2, ip
 8000a3e:	468c      	mov	ip, r1
 8000a40:	4619      	mov	r1, r3
 8000a42:	4663      	mov	r3, ip
 8000a44:	e000      	b.n	8000a48 <__aeabi_cdcmpeq>
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdcmpeq>:
 8000a48:	b501      	push	{r0, lr}
 8000a4a:	f7ff ffb7 	bl	80009bc <__cmpdf2>
 8000a4e:	2800      	cmp	r0, #0
 8000a50:	bf48      	it	mi
 8000a52:	f110 0f00 	cmnmi.w	r0, #0
 8000a56:	bd01      	pop	{r0, pc}

08000a58 <__aeabi_dcmpeq>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff fff4 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a60:	bf0c      	ite	eq
 8000a62:	2001      	moveq	r0, #1
 8000a64:	2000      	movne	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmplt>:
 8000a6c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a70:	f7ff ffea 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a74:	bf34      	ite	cc
 8000a76:	2001      	movcc	r0, #1
 8000a78:	2000      	movcs	r0, #0
 8000a7a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7e:	bf00      	nop

08000a80 <__aeabi_dcmple>:
 8000a80:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a84:	f7ff ffe0 	bl	8000a48 <__aeabi_cdcmpeq>
 8000a88:	bf94      	ite	ls
 8000a8a:	2001      	movls	r0, #1
 8000a8c:	2000      	movhi	r0, #0
 8000a8e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a92:	bf00      	nop

08000a94 <__aeabi_dcmpge>:
 8000a94:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a98:	f7ff ffce 	bl	8000a38 <__aeabi_cdrcmple>
 8000a9c:	bf94      	ite	ls
 8000a9e:	2001      	movls	r0, #1
 8000aa0:	2000      	movhi	r0, #0
 8000aa2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_dcmpgt>:
 8000aa8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aac:	f7ff ffc4 	bl	8000a38 <__aeabi_cdrcmple>
 8000ab0:	bf34      	ite	cc
 8000ab2:	2001      	movcc	r0, #1
 8000ab4:	2000      	movcs	r0, #0
 8000ab6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aba:	bf00      	nop

08000abc <__aeabi_d2iz>:
 8000abc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ac0:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ac4:	d215      	bcs.n	8000af2 <__aeabi_d2iz+0x36>
 8000ac6:	d511      	bpl.n	8000aec <__aeabi_d2iz+0x30>
 8000ac8:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000acc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ad0:	d912      	bls.n	8000af8 <__aeabi_d2iz+0x3c>
 8000ad2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ad6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000ada:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000ade:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000ae2:	fa23 f002 	lsr.w	r0, r3, r2
 8000ae6:	bf18      	it	ne
 8000ae8:	4240      	negne	r0, r0
 8000aea:	4770      	bx	lr
 8000aec:	f04f 0000 	mov.w	r0, #0
 8000af0:	4770      	bx	lr
 8000af2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000af6:	d105      	bne.n	8000b04 <__aeabi_d2iz+0x48>
 8000af8:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000afc:	bf08      	it	eq
 8000afe:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b02:	4770      	bx	lr
 8000b04:	f04f 0000 	mov.w	r0, #0
 8000b08:	4770      	bx	lr
 8000b0a:	bf00      	nop

08000b0c <__aeabi_d2f>:
 8000b0c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b10:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000b14:	bf24      	itt	cs
 8000b16:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000b1a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000b1e:	d90d      	bls.n	8000b3c <__aeabi_d2f+0x30>
 8000b20:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000b24:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b28:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b2c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000b30:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b34:	bf08      	it	eq
 8000b36:	f020 0001 	biceq.w	r0, r0, #1
 8000b3a:	4770      	bx	lr
 8000b3c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000b40:	d121      	bne.n	8000b86 <__aeabi_d2f+0x7a>
 8000b42:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b46:	bfbc      	itt	lt
 8000b48:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b4c:	4770      	bxlt	lr
 8000b4e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b52:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b56:	f1c2 0218 	rsb	r2, r2, #24
 8000b5a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b5e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b62:	fa20 f002 	lsr.w	r0, r0, r2
 8000b66:	bf18      	it	ne
 8000b68:	f040 0001 	orrne.w	r0, r0, #1
 8000b6c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b70:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b74:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b78:	ea40 000c 	orr.w	r0, r0, ip
 8000b7c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b80:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b84:	e7cc      	b.n	8000b20 <__aeabi_d2f+0x14>
 8000b86:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b8a:	d107      	bne.n	8000b9c <__aeabi_d2f+0x90>
 8000b8c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b90:	bf1e      	ittt	ne
 8000b92:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b96:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b9a:	4770      	bxne	lr
 8000b9c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ba0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ba4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ba8:	4770      	bx	lr
 8000baa:	bf00      	nop

08000bac <__aeabi_uldivmod>:
 8000bac:	b953      	cbnz	r3, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bae:	b94a      	cbnz	r2, 8000bc4 <__aeabi_uldivmod+0x18>
 8000bb0:	2900      	cmp	r1, #0
 8000bb2:	bf08      	it	eq
 8000bb4:	2800      	cmpeq	r0, #0
 8000bb6:	bf1c      	itt	ne
 8000bb8:	f04f 31ff 	movne.w	r1, #4294967295
 8000bbc:	f04f 30ff 	movne.w	r0, #4294967295
 8000bc0:	f000 b96a 	b.w	8000e98 <__aeabi_idiv0>
 8000bc4:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bcc:	f000 f806 	bl	8000bdc <__udivmoddi4>
 8000bd0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd8:	b004      	add	sp, #16
 8000bda:	4770      	bx	lr

08000bdc <__udivmoddi4>:
 8000bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000be0:	9d08      	ldr	r5, [sp, #32]
 8000be2:	460c      	mov	r4, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14e      	bne.n	8000c86 <__udivmoddi4+0xaa>
 8000be8:	4694      	mov	ip, r2
 8000bea:	458c      	cmp	ip, r1
 8000bec:	4686      	mov	lr, r0
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	d962      	bls.n	8000cba <__udivmoddi4+0xde>
 8000bf4:	b14a      	cbz	r2, 8000c0a <__udivmoddi4+0x2e>
 8000bf6:	f1c2 0320 	rsb	r3, r2, #32
 8000bfa:	4091      	lsls	r1, r2
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c04:	4319      	orrs	r1, r3
 8000c06:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c0a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c0e:	fa1f f68c 	uxth.w	r6, ip
 8000c12:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c16:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c1a:	fb07 1114 	mls	r1, r7, r4, r1
 8000c1e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c22:	fb04 f106 	mul.w	r1, r4, r6
 8000c26:	4299      	cmp	r1, r3
 8000c28:	d90a      	bls.n	8000c40 <__udivmoddi4+0x64>
 8000c2a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c2e:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c32:	f080 8112 	bcs.w	8000e5a <__udivmoddi4+0x27e>
 8000c36:	4299      	cmp	r1, r3
 8000c38:	f240 810f 	bls.w	8000e5a <__udivmoddi4+0x27e>
 8000c3c:	3c02      	subs	r4, #2
 8000c3e:	4463      	add	r3, ip
 8000c40:	1a59      	subs	r1, r3, r1
 8000c42:	fa1f f38e 	uxth.w	r3, lr
 8000c46:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c4a:	fb07 1110 	mls	r1, r7, r0, r1
 8000c4e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c52:	fb00 f606 	mul.w	r6, r0, r6
 8000c56:	429e      	cmp	r6, r3
 8000c58:	d90a      	bls.n	8000c70 <__udivmoddi4+0x94>
 8000c5a:	eb1c 0303 	adds.w	r3, ip, r3
 8000c5e:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c62:	f080 80fc 	bcs.w	8000e5e <__udivmoddi4+0x282>
 8000c66:	429e      	cmp	r6, r3
 8000c68:	f240 80f9 	bls.w	8000e5e <__udivmoddi4+0x282>
 8000c6c:	4463      	add	r3, ip
 8000c6e:	3802      	subs	r0, #2
 8000c70:	1b9b      	subs	r3, r3, r6
 8000c72:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c76:	2100      	movs	r1, #0
 8000c78:	b11d      	cbz	r5, 8000c82 <__udivmoddi4+0xa6>
 8000c7a:	40d3      	lsrs	r3, r2
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	e9c5 3200 	strd	r3, r2, [r5]
 8000c82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c86:	428b      	cmp	r3, r1
 8000c88:	d905      	bls.n	8000c96 <__udivmoddi4+0xba>
 8000c8a:	b10d      	cbz	r5, 8000c90 <__udivmoddi4+0xb4>
 8000c8c:	e9c5 0100 	strd	r0, r1, [r5]
 8000c90:	2100      	movs	r1, #0
 8000c92:	4608      	mov	r0, r1
 8000c94:	e7f5      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000c96:	fab3 f183 	clz	r1, r3
 8000c9a:	2900      	cmp	r1, #0
 8000c9c:	d146      	bne.n	8000d2c <__udivmoddi4+0x150>
 8000c9e:	42a3      	cmp	r3, r4
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xcc>
 8000ca2:	4290      	cmp	r0, r2
 8000ca4:	f0c0 80f0 	bcc.w	8000e88 <__udivmoddi4+0x2ac>
 8000ca8:	1a86      	subs	r6, r0, r2
 8000caa:	eb64 0303 	sbc.w	r3, r4, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	2d00      	cmp	r5, #0
 8000cb2:	d0e6      	beq.n	8000c82 <__udivmoddi4+0xa6>
 8000cb4:	e9c5 6300 	strd	r6, r3, [r5]
 8000cb8:	e7e3      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000cba:	2a00      	cmp	r2, #0
 8000cbc:	f040 8090 	bne.w	8000de0 <__udivmoddi4+0x204>
 8000cc0:	eba1 040c 	sub.w	r4, r1, ip
 8000cc4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cc8:	fa1f f78c 	uxth.w	r7, ip
 8000ccc:	2101      	movs	r1, #1
 8000cce:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cd2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000cd6:	fb08 4416 	mls	r4, r8, r6, r4
 8000cda:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cde:	fb07 f006 	mul.w	r0, r7, r6
 8000ce2:	4298      	cmp	r0, r3
 8000ce4:	d908      	bls.n	8000cf8 <__udivmoddi4+0x11c>
 8000ce6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cea:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cee:	d202      	bcs.n	8000cf6 <__udivmoddi4+0x11a>
 8000cf0:	4298      	cmp	r0, r3
 8000cf2:	f200 80cd 	bhi.w	8000e90 <__udivmoddi4+0x2b4>
 8000cf6:	4626      	mov	r6, r4
 8000cf8:	1a1c      	subs	r4, r3, r0
 8000cfa:	fa1f f38e 	uxth.w	r3, lr
 8000cfe:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d02:	fb08 4410 	mls	r4, r8, r0, r4
 8000d06:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d0a:	fb00 f707 	mul.w	r7, r0, r7
 8000d0e:	429f      	cmp	r7, r3
 8000d10:	d908      	bls.n	8000d24 <__udivmoddi4+0x148>
 8000d12:	eb1c 0303 	adds.w	r3, ip, r3
 8000d16:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x146>
 8000d1c:	429f      	cmp	r7, r3
 8000d1e:	f200 80b0 	bhi.w	8000e82 <__udivmoddi4+0x2a6>
 8000d22:	4620      	mov	r0, r4
 8000d24:	1bdb      	subs	r3, r3, r7
 8000d26:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0x9c>
 8000d2c:	f1c1 0620 	rsb	r6, r1, #32
 8000d30:	408b      	lsls	r3, r1
 8000d32:	fa22 f706 	lsr.w	r7, r2, r6
 8000d36:	431f      	orrs	r7, r3
 8000d38:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d3c:	fa04 f301 	lsl.w	r3, r4, r1
 8000d40:	ea43 030c 	orr.w	r3, r3, ip
 8000d44:	40f4      	lsrs	r4, r6
 8000d46:	fa00 f801 	lsl.w	r8, r0, r1
 8000d4a:	0c38      	lsrs	r0, r7, #16
 8000d4c:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d50:	fbb4 fef0 	udiv	lr, r4, r0
 8000d54:	fa1f fc87 	uxth.w	ip, r7
 8000d58:	fb00 441e 	mls	r4, r0, lr, r4
 8000d5c:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d60:	fb0e f90c 	mul.w	r9, lr, ip
 8000d64:	45a1      	cmp	r9, r4
 8000d66:	fa02 f201 	lsl.w	r2, r2, r1
 8000d6a:	d90a      	bls.n	8000d82 <__udivmoddi4+0x1a6>
 8000d6c:	193c      	adds	r4, r7, r4
 8000d6e:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d72:	f080 8084 	bcs.w	8000e7e <__udivmoddi4+0x2a2>
 8000d76:	45a1      	cmp	r9, r4
 8000d78:	f240 8081 	bls.w	8000e7e <__udivmoddi4+0x2a2>
 8000d7c:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d80:	443c      	add	r4, r7
 8000d82:	eba4 0409 	sub.w	r4, r4, r9
 8000d86:	fa1f f983 	uxth.w	r9, r3
 8000d8a:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d8e:	fb00 4413 	mls	r4, r0, r3, r4
 8000d92:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d96:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d9a:	45a4      	cmp	ip, r4
 8000d9c:	d907      	bls.n	8000dae <__udivmoddi4+0x1d2>
 8000d9e:	193c      	adds	r4, r7, r4
 8000da0:	f103 30ff 	add.w	r0, r3, #4294967295
 8000da4:	d267      	bcs.n	8000e76 <__udivmoddi4+0x29a>
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d965      	bls.n	8000e76 <__udivmoddi4+0x29a>
 8000daa:	3b02      	subs	r3, #2
 8000dac:	443c      	add	r4, r7
 8000dae:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000db2:	fba0 9302 	umull	r9, r3, r0, r2
 8000db6:	eba4 040c 	sub.w	r4, r4, ip
 8000dba:	429c      	cmp	r4, r3
 8000dbc:	46ce      	mov	lr, r9
 8000dbe:	469c      	mov	ip, r3
 8000dc0:	d351      	bcc.n	8000e66 <__udivmoddi4+0x28a>
 8000dc2:	d04e      	beq.n	8000e62 <__udivmoddi4+0x286>
 8000dc4:	b155      	cbz	r5, 8000ddc <__udivmoddi4+0x200>
 8000dc6:	ebb8 030e 	subs.w	r3, r8, lr
 8000dca:	eb64 040c 	sbc.w	r4, r4, ip
 8000dce:	fa04 f606 	lsl.w	r6, r4, r6
 8000dd2:	40cb      	lsrs	r3, r1
 8000dd4:	431e      	orrs	r6, r3
 8000dd6:	40cc      	lsrs	r4, r1
 8000dd8:	e9c5 6400 	strd	r6, r4, [r5]
 8000ddc:	2100      	movs	r1, #0
 8000dde:	e750      	b.n	8000c82 <__udivmoddi4+0xa6>
 8000de0:	f1c2 0320 	rsb	r3, r2, #32
 8000de4:	fa20 f103 	lsr.w	r1, r0, r3
 8000de8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dec:	fa24 f303 	lsr.w	r3, r4, r3
 8000df0:	4094      	lsls	r4, r2
 8000df2:	430c      	orrs	r4, r1
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	fa00 fe02 	lsl.w	lr, r0, r2
 8000dfc:	fa1f f78c 	uxth.w	r7, ip
 8000e00:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e04:	fb08 3110 	mls	r1, r8, r0, r3
 8000e08:	0c23      	lsrs	r3, r4, #16
 8000e0a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e0e:	fb00 f107 	mul.w	r1, r0, r7
 8000e12:	4299      	cmp	r1, r3
 8000e14:	d908      	bls.n	8000e28 <__udivmoddi4+0x24c>
 8000e16:	eb1c 0303 	adds.w	r3, ip, r3
 8000e1a:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e1e:	d22c      	bcs.n	8000e7a <__udivmoddi4+0x29e>
 8000e20:	4299      	cmp	r1, r3
 8000e22:	d92a      	bls.n	8000e7a <__udivmoddi4+0x29e>
 8000e24:	3802      	subs	r0, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e30:	fb08 3311 	mls	r3, r8, r1, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb01 f307 	mul.w	r3, r1, r7
 8000e3c:	42a3      	cmp	r3, r4
 8000e3e:	d908      	bls.n	8000e52 <__udivmoddi4+0x276>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e48:	d213      	bcs.n	8000e72 <__udivmoddi4+0x296>
 8000e4a:	42a3      	cmp	r3, r4
 8000e4c:	d911      	bls.n	8000e72 <__udivmoddi4+0x296>
 8000e4e:	3902      	subs	r1, #2
 8000e50:	4464      	add	r4, ip
 8000e52:	1ae4      	subs	r4, r4, r3
 8000e54:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e58:	e739      	b.n	8000cce <__udivmoddi4+0xf2>
 8000e5a:	4604      	mov	r4, r0
 8000e5c:	e6f0      	b.n	8000c40 <__udivmoddi4+0x64>
 8000e5e:	4608      	mov	r0, r1
 8000e60:	e706      	b.n	8000c70 <__udivmoddi4+0x94>
 8000e62:	45c8      	cmp	r8, r9
 8000e64:	d2ae      	bcs.n	8000dc4 <__udivmoddi4+0x1e8>
 8000e66:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e6a:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e6e:	3801      	subs	r0, #1
 8000e70:	e7a8      	b.n	8000dc4 <__udivmoddi4+0x1e8>
 8000e72:	4631      	mov	r1, r6
 8000e74:	e7ed      	b.n	8000e52 <__udivmoddi4+0x276>
 8000e76:	4603      	mov	r3, r0
 8000e78:	e799      	b.n	8000dae <__udivmoddi4+0x1d2>
 8000e7a:	4630      	mov	r0, r6
 8000e7c:	e7d4      	b.n	8000e28 <__udivmoddi4+0x24c>
 8000e7e:	46d6      	mov	lr, sl
 8000e80:	e77f      	b.n	8000d82 <__udivmoddi4+0x1a6>
 8000e82:	4463      	add	r3, ip
 8000e84:	3802      	subs	r0, #2
 8000e86:	e74d      	b.n	8000d24 <__udivmoddi4+0x148>
 8000e88:	4606      	mov	r6, r0
 8000e8a:	4623      	mov	r3, r4
 8000e8c:	4608      	mov	r0, r1
 8000e8e:	e70f      	b.n	8000cb0 <__udivmoddi4+0xd4>
 8000e90:	3e02      	subs	r6, #2
 8000e92:	4463      	add	r3, ip
 8000e94:	e730      	b.n	8000cf8 <__udivmoddi4+0x11c>
 8000e96:	bf00      	nop

08000e98 <__aeabi_idiv0>:
 8000e98:	4770      	bx	lr
 8000e9a:	bf00      	nop

08000e9c <_ZN7Sensors3IMUC1EP20__UART_HandleTypeDef>:
#include "BNO085.h"

Sensors::IMU::IMU(UART_HandleTypeDef *huart) {
 8000e9c:	b480      	push	{r7}
 8000e9e:	b083      	sub	sp, #12
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
 8000ea4:	6039      	str	r1, [r7, #0]
  this->IMU_UART = huart;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	683a      	ldr	r2, [r7, #0]
 8000eaa:	601a      	str	r2, [r3, #0]
}
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	4618      	mov	r0, r3
 8000eb0:	370c      	adds	r7, #12
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb8:	4770      	bx	lr
 8000eba:	0000      	movs	r0, r0
 8000ebc:	0000      	movs	r0, r0
	...

08000ec0 <_ZN7Sensors3IMU6updateEv>:

bool Sensors::IMU::update() {
 8000ec0:	b580      	push	{r7, lr}
 8000ec2:	b088      	sub	sp, #32
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	6078      	str	r0, [r7, #4]
    uint8_t header[2];

    // Check for header (0xAA, 0xAA)
    if (HAL_UART_Receive(IMU_UART, header, 2, HAL_MAX_DELAY) != HAL_OK) {
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	6818      	ldr	r0, [r3, #0]
 8000ecc:	f107 0118 	add.w	r1, r7, #24
 8000ed0:	f04f 33ff 	mov.w	r3, #4294967295
 8000ed4:	2202      	movs	r2, #2
 8000ed6:	f003 fa47 	bl	8004368 <HAL_UART_Receive>
 8000eda:	4603      	mov	r3, r0
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	bf14      	ite	ne
 8000ee0:	2301      	movne	r3, #1
 8000ee2:	2300      	moveq	r3, #0
 8000ee4:	b2db      	uxtb	r3, r3
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d001      	beq.n	8000eee <_ZN7Sensors3IMU6updateEv+0x2e>
        return false;
 8000eea:	2300      	movs	r3, #0
 8000eec:	e0ac      	b.n	8001048 <_ZN7Sensors3IMU6updateEv+0x188>
    }
    if (header[0] != 0xAA || header[1] != 0xAA) {
 8000eee:	7e3b      	ldrb	r3, [r7, #24]
 8000ef0:	2baa      	cmp	r3, #170	@ 0xaa
 8000ef2:	d102      	bne.n	8000efa <_ZN7Sensors3IMU6updateEv+0x3a>
 8000ef4:	7e7b      	ldrb	r3, [r7, #25]
 8000ef6:	2baa      	cmp	r3, #170	@ 0xaa
 8000ef8:	d001      	beq.n	8000efe <_ZN7Sensors3IMU6updateEv+0x3e>
        return false;
 8000efa:	2300      	movs	r3, #0
 8000efc:	e0a4      	b.n	8001048 <_ZN7Sensors3IMU6updateEv+0x188>
    }

    // Read the remaining 17 bytes (data + checksum)
    if (HAL_UART_Receive(IMU_UART, buffer, 17, HAL_MAX_DELAY) != HAL_OK) {
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	6818      	ldr	r0, [r3, #0]
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	f103 0110 	add.w	r1, r3, #16
 8000f08:	f04f 33ff 	mov.w	r3, #4294967295
 8000f0c:	2211      	movs	r2, #17
 8000f0e:	f003 fa2b 	bl	8004368 <HAL_UART_Receive>
 8000f12:	4603      	mov	r3, r0
 8000f14:	2b00      	cmp	r3, #0
 8000f16:	bf14      	ite	ne
 8000f18:	2301      	movne	r3, #1
 8000f1a:	2300      	moveq	r3, #0
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d001      	beq.n	8000f26 <_ZN7Sensors3IMU6updateEv+0x66>
        return false;
 8000f22:	2300      	movs	r3, #0
 8000f24:	e090      	b.n	8001048 <_ZN7Sensors3IMU6updateEv+0x188>
    }

    // Verify checksum
    uint8_t sum = 0;
 8000f26:	2300      	movs	r3, #0
 8000f28:	77fb      	strb	r3, [r7, #31]
    for (uint8_t i = 0; i < 16; i++) {
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	77bb      	strb	r3, [r7, #30]
 8000f2e:	e009      	b.n	8000f44 <_ZN7Sensors3IMU6updateEv+0x84>
        sum += buffer[i];
 8000f30:	7fbb      	ldrb	r3, [r7, #30]
 8000f32:	687a      	ldr	r2, [r7, #4]
 8000f34:	4413      	add	r3, r2
 8000f36:	7c1a      	ldrb	r2, [r3, #16]
 8000f38:	7ffb      	ldrb	r3, [r7, #31]
 8000f3a:	4413      	add	r3, r2
 8000f3c:	77fb      	strb	r3, [r7, #31]
    for (uint8_t i = 0; i < 16; i++) {
 8000f3e:	7fbb      	ldrb	r3, [r7, #30]
 8000f40:	3301      	adds	r3, #1
 8000f42:	77bb      	strb	r3, [r7, #30]
 8000f44:	7fbb      	ldrb	r3, [r7, #30]
 8000f46:	2b0f      	cmp	r3, #15
 8000f48:	d9f2      	bls.n	8000f30 <_ZN7Sensors3IMU6updateEv+0x70>
    }
    if (sum != buffer[16]) {
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f50:	7ffa      	ldrb	r2, [r7, #31]
 8000f52:	429a      	cmp	r2, r3
 8000f54:	d001      	beq.n	8000f5a <_ZN7Sensors3IMU6updateEv+0x9a>
        return false;
 8000f56:	2300      	movs	r3, #0
 8000f58:	e076      	b.n	8001048 <_ZN7Sensors3IMU6updateEv+0x188>
    }

    // Process IMU data (convert endianess)
    int16_t buffer_16[6];
    for (uint8_t i = 0; i < 6; i++) {
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	777b      	strb	r3, [r7, #29]
 8000f5e:	e027      	b.n	8000fb0 <_ZN7Sensors3IMU6updateEv+0xf0>
        buffer_16[i] = (buffer[1 + (i * 2)]);
 8000f60:	7f7b      	ldrb	r3, [r7, #29]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	3301      	adds	r3, #1
 8000f66:	687a      	ldr	r2, [r7, #4]
 8000f68:	4413      	add	r3, r2
 8000f6a:	7c1a      	ldrb	r2, [r3, #16]
 8000f6c:	7f7b      	ldrb	r3, [r7, #29]
 8000f6e:	b212      	sxth	r2, r2
 8000f70:	005b      	lsls	r3, r3, #1
 8000f72:	3320      	adds	r3, #32
 8000f74:	443b      	add	r3, r7
 8000f76:	f823 2c14 	strh.w	r2, [r3, #-20]
        buffer_16[i] += (buffer[1 + (i * 2) + 1] << 8);
 8000f7a:	7f7b      	ldrb	r3, [r7, #29]
 8000f7c:	005b      	lsls	r3, r3, #1
 8000f7e:	3320      	adds	r3, #32
 8000f80:	443b      	add	r3, r7
 8000f82:	f933 3c14 	ldrsh.w	r3, [r3, #-20]
 8000f86:	b29a      	uxth	r2, r3
 8000f88:	7f7b      	ldrb	r3, [r7, #29]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	440b      	add	r3, r1
 8000f92:	7c1b      	ldrb	r3, [r3, #16]
 8000f94:	021b      	lsls	r3, r3, #8
 8000f96:	b29b      	uxth	r3, r3
 8000f98:	4413      	add	r3, r2
 8000f9a:	b29a      	uxth	r2, r3
 8000f9c:	7f7b      	ldrb	r3, [r7, #29]
 8000f9e:	b212      	sxth	r2, r2
 8000fa0:	005b      	lsls	r3, r3, #1
 8000fa2:	3320      	adds	r3, #32
 8000fa4:	443b      	add	r3, r7
 8000fa6:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (uint8_t i = 0; i < 6; i++) {
 8000faa:	7f7b      	ldrb	r3, [r7, #29]
 8000fac:	3301      	adds	r3, #1
 8000fae:	777b      	strb	r3, [r7, #29]
 8000fb0:	7f7b      	ldrb	r3, [r7, #29]
 8000fb2:	2b05      	cmp	r3, #5
 8000fb4:	d9d4      	bls.n	8000f60 <_ZN7Sensors3IMU6updateEv+0xa0>
    }

    // Update yaw, pitch, and roll
    yaw = (float)buffer_16[0] * DEGREE_SCALE;
 8000fb6:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000fba:	ee07 3a90 	vmov	s15, r3
 8000fbe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000fc2:	ee17 0a90 	vmov	r0, s15
 8000fc6:	f7ff fa87 	bl	80004d8 <__aeabi_f2d>
 8000fca:	a321      	add	r3, pc, #132	@ (adr r3, 8001050 <_ZN7Sensors3IMU6updateEv+0x190>)
 8000fcc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000fd0:	f7ff fada 	bl	8000588 <__aeabi_dmul>
 8000fd4:	4602      	mov	r2, r0
 8000fd6:	460b      	mov	r3, r1
 8000fd8:	4610      	mov	r0, r2
 8000fda:	4619      	mov	r1, r3
 8000fdc:	f7ff fd96 	bl	8000b0c <__aeabi_d2f>
 8000fe0:	4602      	mov	r2, r0
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	605a      	str	r2, [r3, #4]
    pitch = (float)buffer_16[1] * DEGREE_SCALE;
 8000fe6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8000fea:	ee07 3a90 	vmov	s15, r3
 8000fee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff2:	ee17 0a90 	vmov	r0, s15
 8000ff6:	f7ff fa6f 	bl	80004d8 <__aeabi_f2d>
 8000ffa:	a315      	add	r3, pc, #84	@ (adr r3, 8001050 <_ZN7Sensors3IMU6updateEv+0x190>)
 8000ffc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001000:	f7ff fac2 	bl	8000588 <__aeabi_dmul>
 8001004:	4602      	mov	r2, r0
 8001006:	460b      	mov	r3, r1
 8001008:	4610      	mov	r0, r2
 800100a:	4619      	mov	r1, r3
 800100c:	f7ff fd7e 	bl	8000b0c <__aeabi_d2f>
 8001010:	4602      	mov	r2, r0
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	609a      	str	r2, [r3, #8]
    roll = (float)buffer_16[2] * DEGREE_SCALE;
 8001016:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800101a:	ee07 3a90 	vmov	s15, r3
 800101e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001022:	ee17 0a90 	vmov	r0, s15
 8001026:	f7ff fa57 	bl	80004d8 <__aeabi_f2d>
 800102a:	a309      	add	r3, pc, #36	@ (adr r3, 8001050 <_ZN7Sensors3IMU6updateEv+0x190>)
 800102c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001030:	f7ff faaa 	bl	8000588 <__aeabi_dmul>
 8001034:	4602      	mov	r2, r0
 8001036:	460b      	mov	r3, r1
 8001038:	4610      	mov	r0, r2
 800103a:	4619      	mov	r1, r3
 800103c:	f7ff fd66 	bl	8000b0c <__aeabi_d2f>
 8001040:	4602      	mov	r2, r0
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	60da      	str	r2, [r3, #12]

    return true;
 8001046:	2301      	movs	r3, #1
}
 8001048:	4618      	mov	r0, r3
 800104a:	3720      	adds	r7, #32
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	47ae147b 	.word	0x47ae147b
 8001054:	3f847ae1 	.word	0x3f847ae1

08001058 <_Z12convert_unitfhh>:
#include "Encoder_v1.0.h"

// return the value in different unitss
float convert_unit(float distance, uint8_t current_unit, uint8_t desired_unit){
 8001058:	b580      	push	{r7, lr}
 800105a:	b084      	sub	sp, #16
 800105c:	af00      	add	r7, sp, #0
 800105e:	ed87 0a01 	vstr	s0, [r7, #4]
 8001062:	4603      	mov	r3, r0
 8001064:	460a      	mov	r2, r1
 8001066:	70fb      	strb	r3, [r7, #3]
 8001068:	4613      	mov	r3, r2
 800106a:	70bb      	strb	r3, [r7, #2]
	// converting current unit to meters
	float distance_in_meters;
	switch (current_unit) {
 800106c:	78fb      	ldrb	r3, [r7, #3]
 800106e:	3b01      	subs	r3, #1
 8001070:	2b0b      	cmp	r3, #11
 8001072:	d86c      	bhi.n	800114e <_Z12convert_unitfhh+0xf6>
 8001074:	a201      	add	r2, pc, #4	@ (adr r2, 800107c <_Z12convert_unitfhh+0x24>)
 8001076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800107a:	bf00      	nop
 800107c:	080010ad 	.word	0x080010ad
 8001080:	080010bf 	.word	0x080010bf
 8001084:	080010d1 	.word	0x080010d1
 8001088:	080010d7 	.word	0x080010d7
 800108c:	0800114f 	.word	0x0800114f
 8001090:	0800114f 	.word	0x0800114f
 8001094:	0800114f 	.word	0x0800114f
 8001098:	0800114f 	.word	0x0800114f
 800109c:	0800114f 	.word	0x0800114f
 80010a0:	080010e9 	.word	0x080010e9
 80010a4:	0800110b 	.word	0x0800110b
 80010a8:	0800112d 	.word	0x0800112d
		case ENCODER_UNITS.MM:
			distance_in_meters = distance / 1000;
 80010ac:	ed97 7a01 	vldr	s14, [r7, #4]
 80010b0:	eddf 6a67 	vldr	s13, [pc, #412]	@ 8001250 <_Z12convert_unitfhh+0x1f8>
 80010b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010b8:	edc7 7a03 	vstr	s15, [r7, #12]
			break;
 80010bc:	e047      	b.n	800114e <_Z12convert_unitfhh+0xf6>
		case ENCODER_UNITS.CM:
			distance_in_meters = distance / 100;
 80010be:	ed97 7a01 	vldr	s14, [r7, #4]
 80010c2:	eddf 6a64 	vldr	s13, [pc, #400]	@ 8001254 <_Z12convert_unitfhh+0x1fc>
 80010c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ca:	edc7 7a03 	vstr	s15, [r7, #12]
			break;
 80010ce:	e03e      	b.n	800114e <_Z12convert_unitfhh+0xf6>
		case ENCODER_UNITS.M:
			distance_in_meters = distance;
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	60fb      	str	r3, [r7, #12]
			break;
 80010d4:	e03b      	b.n	800114e <_Z12convert_unitfhh+0xf6>
		case ENCODER_UNITS.KM:
			distance_in_meters = distance * 1000;
 80010d6:	edd7 7a01 	vldr	s15, [r7, #4]
 80010da:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 8001250 <_Z12convert_unitfhh+0x1f8>
 80010de:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010e2:	edc7 7a03 	vstr	s15, [r7, #12]
			break;
 80010e6:	e032      	b.n	800114e <_Z12convert_unitfhh+0xf6>
		case ENCODER_UNITS.IN:
			distance_in_meters = distance / 39.3701;
 80010e8:	6878      	ldr	r0, [r7, #4]
 80010ea:	f7ff f9f5 	bl	80004d8 <__aeabi_f2d>
 80010ee:	a352      	add	r3, pc, #328	@ (adr r3, 8001238 <_Z12convert_unitfhh+0x1e0>)
 80010f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80010f4:	f7ff fb72 	bl	80007dc <__aeabi_ddiv>
 80010f8:	4602      	mov	r2, r0
 80010fa:	460b      	mov	r3, r1
 80010fc:	4610      	mov	r0, r2
 80010fe:	4619      	mov	r1, r3
 8001100:	f7ff fd04 	bl	8000b0c <__aeabi_d2f>
 8001104:	4603      	mov	r3, r0
 8001106:	60fb      	str	r3, [r7, #12]
			break;
 8001108:	e021      	b.n	800114e <_Z12convert_unitfhh+0xf6>
		case ENCODER_UNITS.FT:
			distance_in_meters = distance / 3.28084;
 800110a:	6878      	ldr	r0, [r7, #4]
 800110c:	f7ff f9e4 	bl	80004d8 <__aeabi_f2d>
 8001110:	a34b      	add	r3, pc, #300	@ (adr r3, 8001240 <_Z12convert_unitfhh+0x1e8>)
 8001112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001116:	f7ff fb61 	bl	80007dc <__aeabi_ddiv>
 800111a:	4602      	mov	r2, r0
 800111c:	460b      	mov	r3, r1
 800111e:	4610      	mov	r0, r2
 8001120:	4619      	mov	r1, r3
 8001122:	f7ff fcf3 	bl	8000b0c <__aeabi_d2f>
 8001126:	4603      	mov	r3, r0
 8001128:	60fb      	str	r3, [r7, #12]
			break;
 800112a:	e010      	b.n	800114e <_Z12convert_unitfhh+0xf6>
		case ENCODER_UNITS.YD:
			distance_in_meters = distance / 1.09361;
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff f9d3 	bl	80004d8 <__aeabi_f2d>
 8001132:	a345      	add	r3, pc, #276	@ (adr r3, 8001248 <_Z12convert_unitfhh+0x1f0>)
 8001134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001138:	f7ff fb50 	bl	80007dc <__aeabi_ddiv>
 800113c:	4602      	mov	r2, r0
 800113e:	460b      	mov	r3, r1
 8001140:	4610      	mov	r0, r2
 8001142:	4619      	mov	r1, r3
 8001144:	f7ff fce2 	bl	8000b0c <__aeabi_d2f>
 8001148:	4603      	mov	r3, r0
 800114a:	60fb      	str	r3, [r7, #12]
			break;
 800114c:	bf00      	nop
	}
	// converting to desired unit
    switch (desired_unit) {
 800114e:	78bb      	ldrb	r3, [r7, #2]
 8001150:	3b01      	subs	r3, #1
 8001152:	2b0b      	cmp	r3, #11
 8001154:	d865      	bhi.n	8001222 <_Z12convert_unitfhh+0x1ca>
 8001156:	a201      	add	r2, pc, #4	@ (adr r2, 800115c <_Z12convert_unitfhh+0x104>)
 8001158:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800115c:	0800118d 	.word	0x0800118d
 8001160:	0800119b 	.word	0x0800119b
 8001164:	080011a9 	.word	0x080011a9
 8001168:	080011af 	.word	0x080011af
 800116c:	08001223 	.word	0x08001223
 8001170:	08001223 	.word	0x08001223
 8001174:	08001223 	.word	0x08001223
 8001178:	08001223 	.word	0x08001223
 800117c:	08001223 	.word	0x08001223
 8001180:	080011bd 	.word	0x080011bd
 8001184:	080011df 	.word	0x080011df
 8001188:	08001201 	.word	0x08001201
        case ENCODER_UNITS.MM:
            return distance_in_meters * 1000;
 800118c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001190:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001250 <_Z12convert_unitfhh+0x1f8>
 8001194:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001198:	e046      	b.n	8001228 <_Z12convert_unitfhh+0x1d0>
        	break;
        case ENCODER_UNITS.CM:
            return distance_in_meters * 100;
 800119a:	edd7 7a03 	vldr	s15, [r7, #12]
 800119e:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 8001254 <_Z12convert_unitfhh+0x1fc>
 80011a2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80011a6:	e03f      	b.n	8001228 <_Z12convert_unitfhh+0x1d0>
			break;
        case ENCODER_UNITS.M:
			return distance_in_meters;
 80011a8:	edd7 7a03 	vldr	s15, [r7, #12]
 80011ac:	e03c      	b.n	8001228 <_Z12convert_unitfhh+0x1d0>
			break;
        case ENCODER_UNITS.KM:
            return distance_in_meters / 1000;
 80011ae:	ed97 7a03 	vldr	s14, [r7, #12]
 80011b2:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8001250 <_Z12convert_unitfhh+0x1f8>
 80011b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011ba:	e035      	b.n	8001228 <_Z12convert_unitfhh+0x1d0>
			break;
        case ENCODER_UNITS.IN:
            return distance_in_meters * 39.3701;
 80011bc:	68f8      	ldr	r0, [r7, #12]
 80011be:	f7ff f98b 	bl	80004d8 <__aeabi_f2d>
 80011c2:	a31d      	add	r3, pc, #116	@ (adr r3, 8001238 <_Z12convert_unitfhh+0x1e0>)
 80011c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c8:	f7ff f9de 	bl	8000588 <__aeabi_dmul>
 80011cc:	4602      	mov	r2, r0
 80011ce:	460b      	mov	r3, r1
 80011d0:	4610      	mov	r0, r2
 80011d2:	4619      	mov	r1, r3
 80011d4:	f7ff fc9a 	bl	8000b0c <__aeabi_d2f>
 80011d8:	ee07 0a90 	vmov	s15, r0
 80011dc:	e024      	b.n	8001228 <_Z12convert_unitfhh+0x1d0>
			break;
        case ENCODER_UNITS.FT:
            return distance_in_meters * 3.28084;
 80011de:	68f8      	ldr	r0, [r7, #12]
 80011e0:	f7ff f97a 	bl	80004d8 <__aeabi_f2d>
 80011e4:	a316      	add	r3, pc, #88	@ (adr r3, 8001240 <_Z12convert_unitfhh+0x1e8>)
 80011e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011ea:	f7ff f9cd 	bl	8000588 <__aeabi_dmul>
 80011ee:	4602      	mov	r2, r0
 80011f0:	460b      	mov	r3, r1
 80011f2:	4610      	mov	r0, r2
 80011f4:	4619      	mov	r1, r3
 80011f6:	f7ff fc89 	bl	8000b0c <__aeabi_d2f>
 80011fa:	ee07 0a90 	vmov	s15, r0
 80011fe:	e013      	b.n	8001228 <_Z12convert_unitfhh+0x1d0>
			break;
        case ENCODER_UNITS.YD:
            return distance_in_meters * 1.09361;
 8001200:	68f8      	ldr	r0, [r7, #12]
 8001202:	f7ff f969 	bl	80004d8 <__aeabi_f2d>
 8001206:	a310      	add	r3, pc, #64	@ (adr r3, 8001248 <_Z12convert_unitfhh+0x1f0>)
 8001208:	e9d3 2300 	ldrd	r2, r3, [r3]
 800120c:	f7ff f9bc 	bl	8000588 <__aeabi_dmul>
 8001210:	4602      	mov	r2, r0
 8001212:	460b      	mov	r3, r1
 8001214:	4610      	mov	r0, r2
 8001216:	4619      	mov	r1, r3
 8001218:	f7ff fc78 	bl	8000b0c <__aeabi_d2f>
 800121c:	ee07 0a90 	vmov	s15, r0
 8001220:	e002      	b.n	8001228 <_Z12convert_unitfhh+0x1d0>
			break;
    }
    exit(1);
 8001222:	2001      	movs	r0, #1
 8001224:	f007 fc0c 	bl	8008a40 <exit>
}
 8001228:	eeb0 0a67 	vmov.f32	s0, s15
 800122c:	3710      	adds	r7, #16
 800122e:	46bd      	mov	sp, r7
 8001230:	bd80      	pop	{r7, pc}
 8001232:	bf00      	nop
 8001234:	f3af 8000 	nop.w
 8001238:	6fd21ff3 	.word	0x6fd21ff3
 800123c:	4043af5f 	.word	0x4043af5f
 8001240:	0abb44e5 	.word	0x0abb44e5
 8001244:	400a3f29 	.word	0x400a3f29
 8001248:	330941c8 	.word	0x330941c8
 800124c:	3ff17f6d 	.word	0x3ff17f6d
 8001250:	447a0000 	.word	0x447a0000
 8001254:	42c80000 	.word	0x42c80000

08001258 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>:

Encoder::Encoder(TIM_HandleTypeDef* timer_handle, int pulses_per_revolution, float diameter, uint8_t diameter_unit) {
 8001258:	b580      	push	{r7, lr}
 800125a:	b086      	sub	sp, #24
 800125c:	af00      	add	r7, sp, #0
 800125e:	6178      	str	r0, [r7, #20]
 8001260:	6139      	str	r1, [r7, #16]
 8001262:	60fa      	str	r2, [r7, #12]
 8001264:	ed87 0a02 	vstr	s0, [r7, #8]
 8001268:	71fb      	strb	r3, [r7, #7]
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	2200      	movs	r2, #0
 8001274:	605a      	str	r2, [r3, #4]
 8001276:	697b      	ldr	r3, [r7, #20]
 8001278:	2200      	movs	r2, #0
 800127a:	609a      	str	r2, [r3, #8]
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	2200      	movs	r2, #0
 8001280:	60da      	str	r2, [r3, #12]
	this->timer_handle = timer_handle;
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	693a      	ldr	r2, [r7, #16]
 8001286:	61da      	str	r2, [r3, #28]
	this->counts_per_revolution = pulses_per_revolution*4;
 8001288:	68fb      	ldr	r3, [r7, #12]
 800128a:	009a      	lsls	r2, r3, #2
 800128c:	697b      	ldr	r3, [r7, #20]
 800128e:	611a      	str	r2, [r3, #16]
	this->diameter_in_meter = convert_unit(diameter, diameter_unit, ENCODER_UNITS.METER);
 8001290:	79fb      	ldrb	r3, [r7, #7]
 8001292:	2103      	movs	r1, #3
 8001294:	4618      	mov	r0, r3
 8001296:	ed97 0a02 	vldr	s0, [r7, #8]
 800129a:	f7ff fedd 	bl	8001058 <_Z12convert_unitfhh>
 800129e:	eef0 7a40 	vmov.f32	s15, s0
 80012a2:	697b      	ldr	r3, [r7, #20]
 80012a4:	edc3 7a08 	vstr	s15, [r3, #32]
	this->meters_per_revolution = M_PI * this->diameter_in_meter;
 80012a8:	697b      	ldr	r3, [r7, #20]
 80012aa:	6a1b      	ldr	r3, [r3, #32]
 80012ac:	4618      	mov	r0, r3
 80012ae:	f7ff f913 	bl	80004d8 <__aeabi_f2d>
 80012b2:	a311      	add	r3, pc, #68	@ (adr r3, 80012f8 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh+0xa0>)
 80012b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012b8:	f7ff f966 	bl	8000588 <__aeabi_dmul>
 80012bc:	4602      	mov	r2, r0
 80012be:	460b      	mov	r3, r1
 80012c0:	4610      	mov	r0, r2
 80012c2:	4619      	mov	r1, r3
 80012c4:	f7ff fc22 	bl	8000b0c <__aeabi_d2f>
 80012c8:	4602      	mov	r2, r0
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	615a      	str	r2, [r3, #20]
	this->meters_per_count = meters_per_revolution / counts_per_revolution;
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	edd3 6a05 	vldr	s13, [r3, #20]
 80012d4:	697b      	ldr	r3, [r7, #20]
 80012d6:	691b      	ldr	r3, [r3, #16]
 80012d8:	ee07 3a90 	vmov	s15, r3
 80012dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80012e4:	697b      	ldr	r3, [r7, #20]
 80012e6:	edc3 7a06 	vstr	s15, [r3, #24]
}
 80012ea:	697b      	ldr	r3, [r7, #20]
 80012ec:	4618      	mov	r0, r3
 80012ee:	3718      	adds	r7, #24
 80012f0:	46bd      	mov	sp, r7
 80012f2:	bd80      	pop	{r7, pc}
 80012f4:	f3af 8000 	nop.w
 80012f8:	54442d18 	.word	0x54442d18
 80012fc:	400921fb 	.word	0x400921fb

08001300 <_ZN7Encoder4initEv>:

void Encoder::init() {
 8001300:	b580      	push	{r7, lr}
 8001302:	b082      	sub	sp, #8
 8001304:	af00      	add	r7, sp, #0
 8001306:	6078      	str	r0, [r7, #4]
	HAL_TIM_Encoder_Start(timer_handle, TIM_CHANNEL_ALL);
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	69db      	ldr	r3, [r3, #28]
 800130c:	213c      	movs	r1, #60	@ 0x3c
 800130e:	4618      	mov	r0, r3
 8001310:	f002 fcd2 	bl	8003cb8 <HAL_TIM_Encoder_Start>
}
 8001314:	bf00      	nop
 8001316:	3708      	adds	r7, #8
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	0000      	movs	r0, r0
	...

08001320 <_ZN7Encoder6updateEv>:

void Encoder::reset() {
	this->offset_count = this->offset_count + this->getTotalCount();
}

void Encoder::update() {
 8001320:	b580      	push	{r7, lr}
 8001322:	b084      	sub	sp, #16
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]
	this->last_count = current_count;
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	689a      	ldr	r2, [r3, #8]
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	605a      	str	r2, [r3, #4]
	this->current_count = this->timer_handle->Instance->CNT;
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	69db      	ldr	r3, [r3, #28]
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001338:	461a      	mov	r2, r3
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	609a      	str	r2, [r3, #8]

	float upper_threshold = 0.8 * this->counts_per_revolution;
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	691b      	ldr	r3, [r3, #16]
 8001342:	4618      	mov	r0, r3
 8001344:	f7ff f8b6 	bl	80004b4 <__aeabi_i2d>
 8001348:	a331      	add	r3, pc, #196	@ (adr r3, 8001410 <_ZN7Encoder6updateEv+0xf0>)
 800134a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800134e:	f7ff f91b 	bl	8000588 <__aeabi_dmul>
 8001352:	4602      	mov	r2, r0
 8001354:	460b      	mov	r3, r1
 8001356:	4610      	mov	r0, r2
 8001358:	4619      	mov	r1, r3
 800135a:	f7ff fbd7 	bl	8000b0c <__aeabi_d2f>
 800135e:	4603      	mov	r3, r0
 8001360:	60fb      	str	r3, [r7, #12]
	float lower_threshold = 0.2 * this->counts_per_revolution;
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	691b      	ldr	r3, [r3, #16]
 8001366:	4618      	mov	r0, r3
 8001368:	f7ff f8a4 	bl	80004b4 <__aeabi_i2d>
 800136c:	a32a      	add	r3, pc, #168	@ (adr r3, 8001418 <_ZN7Encoder6updateEv+0xf8>)
 800136e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001372:	f7ff f909 	bl	8000588 <__aeabi_dmul>
 8001376:	4602      	mov	r2, r0
 8001378:	460b      	mov	r3, r1
 800137a:	4610      	mov	r0, r2
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fbc5 	bl	8000b0c <__aeabi_d2f>
 8001382:	4603      	mov	r3, r0
 8001384:	60bb      	str	r3, [r7, #8]

	if (last_count < lower_threshold && current_count > upper_threshold) {
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	685b      	ldr	r3, [r3, #4]
 800138a:	ee07 3a90 	vmov	s15, r3
 800138e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001392:	ed97 7a02 	vldr	s14, [r7, #8]
 8001396:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800139a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800139e:	dd11      	ble.n	80013c4 <_ZN7Encoder6updateEv+0xa4>
 80013a0:	687b      	ldr	r3, [r7, #4]
 80013a2:	689b      	ldr	r3, [r3, #8]
 80013a4:	ee07 3a90 	vmov	s15, r3
 80013a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ac:	ed97 7a03 	vldr	s14, [r7, #12]
 80013b0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013b8:	d504      	bpl.n	80013c4 <_ZN7Encoder6updateEv+0xa4>
		this->revolution_count -= 1;
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	68db      	ldr	r3, [r3, #12]
 80013be:	1e5a      	subs	r2, r3, #1
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	60da      	str	r2, [r3, #12]
	}
	if (current_count < lower_threshold && last_count > upper_threshold) {
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	ee07 3a90 	vmov	s15, r3
 80013cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80013d4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013dc:	dc00      	bgt.n	80013e0 <_ZN7Encoder6updateEv+0xc0>
		this->revolution_count += 1;
	}
}
 80013de:	e012      	b.n	8001406 <_ZN7Encoder6updateEv+0xe6>
	if (current_count < lower_threshold && last_count > upper_threshold) {
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	685b      	ldr	r3, [r3, #4]
 80013e4:	ee07 3a90 	vmov	s15, r3
 80013e8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013ec:	ed97 7a03 	vldr	s14, [r7, #12]
 80013f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f8:	d400      	bmi.n	80013fc <_ZN7Encoder6updateEv+0xdc>
}
 80013fa:	e004      	b.n	8001406 <_ZN7Encoder6updateEv+0xe6>
		this->revolution_count += 1;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	68db      	ldr	r3, [r3, #12]
 8001400:	1c5a      	adds	r2, r3, #1
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	60da      	str	r2, [r3, #12]
}
 8001406:	bf00      	nop
 8001408:	3710      	adds	r7, #16
 800140a:	46bd      	mov	sp, r7
 800140c:	bd80      	pop	{r7, pc}
 800140e:	bf00      	nop
 8001410:	9999999a 	.word	0x9999999a
 8001414:	3fe99999 	.word	0x3fe99999
 8001418:	9999999a 	.word	0x9999999a
 800141c:	3fc99999 	.word	0x3fc99999

08001420 <_ZNK7Encoder11getDistanceEh>:

float Encoder::getDistance(uint8_t unit) const {
 8001420:	b580      	push	{r7, lr}
 8001422:	b082      	sub	sp, #8
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
 8001428:	460b      	mov	r3, r1
 800142a:	70fb      	strb	r3, [r7, #3]
	return convert_unit((this->getTotalCount() - offset_count) * meters_per_count, ENCODER_UNITS.METER, unit);
 800142c:	6878      	ldr	r0, [r7, #4]
 800142e:	f000 f81b 	bl	8001468 <_ZNK7Encoder13getTotalCountEv>
 8001432:	4602      	mov	r2, r0
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	1ad3      	subs	r3, r2, r3
 800143a:	ee07 3a90 	vmov	s15, r3
 800143e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	edd3 7a06 	vldr	s15, [r3, #24]
 8001448:	ee67 7a27 	vmul.f32	s15, s14, s15
 800144c:	78fb      	ldrb	r3, [r7, #3]
 800144e:	4619      	mov	r1, r3
 8001450:	2003      	movs	r0, #3
 8001452:	eeb0 0a67 	vmov.f32	s0, s15
 8001456:	f7ff fdff 	bl	8001058 <_Z12convert_unitfhh>
 800145a:	eef0 7a40 	vmov.f32	s15, s0
}
 800145e:	eeb0 0a67 	vmov.f32	s0, s15
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}

08001468 <_ZNK7Encoder13getTotalCountEv>:

int Encoder::getRevolutionCount() const {
    return this->revolution_count;
}

int Encoder::getTotalCount() const {
 8001468:	b480      	push	{r7}
 800146a:	b083      	sub	sp, #12
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
	return (this->current_count + (this->revolution_count * this->counts_per_revolution) - this->offset_count);
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	689a      	ldr	r2, [r3, #8]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	68db      	ldr	r3, [r3, #12]
 8001478:	6879      	ldr	r1, [r7, #4]
 800147a:	6909      	ldr	r1, [r1, #16]
 800147c:	fb01 f303 	mul.w	r3, r1, r3
 8001480:	441a      	add	r2, r3
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	1ad3      	subs	r3, r2, r3
}
 8001488:	4618      	mov	r0, r3
 800148a:	370c      	adds	r7, #12
 800148c:	46bd      	mov	sp, r7
 800148e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001492:	4770      	bx	lr

08001494 <_ZN7Sensors3IMU6getYawEv>:

      // Update function that reads new data from IMU
      bool update();

      // Get yaw value
      float getYaw() {
 8001494:	b480      	push	{r7}
 8001496:	b083      	sub	sp, #12
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
        // You can also implement UART debug print here
      return -yaw;
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	edd3 7a01 	vldr	s15, [r3, #4]
 80014a2:	eef1 7a67 	vneg.f32	s15, s15
      }
 80014a6:	eeb0 0a67 	vmov.f32	s0, s15
 80014aa:	370c      	adds	r7, #12
 80014ac:	46bd      	mov	sp, r7
 80014ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b2:	4770      	bx	lr

080014b4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014b8:	f000 fe5e 	bl	8002178 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014bc:	f000 f844 	bl	8001548 <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014c0:	f000 fa00 	bl	80018c4 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 80014c4:	f000 f9de 	bl	8001884 <_ZL11MX_DMA_Initv>
  MX_TIM1_Init();
 80014c8:	f000 f8c0 	bl	800164c <_ZL12MX_TIM1_Initv>
  MX_TIM3_Init();
 80014cc:	f000 f920 	bl	8001710 <_ZL12MX_TIM3_Initv>
  MX_USART6_UART_Init();
 80014d0:	f000 f9aa 	bl	8001828 <_ZL19MX_USART6_UART_Initv>
  MX_UART4_Init();
 80014d4:	f000 f97a 	bl	80017cc <_ZL13MX_UART4_Initv>
  /* USER CODE BEGIN 2 */
//  HAL_UART_Receive_DMA(&huart6, raw_unordered_data, 19);
  HAL_Delay(1000);
 80014d8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80014dc:	f000 fe8e 	bl	80021fc <HAL_Delay>
  odometry_data[0] = ODOMETRY_DATA_START_BYTE;
 80014e0:	4b10      	ldr	r3, [pc, #64]	@ (8001524 <main+0x70>)
 80014e2:	2201      	movs	r2, #1
 80014e4:	701a      	strb	r2, [r3, #0]
  odometry_data[sizeof(odometry_data) - 1] = ODOMETRY_DATA_STOP_BYTE;
 80014e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001524 <main+0x70>)
 80014e8:	2204      	movs	r2, #4
 80014ea:	735a      	strb	r2, [r3, #13]

  encoder_x.init();
 80014ec:	480e      	ldr	r0, [pc, #56]	@ (8001528 <main+0x74>)
 80014ee:	f7ff ff07 	bl	8001300 <_ZN7Encoder4initEv>
  encoder_y.init();
 80014f2:	480e      	ldr	r0, [pc, #56]	@ (800152c <main+0x78>)
 80014f4:	f7ff ff04 	bl	8001300 <_ZN7Encoder4initEv>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80014f8:	f003 fc9e 	bl	8004e38 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task1 */
  Task1Handle = osThreadNew(Task1_function, NULL, &Task1_attributes);
 80014fc:	4a0c      	ldr	r2, [pc, #48]	@ (8001530 <main+0x7c>)
 80014fe:	2100      	movs	r1, #0
 8001500:	480c      	ldr	r0, [pc, #48]	@ (8001534 <main+0x80>)
 8001502:	f003 fce3 	bl	8004ecc <osThreadNew>
 8001506:	4603      	mov	r3, r0
 8001508:	4a0b      	ldr	r2, [pc, #44]	@ (8001538 <main+0x84>)
 800150a:	6013      	str	r3, [r2, #0]

  /* creation of Task2 */
  Task2Handle = osThreadNew(Task2_function, NULL, &Task2_attributes);
 800150c:	4a0b      	ldr	r2, [pc, #44]	@ (800153c <main+0x88>)
 800150e:	2100      	movs	r1, #0
 8001510:	480b      	ldr	r0, [pc, #44]	@ (8001540 <main+0x8c>)
 8001512:	f003 fcdb 	bl	8004ecc <osThreadNew>
 8001516:	4603      	mov	r3, r0
 8001518:	4a0a      	ldr	r2, [pc, #40]	@ (8001544 <main+0x90>)
 800151a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 800151c:	f003 fcb0 	bl	8004e80 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001520:	bf00      	nop
 8001522:	e7fd      	b.n	8001520 <main+0x6c>
 8001524:	20000218 	.word	0x20000218
 8001528:	20000228 	.word	0x20000228
 800152c:	2000024c 	.word	0x2000024c
 8001530:	08008b28 	.word	0x08008b28
 8001534:	08001931 	.word	0x08001931
 8001538:	20000204 	.word	0x20000204
 800153c:	08008b4c 	.word	0x08008b4c
 8001540:	08001bf5 	.word	0x08001bf5
 8001544:	20000208 	.word	0x20000208

08001548 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b094      	sub	sp, #80	@ 0x50
 800154c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800154e:	f107 031c 	add.w	r3, r7, #28
 8001552:	2234      	movs	r2, #52	@ 0x34
 8001554:	2100      	movs	r1, #0
 8001556:	4618      	mov	r0, r3
 8001558:	f007 fa84 	bl	8008a64 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800155c:	f107 0308 	add.w	r3, r7, #8
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]
 8001564:	605a      	str	r2, [r3, #4]
 8001566:	609a      	str	r2, [r3, #8]
 8001568:	60da      	str	r2, [r3, #12]
 800156a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800156c:	2300      	movs	r3, #0
 800156e:	607b      	str	r3, [r7, #4]
 8001570:	4b34      	ldr	r3, [pc, #208]	@ (8001644 <_Z18SystemClock_Configv+0xfc>)
 8001572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001574:	4a33      	ldr	r2, [pc, #204]	@ (8001644 <_Z18SystemClock_Configv+0xfc>)
 8001576:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800157a:	6413      	str	r3, [r2, #64]	@ 0x40
 800157c:	4b31      	ldr	r3, [pc, #196]	@ (8001644 <_Z18SystemClock_Configv+0xfc>)
 800157e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001580:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001588:	2300      	movs	r3, #0
 800158a:	603b      	str	r3, [r7, #0]
 800158c:	4b2e      	ldr	r3, [pc, #184]	@ (8001648 <_Z18SystemClock_Configv+0x100>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	4a2d      	ldr	r2, [pc, #180]	@ (8001648 <_Z18SystemClock_Configv+0x100>)
 8001592:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001596:	6013      	str	r3, [r2, #0]
 8001598:	4b2b      	ldr	r3, [pc, #172]	@ (8001648 <_Z18SystemClock_Configv+0x100>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80015a0:	603b      	str	r3, [r7, #0]
 80015a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80015a4:	2302      	movs	r3, #2
 80015a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80015a8:	2301      	movs	r3, #1
 80015aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80015ac:	2310      	movs	r3, #16
 80015ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80015b0:	2302      	movs	r3, #2
 80015b2:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80015b4:	2300      	movs	r3, #0
 80015b6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 8;
 80015b8:	2308      	movs	r3, #8
 80015ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 80015bc:	23b4      	movs	r3, #180	@ 0xb4
 80015be:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80015c0:	2302      	movs	r3, #2
 80015c2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80015c4:	2302      	movs	r3, #2
 80015c6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80015c8:	2302      	movs	r3, #2
 80015ca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015cc:	f107 031c 	add.w	r3, r7, #28
 80015d0:	4618      	mov	r0, r3
 80015d2:	f001 ff63 	bl	800349c <HAL_RCC_OscConfig>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	bf14      	ite	ne
 80015dc:	2301      	movne	r3, #1
 80015de:	2300      	moveq	r3, #0
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <_Z18SystemClock_Configv+0xa2>
  {
    Error_Handler();
 80015e6:	f000 fb29 	bl	8001c3c <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80015ea:	f001 fc11 	bl	8002e10 <HAL_PWREx_EnableOverDrive>
 80015ee:	4603      	mov	r3, r0
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	bf14      	ite	ne
 80015f4:	2301      	movne	r3, #1
 80015f6:	2300      	moveq	r3, #0
 80015f8:	b2db      	uxtb	r3, r3
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d001      	beq.n	8001602 <_Z18SystemClock_Configv+0xba>
  {
    Error_Handler();
 80015fe:	f000 fb1d 	bl	8001c3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001602:	230f      	movs	r3, #15
 8001604:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001606:	2302      	movs	r3, #2
 8001608:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800160a:	2300      	movs	r3, #0
 800160c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800160e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001612:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001614:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001618:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800161a:	f107 0308 	add.w	r3, r7, #8
 800161e:	2105      	movs	r1, #5
 8001620:	4618      	mov	r0, r3
 8001622:	f001 fc45 	bl	8002eb0 <HAL_RCC_ClockConfig>
 8001626:	4603      	mov	r3, r0
 8001628:	2b00      	cmp	r3, #0
 800162a:	bf14      	ite	ne
 800162c:	2301      	movne	r3, #1
 800162e:	2300      	moveq	r3, #0
 8001630:	b2db      	uxtb	r3, r3
 8001632:	2b00      	cmp	r3, #0
 8001634:	d001      	beq.n	800163a <_Z18SystemClock_Configv+0xf2>
  {
    Error_Handler();
 8001636:	f000 fb01 	bl	8001c3c <Error_Handler>
  }
}
 800163a:	bf00      	nop
 800163c:	3750      	adds	r7, #80	@ 0x50
 800163e:	46bd      	mov	sp, r7
 8001640:	bd80      	pop	{r7, pc}
 8001642:	bf00      	nop
 8001644:	40023800 	.word	0x40023800
 8001648:	40007000 	.word	0x40007000

0800164c <_ZL12MX_TIM1_Initv>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800164c:	b580      	push	{r7, lr}
 800164e:	b08c      	sub	sp, #48	@ 0x30
 8001650:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001652:	f107 030c 	add.w	r3, r7, #12
 8001656:	2224      	movs	r2, #36	@ 0x24
 8001658:	2100      	movs	r1, #0
 800165a:	4618      	mov	r0, r3
 800165c:	f007 fa02 	bl	8008a64 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001660:	1d3b      	adds	r3, r7, #4
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001668:	4b27      	ldr	r3, [pc, #156]	@ (8001708 <_ZL12MX_TIM1_Initv+0xbc>)
 800166a:	4a28      	ldr	r2, [pc, #160]	@ (800170c <_ZL12MX_TIM1_Initv+0xc0>)
 800166c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800166e:	4b26      	ldr	r3, [pc, #152]	@ (8001708 <_ZL12MX_TIM1_Initv+0xbc>)
 8001670:	2200      	movs	r2, #0
 8001672:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001674:	4b24      	ldr	r3, [pc, #144]	@ (8001708 <_ZL12MX_TIM1_Initv+0xbc>)
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 400;
 800167a:	4b23      	ldr	r3, [pc, #140]	@ (8001708 <_ZL12MX_TIM1_Initv+0xbc>)
 800167c:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001680:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001682:	4b21      	ldr	r3, [pc, #132]	@ (8001708 <_ZL12MX_TIM1_Initv+0xbc>)
 8001684:	2200      	movs	r2, #0
 8001686:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001688:	4b1f      	ldr	r3, [pc, #124]	@ (8001708 <_ZL12MX_TIM1_Initv+0xbc>)
 800168a:	2200      	movs	r2, #0
 800168c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800168e:	4b1e      	ldr	r3, [pc, #120]	@ (8001708 <_ZL12MX_TIM1_Initv+0xbc>)
 8001690:	2280      	movs	r2, #128	@ 0x80
 8001692:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001694:	2303      	movs	r3, #3
 8001696:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001698:	2300      	movs	r3, #0
 800169a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800169c:	2301      	movs	r3, #1
 800169e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80016a0:	2300      	movs	r3, #0
 80016a2:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80016a4:	2300      	movs	r3, #0
 80016a6:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80016a8:	2300      	movs	r3, #0
 80016aa:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80016ac:	2301      	movs	r3, #1
 80016ae:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80016b0:	2300      	movs	r3, #0
 80016b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80016b8:	f107 030c 	add.w	r3, r7, #12
 80016bc:	4619      	mov	r1, r3
 80016be:	4812      	ldr	r0, [pc, #72]	@ (8001708 <_ZL12MX_TIM1_Initv+0xbc>)
 80016c0:	f002 fa54 	bl	8003b6c <HAL_TIM_Encoder_Init>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	bf14      	ite	ne
 80016ca:	2301      	movne	r3, #1
 80016cc:	2300      	moveq	r3, #0
 80016ce:	b2db      	uxtb	r3, r3
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d001      	beq.n	80016d8 <_ZL12MX_TIM1_Initv+0x8c>
  {
    Error_Handler();
 80016d4:	f000 fab2 	bl	8001c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80016d8:	2300      	movs	r3, #0
 80016da:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80016dc:	2300      	movs	r3, #0
 80016de:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80016e0:	1d3b      	adds	r3, r7, #4
 80016e2:	4619      	mov	r1, r3
 80016e4:	4808      	ldr	r0, [pc, #32]	@ (8001708 <_ZL12MX_TIM1_Initv+0xbc>)
 80016e6:	f002 fd5f 	bl	80041a8 <HAL_TIMEx_MasterConfigSynchronization>
 80016ea:	4603      	mov	r3, r0
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	bf14      	ite	ne
 80016f0:	2301      	movne	r3, #1
 80016f2:	2300      	moveq	r3, #0
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d001      	beq.n	80016fe <_ZL12MX_TIM1_Initv+0xb2>
  {
    Error_Handler();
 80016fa:	f000 fa9f 	bl	8001c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80016fe:	bf00      	nop
 8001700:	3730      	adds	r7, #48	@ 0x30
 8001702:	46bd      	mov	sp, r7
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	20000084 	.word	0x20000084
 800170c:	40010000 	.word	0x40010000

08001710 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001710:	b580      	push	{r7, lr}
 8001712:	b08c      	sub	sp, #48	@ 0x30
 8001714:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001716:	f107 030c 	add.w	r3, r7, #12
 800171a:	2224      	movs	r2, #36	@ 0x24
 800171c:	2100      	movs	r1, #0
 800171e:	4618      	mov	r0, r3
 8001720:	f007 f9a0 	bl	8008a64 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001724:	1d3b      	adds	r3, r7, #4
 8001726:	2200      	movs	r2, #0
 8001728:	601a      	str	r2, [r3, #0]
 800172a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800172c:	4b25      	ldr	r3, [pc, #148]	@ (80017c4 <_ZL12MX_TIM3_Initv+0xb4>)
 800172e:	4a26      	ldr	r2, [pc, #152]	@ (80017c8 <_ZL12MX_TIM3_Initv+0xb8>)
 8001730:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001732:	4b24      	ldr	r3, [pc, #144]	@ (80017c4 <_ZL12MX_TIM3_Initv+0xb4>)
 8001734:	2200      	movs	r2, #0
 8001736:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001738:	4b22      	ldr	r3, [pc, #136]	@ (80017c4 <_ZL12MX_TIM3_Initv+0xb4>)
 800173a:	2200      	movs	r2, #0
 800173c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1600;
 800173e:	4b21      	ldr	r3, [pc, #132]	@ (80017c4 <_ZL12MX_TIM3_Initv+0xb4>)
 8001740:	f44f 62c8 	mov.w	r2, #1600	@ 0x640
 8001744:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001746:	4b1f      	ldr	r3, [pc, #124]	@ (80017c4 <_ZL12MX_TIM3_Initv+0xb4>)
 8001748:	2200      	movs	r2, #0
 800174a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800174c:	4b1d      	ldr	r3, [pc, #116]	@ (80017c4 <_ZL12MX_TIM3_Initv+0xb4>)
 800174e:	2280      	movs	r2, #128	@ 0x80
 8001750:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001752:	2303      	movs	r3, #3
 8001754:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001756:	2300      	movs	r3, #0
 8001758:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800175a:	2301      	movs	r3, #1
 800175c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800175e:	2300      	movs	r3, #0
 8001760:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001762:	2300      	movs	r3, #0
 8001764:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001766:	2300      	movs	r3, #0
 8001768:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800176a:	2301      	movs	r3, #1
 800176c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800176e:	2300      	movs	r3, #0
 8001770:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001772:	2300      	movs	r3, #0
 8001774:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001776:	f107 030c 	add.w	r3, r7, #12
 800177a:	4619      	mov	r1, r3
 800177c:	4811      	ldr	r0, [pc, #68]	@ (80017c4 <_ZL12MX_TIM3_Initv+0xb4>)
 800177e:	f002 f9f5 	bl	8003b6c <HAL_TIM_Encoder_Init>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	bf14      	ite	ne
 8001788:	2301      	movne	r3, #1
 800178a:	2300      	moveq	r3, #0
 800178c:	b2db      	uxtb	r3, r3
 800178e:	2b00      	cmp	r3, #0
 8001790:	d001      	beq.n	8001796 <_ZL12MX_TIM3_Initv+0x86>
  {
    Error_Handler();
 8001792:	f000 fa53 	bl	8001c3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001796:	2300      	movs	r3, #0
 8001798:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800179a:	2300      	movs	r3, #0
 800179c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800179e:	1d3b      	adds	r3, r7, #4
 80017a0:	4619      	mov	r1, r3
 80017a2:	4808      	ldr	r0, [pc, #32]	@ (80017c4 <_ZL12MX_TIM3_Initv+0xb4>)
 80017a4:	f002 fd00 	bl	80041a8 <HAL_TIMEx_MasterConfigSynchronization>
 80017a8:	4603      	mov	r3, r0
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	bf14      	ite	ne
 80017ae:	2301      	movne	r3, #1
 80017b0:	2300      	moveq	r3, #0
 80017b2:	b2db      	uxtb	r3, r3
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d001      	beq.n	80017bc <_ZL12MX_TIM3_Initv+0xac>
  {
    Error_Handler();
 80017b8:	f000 fa40 	bl	8001c3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80017bc:	bf00      	nop
 80017be:	3730      	adds	r7, #48	@ 0x30
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	200000cc 	.word	0x200000cc
 80017c8:	40000400 	.word	0x40000400

080017cc <_ZL13MX_UART4_Initv>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80017d0:	4b13      	ldr	r3, [pc, #76]	@ (8001820 <_ZL13MX_UART4_Initv+0x54>)
 80017d2:	4a14      	ldr	r2, [pc, #80]	@ (8001824 <_ZL13MX_UART4_Initv+0x58>)
 80017d4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80017d6:	4b12      	ldr	r3, [pc, #72]	@ (8001820 <_ZL13MX_UART4_Initv+0x54>)
 80017d8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80017dc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80017de:	4b10      	ldr	r3, [pc, #64]	@ (8001820 <_ZL13MX_UART4_Initv+0x54>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80017e4:	4b0e      	ldr	r3, [pc, #56]	@ (8001820 <_ZL13MX_UART4_Initv+0x54>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80017ea:	4b0d      	ldr	r3, [pc, #52]	@ (8001820 <_ZL13MX_UART4_Initv+0x54>)
 80017ec:	2200      	movs	r2, #0
 80017ee:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80017f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001820 <_ZL13MX_UART4_Initv+0x54>)
 80017f2:	220c      	movs	r2, #12
 80017f4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80017f6:	4b0a      	ldr	r3, [pc, #40]	@ (8001820 <_ZL13MX_UART4_Initv+0x54>)
 80017f8:	2200      	movs	r2, #0
 80017fa:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80017fc:	4b08      	ldr	r3, [pc, #32]	@ (8001820 <_ZL13MX_UART4_Initv+0x54>)
 80017fe:	2200      	movs	r2, #0
 8001800:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001802:	4807      	ldr	r0, [pc, #28]	@ (8001820 <_ZL13MX_UART4_Initv+0x54>)
 8001804:	f002 fd60 	bl	80042c8 <HAL_UART_Init>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	bf14      	ite	ne
 800180e:	2301      	movne	r3, #1
 8001810:	2300      	moveq	r3, #0
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b00      	cmp	r3, #0
 8001816:	d001      	beq.n	800181c <_ZL13MX_UART4_Initv+0x50>
  {
    Error_Handler();
 8001818:	f000 fa10 	bl	8001c3c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800181c:	bf00      	nop
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000114 	.word	0x20000114
 8001824:	40004c00 	.word	0x40004c00

08001828 <_ZL19MX_USART6_UART_Initv>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 800182c:	4b13      	ldr	r3, [pc, #76]	@ (800187c <_ZL19MX_USART6_UART_Initv+0x54>)
 800182e:	4a14      	ldr	r2, [pc, #80]	@ (8001880 <_ZL19MX_USART6_UART_Initv+0x58>)
 8001830:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001832:	4b12      	ldr	r3, [pc, #72]	@ (800187c <_ZL19MX_USART6_UART_Initv+0x54>)
 8001834:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001838:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800183a:	4b10      	ldr	r3, [pc, #64]	@ (800187c <_ZL19MX_USART6_UART_Initv+0x54>)
 800183c:	2200      	movs	r2, #0
 800183e:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001840:	4b0e      	ldr	r3, [pc, #56]	@ (800187c <_ZL19MX_USART6_UART_Initv+0x54>)
 8001842:	2200      	movs	r2, #0
 8001844:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001846:	4b0d      	ldr	r3, [pc, #52]	@ (800187c <_ZL19MX_USART6_UART_Initv+0x54>)
 8001848:	2200      	movs	r2, #0
 800184a:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 800184c:	4b0b      	ldr	r3, [pc, #44]	@ (800187c <_ZL19MX_USART6_UART_Initv+0x54>)
 800184e:	220c      	movs	r2, #12
 8001850:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001852:	4b0a      	ldr	r3, [pc, #40]	@ (800187c <_ZL19MX_USART6_UART_Initv+0x54>)
 8001854:	2200      	movs	r2, #0
 8001856:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001858:	4b08      	ldr	r3, [pc, #32]	@ (800187c <_ZL19MX_USART6_UART_Initv+0x54>)
 800185a:	2200      	movs	r2, #0
 800185c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800185e:	4807      	ldr	r0, [pc, #28]	@ (800187c <_ZL19MX_USART6_UART_Initv+0x54>)
 8001860:	f002 fd32 	bl	80042c8 <HAL_UART_Init>
 8001864:	4603      	mov	r3, r0
 8001866:	2b00      	cmp	r3, #0
 8001868:	bf14      	ite	ne
 800186a:	2301      	movne	r3, #1
 800186c:	2300      	moveq	r3, #0
 800186e:	b2db      	uxtb	r3, r3
 8001870:	2b00      	cmp	r3, #0
 8001872:	d001      	beq.n	8001878 <_ZL19MX_USART6_UART_Initv+0x50>
  {
    Error_Handler();
 8001874:	f000 f9e2 	bl	8001c3c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001878:	bf00      	nop
 800187a:	bd80      	pop	{r7, pc}
 800187c:	2000015c 	.word	0x2000015c
 8001880:	40011400 	.word	0x40011400

08001884 <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001884:	b580      	push	{r7, lr}
 8001886:	b082      	sub	sp, #8
 8001888:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	607b      	str	r3, [r7, #4]
 800188e:	4b0c      	ldr	r3, [pc, #48]	@ (80018c0 <_ZL11MX_DMA_Initv+0x3c>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a0b      	ldr	r2, [pc, #44]	@ (80018c0 <_ZL11MX_DMA_Initv+0x3c>)
 8001894:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b09      	ldr	r3, [pc, #36]	@ (80018c0 <_ZL11MX_DMA_Initv+0x3c>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80018a2:	607b      	str	r3, [r7, #4]
 80018a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2105      	movs	r1, #5
 80018aa:	200f      	movs	r0, #15
 80018ac:	f000 fd82 	bl	80023b4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 80018b0:	200f      	movs	r0, #15
 80018b2:	f000 fd9b 	bl	80023ec <HAL_NVIC_EnableIRQ>

}
 80018b6:	bf00      	nop
 80018b8:	3708      	adds	r7, #8
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bd80      	pop	{r7, pc}
 80018be:	bf00      	nop
 80018c0:	40023800 	.word	0x40023800

080018c4 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	b085      	sub	sp, #20
 80018c8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	60fb      	str	r3, [r7, #12]
 80018ce:	4b17      	ldr	r3, [pc, #92]	@ (800192c <_ZL12MX_GPIO_Initv+0x68>)
 80018d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d2:	4a16      	ldr	r2, [pc, #88]	@ (800192c <_ZL12MX_GPIO_Initv+0x68>)
 80018d4:	f043 0304 	orr.w	r3, r3, #4
 80018d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80018da:	4b14      	ldr	r3, [pc, #80]	@ (800192c <_ZL12MX_GPIO_Initv+0x68>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018de:	f003 0304 	and.w	r3, r3, #4
 80018e2:	60fb      	str	r3, [r7, #12]
 80018e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	60bb      	str	r3, [r7, #8]
 80018ea:	4b10      	ldr	r3, [pc, #64]	@ (800192c <_ZL12MX_GPIO_Initv+0x68>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ee:	4a0f      	ldr	r2, [pc, #60]	@ (800192c <_ZL12MX_GPIO_Initv+0x68>)
 80018f0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80018f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018f6:	4b0d      	ldr	r3, [pc, #52]	@ (800192c <_ZL12MX_GPIO_Initv+0x68>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018fe:	60bb      	str	r3, [r7, #8]
 8001900:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001902:	2300      	movs	r3, #0
 8001904:	607b      	str	r3, [r7, #4]
 8001906:	4b09      	ldr	r3, [pc, #36]	@ (800192c <_ZL12MX_GPIO_Initv+0x68>)
 8001908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800190a:	4a08      	ldr	r2, [pc, #32]	@ (800192c <_ZL12MX_GPIO_Initv+0x68>)
 800190c:	f043 0301 	orr.w	r3, r3, #1
 8001910:	6313      	str	r3, [r2, #48]	@ 0x30
 8001912:	4b06      	ldr	r3, [pc, #24]	@ (800192c <_ZL12MX_GPIO_Initv+0x68>)
 8001914:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001916:	f003 0301 	and.w	r3, r3, #1
 800191a:	607b      	str	r3, [r7, #4]
 800191c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800191e:	bf00      	nop
 8001920:	3714      	adds	r7, #20
 8001922:	46bd      	mov	sp, r7
 8001924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001928:	4770      	bx	lr
 800192a:	bf00      	nop
 800192c:	40023800 	.word	0x40023800

08001930 <_Z14Task1_functionPv>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_Task1_function */
void Task1_function(void *argument)
{
 8001930:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001934:	b084      	sub	sp, #16
 8001936:	af00      	add	r7, sp, #0
 8001938:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
	bno.update();
 800193a:	489d      	ldr	r0, [pc, #628]	@ (8001bb0 <_Z14Task1_functionPv+0x280>)
 800193c:	f7ff fac0 	bl	8000ec0 <_ZN7Sensors3IMU6updateEv>

	encoder_x.update();
 8001940:	489c      	ldr	r0, [pc, #624]	@ (8001bb4 <_Z14Task1_functionPv+0x284>)
 8001942:	f7ff fced 	bl	8001320 <_ZN7Encoder6updateEv>
	encoder_y.update();
 8001946:	489c      	ldr	r0, [pc, #624]	@ (8001bb8 <_Z14Task1_functionPv+0x288>)
 8001948:	f7ff fcea 	bl	8001320 <_ZN7Encoder6updateEv>

	last_encoder_x = current_encoder_x;
 800194c:	4b9b      	ldr	r3, [pc, #620]	@ (8001bbc <_Z14Task1_functionPv+0x28c>)
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4a9b      	ldr	r2, [pc, #620]	@ (8001bc0 <_Z14Task1_functionPv+0x290>)
 8001952:	6013      	str	r3, [r2, #0]
	last_encoder_y = current_encoder_y;
 8001954:	4b9b      	ldr	r3, [pc, #620]	@ (8001bc4 <_Z14Task1_functionPv+0x294>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	4a9b      	ldr	r2, [pc, #620]	@ (8001bc8 <_Z14Task1_functionPv+0x298>)
 800195a:	6013      	str	r3, [r2, #0]
	last_theta = current_theta;
 800195c:	4b9b      	ldr	r3, [pc, #620]	@ (8001bcc <_Z14Task1_functionPv+0x29c>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	4a9b      	ldr	r2, [pc, #620]	@ (8001bd0 <_Z14Task1_functionPv+0x2a0>)
 8001962:	6013      	str	r3, [r2, #0]
	current_encoder_x = encoder_x.getDistance(ENCODER_UNITS.METER);
 8001964:	2103      	movs	r1, #3
 8001966:	4893      	ldr	r0, [pc, #588]	@ (8001bb4 <_Z14Task1_functionPv+0x284>)
 8001968:	f7ff fd5a 	bl	8001420 <_ZNK7Encoder11getDistanceEh>
 800196c:	eef0 7a40 	vmov.f32	s15, s0
 8001970:	4b92      	ldr	r3, [pc, #584]	@ (8001bbc <_Z14Task1_functionPv+0x28c>)
 8001972:	edc3 7a00 	vstr	s15, [r3]
	current_encoder_y = encoder_y.getDistance(ENCODER_UNITS.METER);
 8001976:	2103      	movs	r1, #3
 8001978:	488f      	ldr	r0, [pc, #572]	@ (8001bb8 <_Z14Task1_functionPv+0x288>)
 800197a:	f7ff fd51 	bl	8001420 <_ZNK7Encoder11getDistanceEh>
 800197e:	eef0 7a40 	vmov.f32	s15, s0
 8001982:	4b90      	ldr	r3, [pc, #576]	@ (8001bc4 <_Z14Task1_functionPv+0x294>)
 8001984:	edc3 7a00 	vstr	s15, [r3]
	current_theta = (bno.getYaw())*2*M_PI/360;
 8001988:	4889      	ldr	r0, [pc, #548]	@ (8001bb0 <_Z14Task1_functionPv+0x280>)
 800198a:	f7ff fd83 	bl	8001494 <_ZN7Sensors3IMU6getYawEv>
 800198e:	eef0 7a40 	vmov.f32	s15, s0
 8001992:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001996:	ee17 0a90 	vmov	r0, s15
 800199a:	f7fe fd9d 	bl	80004d8 <__aeabi_f2d>
 800199e:	a382      	add	r3, pc, #520	@ (adr r3, 8001ba8 <_Z14Task1_functionPv+0x278>)
 80019a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a4:	f7fe fdf0 	bl	8000588 <__aeabi_dmul>
 80019a8:	4602      	mov	r2, r0
 80019aa:	460b      	mov	r3, r1
 80019ac:	4610      	mov	r0, r2
 80019ae:	4619      	mov	r1, r3
 80019b0:	f04f 0200 	mov.w	r2, #0
 80019b4:	4b87      	ldr	r3, [pc, #540]	@ (8001bd4 <_Z14Task1_functionPv+0x2a4>)
 80019b6:	f7fe ff11 	bl	80007dc <__aeabi_ddiv>
 80019ba:	4602      	mov	r2, r0
 80019bc:	460b      	mov	r3, r1
 80019be:	4610      	mov	r0, r2
 80019c0:	4619      	mov	r1, r3
 80019c2:	f7ff f8a3 	bl	8000b0c <__aeabi_d2f>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4a80      	ldr	r2, [pc, #512]	@ (8001bcc <_Z14Task1_functionPv+0x29c>)
 80019ca:	6013      	str	r3, [r2, #0]

	delta_theta = current_theta - last_theta;
 80019cc:	4b7f      	ldr	r3, [pc, #508]	@ (8001bcc <_Z14Task1_functionPv+0x29c>)
 80019ce:	ed93 7a00 	vldr	s14, [r3]
 80019d2:	4b7f      	ldr	r3, [pc, #508]	@ (8001bd0 <_Z14Task1_functionPv+0x2a0>)
 80019d4:	edd3 7a00 	vldr	s15, [r3]
 80019d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019dc:	4b7e      	ldr	r3, [pc, #504]	@ (8001bd8 <_Z14Task1_functionPv+0x2a8>)
 80019de:	edc3 7a00 	vstr	s15, [r3]
	delta_x = current_encoder_x - last_encoder_x;
 80019e2:	4b76      	ldr	r3, [pc, #472]	@ (8001bbc <_Z14Task1_functionPv+0x28c>)
 80019e4:	ed93 7a00 	vldr	s14, [r3]
 80019e8:	4b75      	ldr	r3, [pc, #468]	@ (8001bc0 <_Z14Task1_functionPv+0x290>)
 80019ea:	edd3 7a00 	vldr	s15, [r3]
 80019ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80019f2:	4b7a      	ldr	r3, [pc, #488]	@ (8001bdc <_Z14Task1_functionPv+0x2ac>)
 80019f4:	edc3 7a00 	vstr	s15, [r3]
	delta_y = current_encoder_y - last_encoder_y;
 80019f8:	4b72      	ldr	r3, [pc, #456]	@ (8001bc4 <_Z14Task1_functionPv+0x294>)
 80019fa:	ed93 7a00 	vldr	s14, [r3]
 80019fe:	4b72      	ldr	r3, [pc, #456]	@ (8001bc8 <_Z14Task1_functionPv+0x298>)
 8001a00:	edd3 7a00 	vldr	s15, [r3]
 8001a04:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a08:	4b75      	ldr	r3, [pc, #468]	@ (8001be0 <_Z14Task1_functionPv+0x2b0>)
 8001a0a:	edc3 7a00 	vstr	s15, [r3]
	float delta_position_x = delta_x - (delta_theta * encoder_x_offset);
 8001a0e:	4b73      	ldr	r3, [pc, #460]	@ (8001bdc <_Z14Task1_functionPv+0x2ac>)
 8001a10:	ed93 7a00 	vldr	s14, [r3]
 8001a14:	4b70      	ldr	r3, [pc, #448]	@ (8001bd8 <_Z14Task1_functionPv+0x2a8>)
 8001a16:	edd3 6a00 	vldr	s13, [r3]
 8001a1a:	4b72      	ldr	r3, [pc, #456]	@ (8001be4 <_Z14Task1_functionPv+0x2b4>)
 8001a1c:	edd3 7a00 	vldr	s15, [r3]
 8001a20:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a24:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a28:	edc7 7a03 	vstr	s15, [r7, #12]
	float delta_position_y = delta_y - (delta_theta * encoder_y_offset);
 8001a2c:	4b6c      	ldr	r3, [pc, #432]	@ (8001be0 <_Z14Task1_functionPv+0x2b0>)
 8001a2e:	ed93 7a00 	vldr	s14, [r3]
 8001a32:	4b69      	ldr	r3, [pc, #420]	@ (8001bd8 <_Z14Task1_functionPv+0x2a8>)
 8001a34:	edd3 6a00 	vldr	s13, [r3]
 8001a38:	4b6b      	ldr	r3, [pc, #428]	@ (8001be8 <_Z14Task1_functionPv+0x2b8>)
 8001a3a:	edd3 7a00 	vldr	s15, [r3]
 8001a3e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001a42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a46:	edc7 7a02 	vstr	s15, [r7, #8]
	delta_position_x *= -1;
 8001a4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001a4e:	eef1 7a67 	vneg.f32	s15, s15
 8001a52:	edc7 7a03 	vstr	s15, [r7, #12]
	position.x += cos(current_theta)*delta_position_x - sin(current_theta)*delta_position_y;
 8001a56:	4b65      	ldr	r3, [pc, #404]	@ (8001bec <_Z14Task1_functionPv+0x2bc>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7fe fd3c 	bl	80004d8 <__aeabi_f2d>
 8001a60:	4604      	mov	r4, r0
 8001a62:	460d      	mov	r5, r1
 8001a64:	4b59      	ldr	r3, [pc, #356]	@ (8001bcc <_Z14Task1_functionPv+0x29c>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7fe fd35 	bl	80004d8 <__aeabi_f2d>
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	ec43 2b10 	vmov	d0, r2, r3
 8001a76:	f005 ff5f 	bl	8007938 <cos>
 8001a7a:	ec59 8b10 	vmov	r8, r9, d0
 8001a7e:	68f8      	ldr	r0, [r7, #12]
 8001a80:	f7fe fd2a 	bl	80004d8 <__aeabi_f2d>
 8001a84:	4602      	mov	r2, r0
 8001a86:	460b      	mov	r3, r1
 8001a88:	4640      	mov	r0, r8
 8001a8a:	4649      	mov	r1, r9
 8001a8c:	f7fe fd7c 	bl	8000588 <__aeabi_dmul>
 8001a90:	4602      	mov	r2, r0
 8001a92:	460b      	mov	r3, r1
 8001a94:	4690      	mov	r8, r2
 8001a96:	4699      	mov	r9, r3
 8001a98:	4b4c      	ldr	r3, [pc, #304]	@ (8001bcc <_Z14Task1_functionPv+0x29c>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4618      	mov	r0, r3
 8001a9e:	f7fe fd1b 	bl	80004d8 <__aeabi_f2d>
 8001aa2:	4602      	mov	r2, r0
 8001aa4:	460b      	mov	r3, r1
 8001aa6:	ec43 2b10 	vmov	d0, r2, r3
 8001aaa:	f005 ff99 	bl	80079e0 <sin>
 8001aae:	ec5b ab10 	vmov	sl, fp, d0
 8001ab2:	68b8      	ldr	r0, [r7, #8]
 8001ab4:	f7fe fd10 	bl	80004d8 <__aeabi_f2d>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	4650      	mov	r0, sl
 8001abe:	4659      	mov	r1, fp
 8001ac0:	f7fe fd62 	bl	8000588 <__aeabi_dmul>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	4640      	mov	r0, r8
 8001aca:	4649      	mov	r1, r9
 8001acc:	f7fe fba4 	bl	8000218 <__aeabi_dsub>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	4620      	mov	r0, r4
 8001ad6:	4629      	mov	r1, r5
 8001ad8:	f7fe fba0 	bl	800021c <__adddf3>
 8001adc:	4602      	mov	r2, r0
 8001ade:	460b      	mov	r3, r1
 8001ae0:	4610      	mov	r0, r2
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	f7ff f812 	bl	8000b0c <__aeabi_d2f>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	4a40      	ldr	r2, [pc, #256]	@ (8001bec <_Z14Task1_functionPv+0x2bc>)
 8001aec:	6013      	str	r3, [r2, #0]
	position.y += sin(current_theta)*delta_position_x + cos(current_theta)*delta_position_y;
 8001aee:	4b3f      	ldr	r3, [pc, #252]	@ (8001bec <_Z14Task1_functionPv+0x2bc>)
 8001af0:	685b      	ldr	r3, [r3, #4]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f7fe fcf0 	bl	80004d8 <__aeabi_f2d>
 8001af8:	4604      	mov	r4, r0
 8001afa:	460d      	mov	r5, r1
 8001afc:	4b33      	ldr	r3, [pc, #204]	@ (8001bcc <_Z14Task1_functionPv+0x29c>)
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4618      	mov	r0, r3
 8001b02:	f7fe fce9 	bl	80004d8 <__aeabi_f2d>
 8001b06:	4602      	mov	r2, r0
 8001b08:	460b      	mov	r3, r1
 8001b0a:	ec43 2b10 	vmov	d0, r2, r3
 8001b0e:	f005 ff67 	bl	80079e0 <sin>
 8001b12:	ec59 8b10 	vmov	r8, r9, d0
 8001b16:	68f8      	ldr	r0, [r7, #12]
 8001b18:	f7fe fcde 	bl	80004d8 <__aeabi_f2d>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	460b      	mov	r3, r1
 8001b20:	4640      	mov	r0, r8
 8001b22:	4649      	mov	r1, r9
 8001b24:	f7fe fd30 	bl	8000588 <__aeabi_dmul>
 8001b28:	4602      	mov	r2, r0
 8001b2a:	460b      	mov	r3, r1
 8001b2c:	4690      	mov	r8, r2
 8001b2e:	4699      	mov	r9, r3
 8001b30:	4b26      	ldr	r3, [pc, #152]	@ (8001bcc <_Z14Task1_functionPv+0x29c>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7fe fccf 	bl	80004d8 <__aeabi_f2d>
 8001b3a:	4602      	mov	r2, r0
 8001b3c:	460b      	mov	r3, r1
 8001b3e:	ec43 2b10 	vmov	d0, r2, r3
 8001b42:	f005 fef9 	bl	8007938 <cos>
 8001b46:	ec5b ab10 	vmov	sl, fp, d0
 8001b4a:	68b8      	ldr	r0, [r7, #8]
 8001b4c:	f7fe fcc4 	bl	80004d8 <__aeabi_f2d>
 8001b50:	4602      	mov	r2, r0
 8001b52:	460b      	mov	r3, r1
 8001b54:	4650      	mov	r0, sl
 8001b56:	4659      	mov	r1, fp
 8001b58:	f7fe fd16 	bl	8000588 <__aeabi_dmul>
 8001b5c:	4602      	mov	r2, r0
 8001b5e:	460b      	mov	r3, r1
 8001b60:	4640      	mov	r0, r8
 8001b62:	4649      	mov	r1, r9
 8001b64:	f7fe fb5a 	bl	800021c <__adddf3>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	460b      	mov	r3, r1
 8001b6c:	4620      	mov	r0, r4
 8001b6e:	4629      	mov	r1, r5
 8001b70:	f7fe fb54 	bl	800021c <__adddf3>
 8001b74:	4602      	mov	r2, r0
 8001b76:	460b      	mov	r3, r1
 8001b78:	4610      	mov	r0, r2
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	f7fe ffc6 	bl	8000b0c <__aeabi_d2f>
 8001b80:	4603      	mov	r3, r0
 8001b82:	4a1a      	ldr	r2, [pc, #104]	@ (8001bec <_Z14Task1_functionPv+0x2bc>)
 8001b84:	6053      	str	r3, [r2, #4]
	position.theta = current_theta;
 8001b86:	4b11      	ldr	r3, [pc, #68]	@ (8001bcc <_Z14Task1_functionPv+0x29c>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a18      	ldr	r2, [pc, #96]	@ (8001bec <_Z14Task1_functionPv+0x2bc>)
 8001b8c:	6093      	str	r3, [r2, #8]

	memcpy(odometry_data+1, &position, sizeof(position));
 8001b8e:	4b18      	ldr	r3, [pc, #96]	@ (8001bf0 <_Z14Task1_functionPv+0x2c0>)
 8001b90:	220c      	movs	r2, #12
 8001b92:	4916      	ldr	r1, [pc, #88]	@ (8001bec <_Z14Task1_functionPv+0x2bc>)
 8001b94:	4618      	mov	r0, r3
 8001b96:	f006 ff97 	bl	8008ac8 <memcpy>
    osDelay(1);
 8001b9a:	2001      	movs	r0, #1
 8001b9c:	f003 fa28 	bl	8004ff0 <osDelay>
  }
 8001ba0:	bf00      	nop
 8001ba2:	e6ca      	b.n	800193a <_Z14Task1_functionPv+0xa>
 8001ba4:	f3af 8000 	nop.w
 8001ba8:	54442d18 	.word	0x54442d18
 8001bac:	400921fb 	.word	0x400921fb
 8001bb0:	20000294 	.word	0x20000294
 8001bb4:	20000228 	.word	0x20000228
 8001bb8:	2000024c 	.word	0x2000024c
 8001bbc:	20000278 	.word	0x20000278
 8001bc0:	20000270 	.word	0x20000270
 8001bc4:	2000027c 	.word	0x2000027c
 8001bc8:	20000274 	.word	0x20000274
 8001bcc:	20000284 	.word	0x20000284
 8001bd0:	20000280 	.word	0x20000280
 8001bd4:	40768000 	.word	0x40768000
 8001bd8:	20000290 	.word	0x20000290
 8001bdc:	20000288 	.word	0x20000288
 8001be0:	2000028c 	.word	0x2000028c
 8001be4:	20000000 	.word	0x20000000
 8001be8:	20000004 	.word	0x20000004
 8001bec:	2000020c 	.word	0x2000020c
 8001bf0:	20000219 	.word	0x20000219

08001bf4 <_Z14Task2_functionPv>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Task2_function */
void Task2_function(void *argument)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b082      	sub	sp, #8
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Task2_function */
  /* Infinite loop */
  for(;;)
  {
	HAL_UART_Transmit_DMA(&huart4, odometry_data, sizeof(odometry_data));
 8001bfc:	220e      	movs	r2, #14
 8001bfe:	4904      	ldr	r1, [pc, #16]	@ (8001c10 <_Z14Task2_functionPv+0x1c>)
 8001c00:	4804      	ldr	r0, [pc, #16]	@ (8001c14 <_Z14Task2_functionPv+0x20>)
 8001c02:	f002 fc49 	bl	8004498 <HAL_UART_Transmit_DMA>
    osDelay(1);
 8001c06:	2001      	movs	r0, #1
 8001c08:	f003 f9f2 	bl	8004ff0 <osDelay>
	HAL_UART_Transmit_DMA(&huart4, odometry_data, sizeof(odometry_data));
 8001c0c:	bf00      	nop
 8001c0e:	e7f5      	b.n	8001bfc <_Z14Task2_functionPv+0x8>
 8001c10:	20000218 	.word	0x20000218
 8001c14:	20000114 	.word	0x20000114

08001c18 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	4a04      	ldr	r2, [pc, #16]	@ (8001c38 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001c26:	4293      	cmp	r3, r2
 8001c28:	d101      	bne.n	8001c2e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001c2a:	f000 fac7 	bl	80021bc <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	3708      	adds	r7, #8
 8001c32:	46bd      	mov	sp, r7
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40001000 	.word	0x40001000

08001c3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c40:	b672      	cpsid	i
}
 8001c42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c44:	bf00      	nop
 8001c46:	e7fd      	b.n	8001c44 <Error_Handler+0x8>

08001c48 <_Z41__static_initialization_and_destruction_0ii>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b082      	sub	sp, #8
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b01      	cmp	r3, #1
 8001c56:	d119      	bne.n	8001c8c <_Z41__static_initialization_and_destruction_0ii+0x44>
 8001c58:	683b      	ldr	r3, [r7, #0]
 8001c5a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d114      	bne.n	8001c8c <_Z41__static_initialization_and_destruction_0ii+0x44>
Encoder encoder_x(&htim3, 400, 58, ENCODER_UNITS.MILLIMETER);
 8001c62:	2301      	movs	r3, #1
 8001c64:	ed9f 0a0b 	vldr	s0, [pc, #44]	@ 8001c94 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8001c68:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 8001c6c:	490a      	ldr	r1, [pc, #40]	@ (8001c98 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 8001c6e:	480b      	ldr	r0, [pc, #44]	@ (8001c9c <_Z41__static_initialization_and_destruction_0ii+0x54>)
 8001c70:	f7ff faf2 	bl	8001258 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
Encoder encoder_y(&htim1, 100, 58, ENCODER_UNITS.MILLIMETER);
 8001c74:	2301      	movs	r3, #1
 8001c76:	ed9f 0a07 	vldr	s0, [pc, #28]	@ 8001c94 <_Z41__static_initialization_and_destruction_0ii+0x4c>
 8001c7a:	2264      	movs	r2, #100	@ 0x64
 8001c7c:	4908      	ldr	r1, [pc, #32]	@ (8001ca0 <_Z41__static_initialization_and_destruction_0ii+0x58>)
 8001c7e:	4809      	ldr	r0, [pc, #36]	@ (8001ca4 <_Z41__static_initialization_and_destruction_0ii+0x5c>)
 8001c80:	f7ff faea 	bl	8001258 <_ZN7EncoderC1EP17TIM_HandleTypeDefifh>
Sensors::IMU bno(&huart6);
 8001c84:	4908      	ldr	r1, [pc, #32]	@ (8001ca8 <_Z41__static_initialization_and_destruction_0ii+0x60>)
 8001c86:	4809      	ldr	r0, [pc, #36]	@ (8001cac <_Z41__static_initialization_and_destruction_0ii+0x64>)
 8001c88:	f7ff f908 	bl	8000e9c <_ZN7Sensors3IMUC1EP20__UART_HandleTypeDef>
}
 8001c8c:	bf00      	nop
 8001c8e:	3708      	adds	r7, #8
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bd80      	pop	{r7, pc}
 8001c94:	42680000 	.word	0x42680000
 8001c98:	200000cc 	.word	0x200000cc
 8001c9c:	20000228 	.word	0x20000228
 8001ca0:	20000084 	.word	0x20000084
 8001ca4:	2000024c 	.word	0x2000024c
 8001ca8:	2000015c 	.word	0x2000015c
 8001cac:	20000294 	.word	0x20000294

08001cb0 <_GLOBAL__sub_I_htim1>:
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
 8001cb4:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001cb8:	2001      	movs	r0, #1
 8001cba:	f7ff ffc5 	bl	8001c48 <_Z41__static_initialization_and_destruction_0ii>
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b082      	sub	sp, #8
 8001cc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001cc6:	2300      	movs	r3, #0
 8001cc8:	607b      	str	r3, [r7, #4]
 8001cca:	4b12      	ldr	r3, [pc, #72]	@ (8001d14 <HAL_MspInit+0x54>)
 8001ccc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cce:	4a11      	ldr	r2, [pc, #68]	@ (8001d14 <HAL_MspInit+0x54>)
 8001cd0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001cd4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cd6:	4b0f      	ldr	r3, [pc, #60]	@ (8001d14 <HAL_MspInit+0x54>)
 8001cd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cda:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cde:	607b      	str	r3, [r7, #4]
 8001ce0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ce2:	2300      	movs	r3, #0
 8001ce4:	603b      	str	r3, [r7, #0]
 8001ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8001d14 <HAL_MspInit+0x54>)
 8001ce8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cea:	4a0a      	ldr	r2, [pc, #40]	@ (8001d14 <HAL_MspInit+0x54>)
 8001cec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001cf0:	6413      	str	r3, [r2, #64]	@ 0x40
 8001cf2:	4b08      	ldr	r3, [pc, #32]	@ (8001d14 <HAL_MspInit+0x54>)
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cf6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cfa:	603b      	str	r3, [r7, #0]
 8001cfc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001cfe:	2200      	movs	r2, #0
 8001d00:	210f      	movs	r1, #15
 8001d02:	f06f 0001 	mvn.w	r0, #1
 8001d06:	f000 fb55 	bl	80023b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d0a:	bf00      	nop
 8001d0c:	3708      	adds	r7, #8
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	40023800 	.word	0x40023800

08001d18 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	b08c      	sub	sp, #48	@ 0x30
 8001d1c:	af00      	add	r7, sp, #0
 8001d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d20:	f107 031c 	add.w	r3, r7, #28
 8001d24:	2200      	movs	r2, #0
 8001d26:	601a      	str	r2, [r3, #0]
 8001d28:	605a      	str	r2, [r3, #4]
 8001d2a:	609a      	str	r2, [r3, #8]
 8001d2c:	60da      	str	r2, [r3, #12]
 8001d2e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	4a32      	ldr	r2, [pc, #200]	@ (8001e00 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d12d      	bne.n	8001d96 <HAL_TIM_Encoder_MspInit+0x7e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	61bb      	str	r3, [r7, #24]
 8001d3e:	4b31      	ldr	r3, [pc, #196]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d42:	4a30      	ldr	r2, [pc, #192]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d44:	f043 0301 	orr.w	r3, r3, #1
 8001d48:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d4a:	4b2e      	ldr	r3, [pc, #184]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d4e:	f003 0301 	and.w	r3, r3, #1
 8001d52:	61bb      	str	r3, [r7, #24]
 8001d54:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d56:	2300      	movs	r3, #0
 8001d58:	617b      	str	r3, [r7, #20]
 8001d5a:	4b2a      	ldr	r3, [pc, #168]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d5e:	4a29      	ldr	r2, [pc, #164]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d60:	f043 0301 	orr.w	r3, r3, #1
 8001d64:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d66:	4b27      	ldr	r3, [pc, #156]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d6a:	f003 0301 	and.w	r3, r3, #1
 8001d6e:	617b      	str	r3, [r7, #20]
 8001d70:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001d72:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d76:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d78:	2302      	movs	r3, #2
 8001d7a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d80:	2300      	movs	r3, #0
 8001d82:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001d84:	2301      	movs	r3, #1
 8001d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d88:	f107 031c 	add.w	r3, r7, #28
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	481e      	ldr	r0, [pc, #120]	@ (8001e08 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001d90:	f000 feaa 	bl	8002ae8 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001d94:	e030      	b.n	8001df8 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM3)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8001e0c <HAL_TIM_Encoder_MspInit+0xf4>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d12b      	bne.n	8001df8 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001da0:	2300      	movs	r3, #0
 8001da2:	613b      	str	r3, [r7, #16]
 8001da4:	4b17      	ldr	r3, [pc, #92]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001da6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001da8:	4a16      	ldr	r2, [pc, #88]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001daa:	f043 0302 	orr.w	r3, r3, #2
 8001dae:	6413      	str	r3, [r2, #64]	@ 0x40
 8001db0:	4b14      	ldr	r3, [pc, #80]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	613b      	str	r3, [r7, #16]
 8001dba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dbc:	2300      	movs	r3, #0
 8001dbe:	60fb      	str	r3, [r7, #12]
 8001dc0:	4b10      	ldr	r3, [pc, #64]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001dc2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc4:	4a0f      	ldr	r2, [pc, #60]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001dc6:	f043 0301 	orr.w	r3, r3, #1
 8001dca:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dcc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e04 <HAL_TIM_Encoder_MspInit+0xec>)
 8001dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	60fb      	str	r3, [r7, #12]
 8001dd6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001dd8:	23c0      	movs	r3, #192	@ 0xc0
 8001dda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ddc:	2302      	movs	r3, #2
 8001dde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001de0:	2300      	movs	r3, #0
 8001de2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001de4:	2300      	movs	r3, #0
 8001de6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001de8:	2302      	movs	r3, #2
 8001dea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dec:	f107 031c 	add.w	r3, r7, #28
 8001df0:	4619      	mov	r1, r3
 8001df2:	4805      	ldr	r0, [pc, #20]	@ (8001e08 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001df4:	f000 fe78 	bl	8002ae8 <HAL_GPIO_Init>
}
 8001df8:	bf00      	nop
 8001dfa:	3730      	adds	r7, #48	@ 0x30
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40010000 	.word	0x40010000
 8001e04:	40023800 	.word	0x40023800
 8001e08:	40020000 	.word	0x40020000
 8001e0c:	40000400 	.word	0x40000400

08001e10 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b08c      	sub	sp, #48	@ 0x30
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e18:	f107 031c 	add.w	r3, r7, #28
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	601a      	str	r2, [r3, #0]
 8001e20:	605a      	str	r2, [r3, #4]
 8001e22:	609a      	str	r2, [r3, #8]
 8001e24:	60da      	str	r2, [r3, #12]
 8001e26:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	4a4a      	ldr	r2, [pc, #296]	@ (8001f58 <HAL_UART_MspInit+0x148>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d15d      	bne.n	8001eee <HAL_UART_MspInit+0xde>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001e32:	2300      	movs	r3, #0
 8001e34:	61bb      	str	r3, [r7, #24]
 8001e36:	4b49      	ldr	r3, [pc, #292]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001e38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e3a:	4a48      	ldr	r2, [pc, #288]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001e3c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001e40:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e42:	4b46      	ldr	r3, [pc, #280]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001e4a:	61bb      	str	r3, [r7, #24]
 8001e4c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	617b      	str	r3, [r7, #20]
 8001e52:	4b42      	ldr	r3, [pc, #264]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e56:	4a41      	ldr	r2, [pc, #260]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001e58:	f043 0304 	orr.w	r3, r3, #4
 8001e5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e5e:	4b3f      	ldr	r3, [pc, #252]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001e60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e62:	f003 0304 	and.w	r3, r3, #4
 8001e66:	617b      	str	r3, [r7, #20]
 8001e68:	697b      	ldr	r3, [r7, #20]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001e6a:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001e6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e70:	2302      	movs	r3, #2
 8001e72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001e7c:	2308      	movs	r3, #8
 8001e7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e80:	f107 031c 	add.w	r3, r7, #28
 8001e84:	4619      	mov	r1, r3
 8001e86:	4836      	ldr	r0, [pc, #216]	@ (8001f60 <HAL_UART_MspInit+0x150>)
 8001e88:	f000 fe2e 	bl	8002ae8 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA1_Stream4;
 8001e8c:	4b35      	ldr	r3, [pc, #212]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001e8e:	4a36      	ldr	r2, [pc, #216]	@ (8001f68 <HAL_UART_MspInit+0x158>)
 8001e90:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Channel = DMA_CHANNEL_4;
 8001e92:	4b34      	ldr	r3, [pc, #208]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001e94:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001e98:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001e9a:	4b32      	ldr	r3, [pc, #200]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001e9c:	2240      	movs	r2, #64	@ 0x40
 8001e9e:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ea0:	4b30      	ldr	r3, [pc, #192]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001ea6:	4b2f      	ldr	r3, [pc, #188]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001ea8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001eac:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001eae:	4b2d      	ldr	r3, [pc, #180]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001eb4:	4b2b      	ldr	r3, [pc, #172]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_CIRCULAR;
 8001eba:	4b2a      	ldr	r3, [pc, #168]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001ebc:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ec0:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001ec2:	4b28      	ldr	r3, [pc, #160]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001ec4:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001ec8:	621a      	str	r2, [r3, #32]
    hdma_uart4_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001eca:	4b26      	ldr	r3, [pc, #152]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001ecc:	2200      	movs	r2, #0
 8001ece:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 8001ed0:	4824      	ldr	r0, [pc, #144]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001ed2:	f000 fa99 	bl	8002408 <HAL_DMA_Init>
 8001ed6:	4603      	mov	r3, r0
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d001      	beq.n	8001ee0 <HAL_UART_MspInit+0xd0>
    {
      Error_Handler();
 8001edc:	f7ff feae 	bl	8001c3c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_uart4_tx);
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	4a20      	ldr	r2, [pc, #128]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001ee4:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ee6:	4a1f      	ldr	r2, [pc, #124]	@ (8001f64 <HAL_UART_MspInit+0x154>)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	6393      	str	r3, [r2, #56]	@ 0x38
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001eec:	e030      	b.n	8001f50 <HAL_UART_MspInit+0x140>
  else if(huart->Instance==USART6)
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	681b      	ldr	r3, [r3, #0]
 8001ef2:	4a1e      	ldr	r2, [pc, #120]	@ (8001f6c <HAL_UART_MspInit+0x15c>)
 8001ef4:	4293      	cmp	r3, r2
 8001ef6:	d12b      	bne.n	8001f50 <HAL_UART_MspInit+0x140>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001ef8:	2300      	movs	r3, #0
 8001efa:	613b      	str	r3, [r7, #16]
 8001efc:	4b17      	ldr	r3, [pc, #92]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001efe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f00:	4a16      	ldr	r2, [pc, #88]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001f02:	f043 0320 	orr.w	r3, r3, #32
 8001f06:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f08:	4b14      	ldr	r3, [pc, #80]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001f0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0c:	f003 0320 	and.w	r3, r3, #32
 8001f10:	613b      	str	r3, [r7, #16]
 8001f12:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f14:	2300      	movs	r3, #0
 8001f16:	60fb      	str	r3, [r7, #12]
 8001f18:	4b10      	ldr	r3, [pc, #64]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001f1a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f1c:	4a0f      	ldr	r2, [pc, #60]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001f1e:	f043 0304 	orr.w	r3, r3, #4
 8001f22:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f24:	4b0d      	ldr	r3, [pc, #52]	@ (8001f5c <HAL_UART_MspInit+0x14c>)
 8001f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f28:	f003 0304 	and.w	r3, r3, #4
 8001f2c:	60fb      	str	r3, [r7, #12]
 8001f2e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001f30:	23c0      	movs	r3, #192	@ 0xc0
 8001f32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f34:	2302      	movs	r3, #2
 8001f36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f38:	2300      	movs	r3, #0
 8001f3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f3c:	2303      	movs	r3, #3
 8001f3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001f40:	2308      	movs	r3, #8
 8001f42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f44:	f107 031c 	add.w	r3, r7, #28
 8001f48:	4619      	mov	r1, r3
 8001f4a:	4805      	ldr	r0, [pc, #20]	@ (8001f60 <HAL_UART_MspInit+0x150>)
 8001f4c:	f000 fdcc 	bl	8002ae8 <HAL_GPIO_Init>
}
 8001f50:	bf00      	nop
 8001f52:	3730      	adds	r7, #48	@ 0x30
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	40004c00 	.word	0x40004c00
 8001f5c:	40023800 	.word	0x40023800
 8001f60:	40020800 	.word	0x40020800
 8001f64:	200001a4 	.word	0x200001a4
 8001f68:	40026070 	.word	0x40026070
 8001f6c:	40011400 	.word	0x40011400

08001f70 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b08e      	sub	sp, #56	@ 0x38
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001f80:	2300      	movs	r3, #0
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	4b33      	ldr	r3, [pc, #204]	@ (8002054 <HAL_InitTick+0xe4>)
 8001f86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f88:	4a32      	ldr	r2, [pc, #200]	@ (8002054 <HAL_InitTick+0xe4>)
 8001f8a:	f043 0310 	orr.w	r3, r3, #16
 8001f8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f90:	4b30      	ldr	r3, [pc, #192]	@ (8002054 <HAL_InitTick+0xe4>)
 8001f92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f94:	f003 0310 	and.w	r3, r3, #16
 8001f98:	60fb      	str	r3, [r7, #12]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001f9c:	f107 0210 	add.w	r2, r7, #16
 8001fa0:	f107 0314 	add.w	r3, r7, #20
 8001fa4:	4611      	mov	r1, r2
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f001 f89c 	bl	80030e4 <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001fac:	6a3b      	ldr	r3, [r7, #32]
 8001fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001fb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d103      	bne.n	8001fbe <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001fb6:	f001 f86d 	bl	8003094 <HAL_RCC_GetPCLK1Freq>
 8001fba:	6378      	str	r0, [r7, #52]	@ 0x34
 8001fbc:	e004      	b.n	8001fc8 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001fbe:	f001 f869 	bl	8003094 <HAL_RCC_GetPCLK1Freq>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	005b      	lsls	r3, r3, #1
 8001fc6:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001fca:	4a23      	ldr	r2, [pc, #140]	@ (8002058 <HAL_InitTick+0xe8>)
 8001fcc:	fba2 2303 	umull	r2, r3, r2, r3
 8001fd0:	0c9b      	lsrs	r3, r3, #18
 8001fd2:	3b01      	subs	r3, #1
 8001fd4:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001fd6:	4b21      	ldr	r3, [pc, #132]	@ (800205c <HAL_InitTick+0xec>)
 8001fd8:	4a21      	ldr	r2, [pc, #132]	@ (8002060 <HAL_InitTick+0xf0>)
 8001fda:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001fdc:	4b1f      	ldr	r3, [pc, #124]	@ (800205c <HAL_InitTick+0xec>)
 8001fde:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001fe2:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001fe4:	4a1d      	ldr	r2, [pc, #116]	@ (800205c <HAL_InitTick+0xec>)
 8001fe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fe8:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001fea:	4b1c      	ldr	r3, [pc, #112]	@ (800205c <HAL_InitTick+0xec>)
 8001fec:	2200      	movs	r2, #0
 8001fee:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ff0:	4b1a      	ldr	r3, [pc, #104]	@ (800205c <HAL_InitTick+0xec>)
 8001ff2:	2200      	movs	r2, #0
 8001ff4:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ff6:	4b19      	ldr	r3, [pc, #100]	@ (800205c <HAL_InitTick+0xec>)
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001ffc:	4817      	ldr	r0, [pc, #92]	@ (800205c <HAL_InitTick+0xec>)
 8001ffe:	f001 fceb 	bl	80039d8 <HAL_TIM_Base_Init>
 8002002:	4603      	mov	r3, r0
 8002004:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8002008:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800200c:	2b00      	cmp	r3, #0
 800200e:	d11b      	bne.n	8002048 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002010:	4812      	ldr	r0, [pc, #72]	@ (800205c <HAL_InitTick+0xec>)
 8002012:	f001 fd3b 	bl	8003a8c <HAL_TIM_Base_Start_IT>
 8002016:	4603      	mov	r3, r0
 8002018:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 800201c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8002020:	2b00      	cmp	r3, #0
 8002022:	d111      	bne.n	8002048 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002024:	2036      	movs	r0, #54	@ 0x36
 8002026:	f000 f9e1 	bl	80023ec <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2b0f      	cmp	r3, #15
 800202e:	d808      	bhi.n	8002042 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002030:	2200      	movs	r2, #0
 8002032:	6879      	ldr	r1, [r7, #4]
 8002034:	2036      	movs	r0, #54	@ 0x36
 8002036:	f000 f9bd 	bl	80023b4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800203a:	4a0a      	ldr	r2, [pc, #40]	@ (8002064 <HAL_InitTick+0xf4>)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	6013      	str	r3, [r2, #0]
 8002040:	e002      	b.n	8002048 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002042:	2301      	movs	r3, #1
 8002044:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002048:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 800204c:	4618      	mov	r0, r3
 800204e:	3738      	adds	r7, #56	@ 0x38
 8002050:	46bd      	mov	sp, r7
 8002052:	bd80      	pop	{r7, pc}
 8002054:	40023800 	.word	0x40023800
 8002058:	431bde83 	.word	0x431bde83
 800205c:	200002b8 	.word	0x200002b8
 8002060:	40001000 	.word	0x40001000
 8002064:	2000000c 	.word	0x2000000c

08002068 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800206c:	bf00      	nop
 800206e:	e7fd      	b.n	800206c <NMI_Handler+0x4>

08002070 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002070:	b480      	push	{r7}
 8002072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002074:	bf00      	nop
 8002076:	e7fd      	b.n	8002074 <HardFault_Handler+0x4>

08002078 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002078:	b480      	push	{r7}
 800207a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800207c:	bf00      	nop
 800207e:	e7fd      	b.n	800207c <MemManage_Handler+0x4>

08002080 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002080:	b480      	push	{r7}
 8002082:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002084:	bf00      	nop
 8002086:	e7fd      	b.n	8002084 <BusFault_Handler+0x4>

08002088 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002088:	b480      	push	{r7}
 800208a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800208c:	bf00      	nop
 800208e:	e7fd      	b.n	800208c <UsageFault_Handler+0x4>

08002090 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002094:	bf00      	nop
 8002096:	46bd      	mov	sp, r7
 8002098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800209c:	4770      	bx	lr
	...

080020a0 <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 80020a0:	b580      	push	{r7, lr}
 80020a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 80020a4:	4802      	ldr	r0, [pc, #8]	@ (80020b0 <DMA1_Stream4_IRQHandler+0x10>)
 80020a6:	f000 fab5 	bl	8002614 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 80020aa:	bf00      	nop
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	200001a4 	.word	0x200001a4

080020b4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80020b8:	4802      	ldr	r0, [pc, #8]	@ (80020c4 <TIM6_DAC_IRQHandler+0x10>)
 80020ba:	f001 fe8b 	bl	8003dd4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80020be:	bf00      	nop
 80020c0:	bd80      	pop	{r7, pc}
 80020c2:	bf00      	nop
 80020c4:	200002b8 	.word	0x200002b8

080020c8 <_kill>:
{
  return 1;
}

int _kill(int pid, int sig)
{
 80020c8:	b580      	push	{r7, lr}
 80020ca:	b082      	sub	sp, #8
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]
 80020d0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020d2:	f006 fccf 	bl	8008a74 <__errno>
 80020d6:	4603      	mov	r3, r0
 80020d8:	2216      	movs	r2, #22
 80020da:	601a      	str	r2, [r3, #0]
  return -1;
 80020dc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	3708      	adds	r7, #8
 80020e4:	46bd      	mov	sp, r7
 80020e6:	bd80      	pop	{r7, pc}

080020e8 <_exit>:

void _exit (int status)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020f0:	f04f 31ff 	mov.w	r1, #4294967295
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f7ff ffe7 	bl	80020c8 <_kill>
  while (1) {}    /* Make sure we hang here */
 80020fa:	bf00      	nop
 80020fc:	e7fd      	b.n	80020fa <_exit+0x12>
	...

08002100 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002104:	4b06      	ldr	r3, [pc, #24]	@ (8002120 <SystemInit+0x20>)
 8002106:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800210a:	4a05      	ldr	r2, [pc, #20]	@ (8002120 <SystemInit+0x20>)
 800210c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002110:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr
 800211e:	bf00      	nop
 8002120:	e000ed00 	.word	0xe000ed00

08002124 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002124:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800215c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002128:	f7ff ffea 	bl	8002100 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800212c:	480c      	ldr	r0, [pc, #48]	@ (8002160 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800212e:	490d      	ldr	r1, [pc, #52]	@ (8002164 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002130:	4a0d      	ldr	r2, [pc, #52]	@ (8002168 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002132:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002134:	e002      	b.n	800213c <LoopCopyDataInit>

08002136 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002136:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002138:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800213a:	3304      	adds	r3, #4

0800213c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800213c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800213e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002140:	d3f9      	bcc.n	8002136 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002142:	4a0a      	ldr	r2, [pc, #40]	@ (800216c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002144:	4c0a      	ldr	r4, [pc, #40]	@ (8002170 <LoopFillZerobss+0x22>)
  movs r3, #0
 8002146:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002148:	e001      	b.n	800214e <LoopFillZerobss>

0800214a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800214a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800214c:	3204      	adds	r2, #4

0800214e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800214e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002150:	d3fb      	bcc.n	800214a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8002152:	f006 fc95 	bl	8008a80 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002156:	f7ff f9ad 	bl	80014b4 <main>
  bx  lr    
 800215a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800215c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002160:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002164:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8002168:	08008d7c 	.word	0x08008d7c
  ldr r2, =_sbss
 800216c:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8002170:	20004d90 	.word	0x20004d90

08002174 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002174:	e7fe      	b.n	8002174 <ADC_IRQHandler>
	...

08002178 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800217c:	4b0e      	ldr	r3, [pc, #56]	@ (80021b8 <HAL_Init+0x40>)
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	4a0d      	ldr	r2, [pc, #52]	@ (80021b8 <HAL_Init+0x40>)
 8002182:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002186:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002188:	4b0b      	ldr	r3, [pc, #44]	@ (80021b8 <HAL_Init+0x40>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	4a0a      	ldr	r2, [pc, #40]	@ (80021b8 <HAL_Init+0x40>)
 800218e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002192:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002194:	4b08      	ldr	r3, [pc, #32]	@ (80021b8 <HAL_Init+0x40>)
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a07      	ldr	r2, [pc, #28]	@ (80021b8 <HAL_Init+0x40>)
 800219a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800219e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021a0:	2003      	movs	r0, #3
 80021a2:	f000 f8fc 	bl	800239e <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021a6:	200f      	movs	r0, #15
 80021a8:	f7ff fee2 	bl	8001f70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80021ac:	f7ff fd88 	bl	8001cc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80021b0:	2300      	movs	r3, #0
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40023c00 	.word	0x40023c00

080021bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021bc:	b480      	push	{r7}
 80021be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021c0:	4b06      	ldr	r3, [pc, #24]	@ (80021dc <HAL_IncTick+0x20>)
 80021c2:	781b      	ldrb	r3, [r3, #0]
 80021c4:	461a      	mov	r2, r3
 80021c6:	4b06      	ldr	r3, [pc, #24]	@ (80021e0 <HAL_IncTick+0x24>)
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	4413      	add	r3, r2
 80021cc:	4a04      	ldr	r2, [pc, #16]	@ (80021e0 <HAL_IncTick+0x24>)
 80021ce:	6013      	str	r3, [r2, #0]
}
 80021d0:	bf00      	nop
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr
 80021da:	bf00      	nop
 80021dc:	20000010 	.word	0x20000010
 80021e0:	20000300 	.word	0x20000300

080021e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80021e4:	b480      	push	{r7}
 80021e6:	af00      	add	r7, sp, #0
  return uwTick;
 80021e8:	4b03      	ldr	r3, [pc, #12]	@ (80021f8 <HAL_GetTick+0x14>)
 80021ea:	681b      	ldr	r3, [r3, #0]
}
 80021ec:	4618      	mov	r0, r3
 80021ee:	46bd      	mov	sp, r7
 80021f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f4:	4770      	bx	lr
 80021f6:	bf00      	nop
 80021f8:	20000300 	.word	0x20000300

080021fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	b084      	sub	sp, #16
 8002200:	af00      	add	r7, sp, #0
 8002202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002204:	f7ff ffee 	bl	80021e4 <HAL_GetTick>
 8002208:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800220e:	68fb      	ldr	r3, [r7, #12]
 8002210:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002214:	d005      	beq.n	8002222 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002216:	4b0a      	ldr	r3, [pc, #40]	@ (8002240 <HAL_Delay+0x44>)
 8002218:	781b      	ldrb	r3, [r3, #0]
 800221a:	461a      	mov	r2, r3
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	4413      	add	r3, r2
 8002220:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002222:	bf00      	nop
 8002224:	f7ff ffde 	bl	80021e4 <HAL_GetTick>
 8002228:	4602      	mov	r2, r0
 800222a:	68bb      	ldr	r3, [r7, #8]
 800222c:	1ad3      	subs	r3, r2, r3
 800222e:	68fa      	ldr	r2, [r7, #12]
 8002230:	429a      	cmp	r2, r3
 8002232:	d8f7      	bhi.n	8002224 <HAL_Delay+0x28>
  {
  }
}
 8002234:	bf00      	nop
 8002236:	bf00      	nop
 8002238:	3710      	adds	r7, #16
 800223a:	46bd      	mov	sp, r7
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	20000010 	.word	0x20000010

08002244 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002244:	b480      	push	{r7}
 8002246:	b085      	sub	sp, #20
 8002248:	af00      	add	r7, sp, #0
 800224a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	f003 0307 	and.w	r3, r3, #7
 8002252:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002254:	4b0c      	ldr	r3, [pc, #48]	@ (8002288 <__NVIC_SetPriorityGrouping+0x44>)
 8002256:	68db      	ldr	r3, [r3, #12]
 8002258:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800225a:	68ba      	ldr	r2, [r7, #8]
 800225c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002260:	4013      	ands	r3, r2
 8002262:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002268:	68bb      	ldr	r3, [r7, #8]
 800226a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800226c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002270:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002274:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002276:	4a04      	ldr	r2, [pc, #16]	@ (8002288 <__NVIC_SetPriorityGrouping+0x44>)
 8002278:	68bb      	ldr	r3, [r7, #8]
 800227a:	60d3      	str	r3, [r2, #12]
}
 800227c:	bf00      	nop
 800227e:	3714      	adds	r7, #20
 8002280:	46bd      	mov	sp, r7
 8002282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002286:	4770      	bx	lr
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800228c:	b480      	push	{r7}
 800228e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002290:	4b04      	ldr	r3, [pc, #16]	@ (80022a4 <__NVIC_GetPriorityGrouping+0x18>)
 8002292:	68db      	ldr	r3, [r3, #12]
 8002294:	0a1b      	lsrs	r3, r3, #8
 8002296:	f003 0307 	and.w	r3, r3, #7
}
 800229a:	4618      	mov	r0, r3
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	e000ed00 	.word	0xe000ed00

080022a8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022a8:	b480      	push	{r7}
 80022aa:	b083      	sub	sp, #12
 80022ac:	af00      	add	r7, sp, #0
 80022ae:	4603      	mov	r3, r0
 80022b0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	db0b      	blt.n	80022d2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022ba:	79fb      	ldrb	r3, [r7, #7]
 80022bc:	f003 021f 	and.w	r2, r3, #31
 80022c0:	4907      	ldr	r1, [pc, #28]	@ (80022e0 <__NVIC_EnableIRQ+0x38>)
 80022c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c6:	095b      	lsrs	r3, r3, #5
 80022c8:	2001      	movs	r0, #1
 80022ca:	fa00 f202 	lsl.w	r2, r0, r2
 80022ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80022d2:	bf00      	nop
 80022d4:	370c      	adds	r7, #12
 80022d6:	46bd      	mov	sp, r7
 80022d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022dc:	4770      	bx	lr
 80022de:	bf00      	nop
 80022e0:	e000e100 	.word	0xe000e100

080022e4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80022e4:	b480      	push	{r7}
 80022e6:	b083      	sub	sp, #12
 80022e8:	af00      	add	r7, sp, #0
 80022ea:	4603      	mov	r3, r0
 80022ec:	6039      	str	r1, [r7, #0]
 80022ee:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022f4:	2b00      	cmp	r3, #0
 80022f6:	db0a      	blt.n	800230e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	b2da      	uxtb	r2, r3
 80022fc:	490c      	ldr	r1, [pc, #48]	@ (8002330 <__NVIC_SetPriority+0x4c>)
 80022fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002302:	0112      	lsls	r2, r2, #4
 8002304:	b2d2      	uxtb	r2, r2
 8002306:	440b      	add	r3, r1
 8002308:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800230c:	e00a      	b.n	8002324 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	b2da      	uxtb	r2, r3
 8002312:	4908      	ldr	r1, [pc, #32]	@ (8002334 <__NVIC_SetPriority+0x50>)
 8002314:	79fb      	ldrb	r3, [r7, #7]
 8002316:	f003 030f 	and.w	r3, r3, #15
 800231a:	3b04      	subs	r3, #4
 800231c:	0112      	lsls	r2, r2, #4
 800231e:	b2d2      	uxtb	r2, r2
 8002320:	440b      	add	r3, r1
 8002322:	761a      	strb	r2, [r3, #24]
}
 8002324:	bf00      	nop
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232e:	4770      	bx	lr
 8002330:	e000e100 	.word	0xe000e100
 8002334:	e000ed00 	.word	0xe000ed00

08002338 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002338:	b480      	push	{r7}
 800233a:	b089      	sub	sp, #36	@ 0x24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	f003 0307 	and.w	r3, r3, #7
 800234a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800234c:	69fb      	ldr	r3, [r7, #28]
 800234e:	f1c3 0307 	rsb	r3, r3, #7
 8002352:	2b04      	cmp	r3, #4
 8002354:	bf28      	it	cs
 8002356:	2304      	movcs	r3, #4
 8002358:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800235a:	69fb      	ldr	r3, [r7, #28]
 800235c:	3304      	adds	r3, #4
 800235e:	2b06      	cmp	r3, #6
 8002360:	d902      	bls.n	8002368 <NVIC_EncodePriority+0x30>
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	3b03      	subs	r3, #3
 8002366:	e000      	b.n	800236a <NVIC_EncodePriority+0x32>
 8002368:	2300      	movs	r3, #0
 800236a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800236c:	f04f 32ff 	mov.w	r2, #4294967295
 8002370:	69bb      	ldr	r3, [r7, #24]
 8002372:	fa02 f303 	lsl.w	r3, r2, r3
 8002376:	43da      	mvns	r2, r3
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	401a      	ands	r2, r3
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002380:	f04f 31ff 	mov.w	r1, #4294967295
 8002384:	697b      	ldr	r3, [r7, #20]
 8002386:	fa01 f303 	lsl.w	r3, r1, r3
 800238a:	43d9      	mvns	r1, r3
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002390:	4313      	orrs	r3, r2
         );
}
 8002392:	4618      	mov	r0, r3
 8002394:	3724      	adds	r7, #36	@ 0x24
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr

0800239e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800239e:	b580      	push	{r7, lr}
 80023a0:	b082      	sub	sp, #8
 80023a2:	af00      	add	r7, sp, #0
 80023a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f7ff ff4c 	bl	8002244 <__NVIC_SetPriorityGrouping>
}
 80023ac:	bf00      	nop
 80023ae:	3708      	adds	r7, #8
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}

080023b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80023b4:	b580      	push	{r7, lr}
 80023b6:	b086      	sub	sp, #24
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	4603      	mov	r3, r0
 80023bc:	60b9      	str	r1, [r7, #8]
 80023be:	607a      	str	r2, [r7, #4]
 80023c0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80023c6:	f7ff ff61 	bl	800228c <__NVIC_GetPriorityGrouping>
 80023ca:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023cc:	687a      	ldr	r2, [r7, #4]
 80023ce:	68b9      	ldr	r1, [r7, #8]
 80023d0:	6978      	ldr	r0, [r7, #20]
 80023d2:	f7ff ffb1 	bl	8002338 <NVIC_EncodePriority>
 80023d6:	4602      	mov	r2, r0
 80023d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023dc:	4611      	mov	r1, r2
 80023de:	4618      	mov	r0, r3
 80023e0:	f7ff ff80 	bl	80022e4 <__NVIC_SetPriority>
}
 80023e4:	bf00      	nop
 80023e6:	3718      	adds	r7, #24
 80023e8:	46bd      	mov	sp, r7
 80023ea:	bd80      	pop	{r7, pc}

080023ec <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	4603      	mov	r3, r0
 80023f4:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023fa:	4618      	mov	r0, r3
 80023fc:	f7ff ff54 	bl	80022a8 <__NVIC_EnableIRQ>
}
 8002400:	bf00      	nop
 8002402:	3708      	adds	r7, #8
 8002404:	46bd      	mov	sp, r7
 8002406:	bd80      	pop	{r7, pc}

08002408 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b086      	sub	sp, #24
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002410:	2300      	movs	r3, #0
 8002412:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002414:	f7ff fee6 	bl	80021e4 <HAL_GetTick>
 8002418:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	2b00      	cmp	r3, #0
 800241e:	d101      	bne.n	8002424 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002420:	2301      	movs	r3, #1
 8002422:	e099      	b.n	8002558 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	2202      	movs	r2, #2
 8002428:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	2200      	movs	r2, #0
 8002430:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	681a      	ldr	r2, [r3, #0]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	f022 0201 	bic.w	r2, r2, #1
 8002442:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002444:	e00f      	b.n	8002466 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002446:	f7ff fecd 	bl	80021e4 <HAL_GetTick>
 800244a:	4602      	mov	r2, r0
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	1ad3      	subs	r3, r2, r3
 8002450:	2b05      	cmp	r3, #5
 8002452:	d908      	bls.n	8002466 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2220      	movs	r2, #32
 8002458:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	2203      	movs	r2, #3
 800245e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002462:	2303      	movs	r3, #3
 8002464:	e078      	b.n	8002558 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f003 0301 	and.w	r3, r3, #1
 8002470:	2b00      	cmp	r3, #0
 8002472:	d1e8      	bne.n	8002446 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800247c:	697a      	ldr	r2, [r7, #20]
 800247e:	4b38      	ldr	r3, [pc, #224]	@ (8002560 <HAL_DMA_Init+0x158>)
 8002480:	4013      	ands	r3, r2
 8002482:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	685a      	ldr	r2, [r3, #4]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	689b      	ldr	r3, [r3, #8]
 800248c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002492:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	691b      	ldr	r3, [r3, #16]
 8002498:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800249e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	699b      	ldr	r3, [r3, #24]
 80024a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80024aa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	6a1b      	ldr	r3, [r3, #32]
 80024b0:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80024b2:	697a      	ldr	r2, [r7, #20]
 80024b4:	4313      	orrs	r3, r2
 80024b6:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024bc:	2b04      	cmp	r3, #4
 80024be:	d107      	bne.n	80024d0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80024c8:	4313      	orrs	r3, r2
 80024ca:	697a      	ldr	r2, [r7, #20]
 80024cc:	4313      	orrs	r3, r2
 80024ce:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	697a      	ldr	r2, [r7, #20]
 80024d6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	695b      	ldr	r3, [r3, #20]
 80024de:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80024e0:	697b      	ldr	r3, [r7, #20]
 80024e2:	f023 0307 	bic.w	r3, r3, #7
 80024e6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024ec:	697a      	ldr	r2, [r7, #20]
 80024ee:	4313      	orrs	r3, r2
 80024f0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024f6:	2b04      	cmp	r3, #4
 80024f8:	d117      	bne.n	800252a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024fe:	697a      	ldr	r2, [r7, #20]
 8002500:	4313      	orrs	r3, r2
 8002502:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002508:	2b00      	cmp	r3, #0
 800250a:	d00e      	beq.n	800252a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800250c:	6878      	ldr	r0, [r7, #4]
 800250e:	f000 fa6f 	bl	80029f0 <DMA_CheckFifoParam>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d008      	beq.n	800252a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	2240      	movs	r2, #64	@ 0x40
 800251c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002526:	2301      	movs	r3, #1
 8002528:	e016      	b.n	8002558 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	697a      	ldr	r2, [r7, #20]
 8002530:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002532:	6878      	ldr	r0, [r7, #4]
 8002534:	f000 fa26 	bl	8002984 <DMA_CalcBaseAndBitshift>
 8002538:	4603      	mov	r3, r0
 800253a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002540:	223f      	movs	r2, #63	@ 0x3f
 8002542:	409a      	lsls	r2, r3
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2201      	movs	r2, #1
 8002552:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002556:	2300      	movs	r3, #0
}
 8002558:	4618      	mov	r0, r3
 800255a:	3718      	adds	r7, #24
 800255c:	46bd      	mov	sp, r7
 800255e:	bd80      	pop	{r7, pc}
 8002560:	f010803f 	.word	0xf010803f

08002564 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002564:	b580      	push	{r7, lr}
 8002566:	b086      	sub	sp, #24
 8002568:	af00      	add	r7, sp, #0
 800256a:	60f8      	str	r0, [r7, #12]
 800256c:	60b9      	str	r1, [r7, #8]
 800256e:	607a      	str	r2, [r7, #4]
 8002570:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002572:	2300      	movs	r3, #0
 8002574:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800257a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002582:	2b01      	cmp	r3, #1
 8002584:	d101      	bne.n	800258a <HAL_DMA_Start_IT+0x26>
 8002586:	2302      	movs	r3, #2
 8002588:	e040      	b.n	800260c <HAL_DMA_Start_IT+0xa8>
 800258a:	68fb      	ldr	r3, [r7, #12]
 800258c:	2201      	movs	r2, #1
 800258e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002598:	b2db      	uxtb	r3, r3
 800259a:	2b01      	cmp	r3, #1
 800259c:	d12f      	bne.n	80025fe <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2202      	movs	r2, #2
 80025a2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2200      	movs	r2, #0
 80025aa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	687a      	ldr	r2, [r7, #4]
 80025b0:	68b9      	ldr	r1, [r7, #8]
 80025b2:	68f8      	ldr	r0, [r7, #12]
 80025b4:	f000 f9b8 	bl	8002928 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025bc:	223f      	movs	r2, #63	@ 0x3f
 80025be:	409a      	lsls	r2, r3
 80025c0:	693b      	ldr	r3, [r7, #16]
 80025c2:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	68fb      	ldr	r3, [r7, #12]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f042 0216 	orr.w	r2, r2, #22
 80025d2:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d007      	beq.n	80025ec <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f042 0208 	orr.w	r2, r2, #8
 80025ea:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	681a      	ldr	r2, [r3, #0]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f042 0201 	orr.w	r2, r2, #1
 80025fa:	601a      	str	r2, [r3, #0]
 80025fc:	e005      	b.n	800260a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2200      	movs	r2, #0
 8002602:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002606:	2302      	movs	r3, #2
 8002608:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800260a:	7dfb      	ldrb	r3, [r7, #23]
}
 800260c:	4618      	mov	r0, r3
 800260e:	3718      	adds	r7, #24
 8002610:	46bd      	mov	sp, r7
 8002612:	bd80      	pop	{r7, pc}

08002614 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b086      	sub	sp, #24
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800261c:	2300      	movs	r3, #0
 800261e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002620:	4b8e      	ldr	r3, [pc, #568]	@ (800285c <HAL_DMA_IRQHandler+0x248>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	4a8e      	ldr	r2, [pc, #568]	@ (8002860 <HAL_DMA_IRQHandler+0x24c>)
 8002626:	fba2 2303 	umull	r2, r3, r2, r3
 800262a:	0a9b      	lsrs	r3, r3, #10
 800262c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002632:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002634:	693b      	ldr	r3, [r7, #16]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800263e:	2208      	movs	r2, #8
 8002640:	409a      	lsls	r2, r3
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	4013      	ands	r3, r2
 8002646:	2b00      	cmp	r3, #0
 8002648:	d01a      	beq.n	8002680 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f003 0304 	and.w	r3, r3, #4
 8002654:	2b00      	cmp	r3, #0
 8002656:	d013      	beq.n	8002680 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	681a      	ldr	r2, [r3, #0]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f022 0204 	bic.w	r2, r2, #4
 8002666:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800266c:	2208      	movs	r2, #8
 800266e:	409a      	lsls	r2, r3
 8002670:	693b      	ldr	r3, [r7, #16]
 8002672:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002678:	f043 0201 	orr.w	r2, r3, #1
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002684:	2201      	movs	r2, #1
 8002686:	409a      	lsls	r2, r3
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	4013      	ands	r3, r2
 800268c:	2b00      	cmp	r3, #0
 800268e:	d012      	beq.n	80026b6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	695b      	ldr	r3, [r3, #20]
 8002696:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800269a:	2b00      	cmp	r3, #0
 800269c:	d00b      	beq.n	80026b6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026a2:	2201      	movs	r2, #1
 80026a4:	409a      	lsls	r2, r3
 80026a6:	693b      	ldr	r3, [r7, #16]
 80026a8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026ae:	f043 0202 	orr.w	r2, r3, #2
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026ba:	2204      	movs	r2, #4
 80026bc:	409a      	lsls	r2, r3
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	4013      	ands	r3, r2
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d012      	beq.n	80026ec <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	f003 0302 	and.w	r3, r3, #2
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d00b      	beq.n	80026ec <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026d8:	2204      	movs	r2, #4
 80026da:	409a      	lsls	r2, r3
 80026dc:	693b      	ldr	r3, [r7, #16]
 80026de:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026e4:	f043 0204 	orr.w	r2, r3, #4
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026f0:	2210      	movs	r2, #16
 80026f2:	409a      	lsls	r2, r3
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	4013      	ands	r3, r2
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d043      	beq.n	8002784 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0308 	and.w	r3, r3, #8
 8002706:	2b00      	cmp	r3, #0
 8002708:	d03c      	beq.n	8002784 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800270e:	2210      	movs	r2, #16
 8002710:	409a      	lsls	r2, r3
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	681b      	ldr	r3, [r3, #0]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002720:	2b00      	cmp	r3, #0
 8002722:	d018      	beq.n	8002756 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800272e:	2b00      	cmp	r3, #0
 8002730:	d108      	bne.n	8002744 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002736:	2b00      	cmp	r3, #0
 8002738:	d024      	beq.n	8002784 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800273e:	6878      	ldr	r0, [r7, #4]
 8002740:	4798      	blx	r3
 8002742:	e01f      	b.n	8002784 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002748:	2b00      	cmp	r3, #0
 800274a:	d01b      	beq.n	8002784 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002750:	6878      	ldr	r0, [r7, #4]
 8002752:	4798      	blx	r3
 8002754:	e016      	b.n	8002784 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002760:	2b00      	cmp	r3, #0
 8002762:	d107      	bne.n	8002774 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0208 	bic.w	r2, r2, #8
 8002772:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002778:	2b00      	cmp	r3, #0
 800277a:	d003      	beq.n	8002784 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002788:	2220      	movs	r2, #32
 800278a:	409a      	lsls	r2, r3
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	4013      	ands	r3, r2
 8002790:	2b00      	cmp	r3, #0
 8002792:	f000 808f 	beq.w	80028b4 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f003 0310 	and.w	r3, r3, #16
 80027a0:	2b00      	cmp	r3, #0
 80027a2:	f000 8087 	beq.w	80028b4 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80027aa:	2220      	movs	r2, #32
 80027ac:	409a      	lsls	r2, r3
 80027ae:	693b      	ldr	r3, [r7, #16]
 80027b0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80027b8:	b2db      	uxtb	r3, r3
 80027ba:	2b05      	cmp	r3, #5
 80027bc:	d136      	bne.n	800282c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681a      	ldr	r2, [r3, #0]
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f022 0216 	bic.w	r2, r2, #22
 80027cc:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	695a      	ldr	r2, [r3, #20]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80027dc:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d103      	bne.n	80027ee <HAL_DMA_IRQHandler+0x1da>
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	d007      	beq.n	80027fe <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f022 0208 	bic.w	r2, r2, #8
 80027fc:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002802:	223f      	movs	r2, #63	@ 0x3f
 8002804:	409a      	lsls	r2, r3
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	2201      	movs	r2, #1
 800280e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2200      	movs	r2, #0
 8002816:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800281e:	2b00      	cmp	r3, #0
 8002820:	d07e      	beq.n	8002920 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	4798      	blx	r3
        }
        return;
 800282a:	e079      	b.n	8002920 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d01d      	beq.n	8002876 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002844:	2b00      	cmp	r3, #0
 8002846:	d10d      	bne.n	8002864 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800284c:	2b00      	cmp	r3, #0
 800284e:	d031      	beq.n	80028b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002854:	6878      	ldr	r0, [r7, #4]
 8002856:	4798      	blx	r3
 8002858:	e02c      	b.n	80028b4 <HAL_DMA_IRQHandler+0x2a0>
 800285a:	bf00      	nop
 800285c:	20000008 	.word	0x20000008
 8002860:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002868:	2b00      	cmp	r3, #0
 800286a:	d023      	beq.n	80028b4 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	4798      	blx	r3
 8002874:	e01e      	b.n	80028b4 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002880:	2b00      	cmp	r3, #0
 8002882:	d10f      	bne.n	80028a4 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f022 0210 	bic.w	r2, r2, #16
 8002892:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2201      	movs	r2, #1
 8002898:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d003      	beq.n	80028b4 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d032      	beq.n	8002922 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80028c0:	f003 0301 	and.w	r3, r3, #1
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d022      	beq.n	800290e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2205      	movs	r2, #5
 80028cc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	681a      	ldr	r2, [r3, #0]
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	f022 0201 	bic.w	r2, r2, #1
 80028de:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80028e0:	68bb      	ldr	r3, [r7, #8]
 80028e2:	3301      	adds	r3, #1
 80028e4:	60bb      	str	r3, [r7, #8]
 80028e6:	697a      	ldr	r2, [r7, #20]
 80028e8:	429a      	cmp	r2, r3
 80028ea:	d307      	bcc.n	80028fc <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	f003 0301 	and.w	r3, r3, #1
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d1f2      	bne.n	80028e0 <HAL_DMA_IRQHandler+0x2cc>
 80028fa:	e000      	b.n	80028fe <HAL_DMA_IRQHandler+0x2ea>
          break;
 80028fc:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	2201      	movs	r2, #1
 8002902:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002912:	2b00      	cmp	r3, #0
 8002914:	d005      	beq.n	8002922 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800291a:	6878      	ldr	r0, [r7, #4]
 800291c:	4798      	blx	r3
 800291e:	e000      	b.n	8002922 <HAL_DMA_IRQHandler+0x30e>
        return;
 8002920:	bf00      	nop
    }
  }
}
 8002922:	3718      	adds	r7, #24
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002928:	b480      	push	{r7}
 800292a:	b085      	sub	sp, #20
 800292c:	af00      	add	r7, sp, #0
 800292e:	60f8      	str	r0, [r7, #12]
 8002930:	60b9      	str	r1, [r7, #8]
 8002932:	607a      	str	r2, [r7, #4]
 8002934:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002944:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	683a      	ldr	r2, [r7, #0]
 800294c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	689b      	ldr	r3, [r3, #8]
 8002952:	2b40      	cmp	r3, #64	@ 0x40
 8002954:	d108      	bne.n	8002968 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	687a      	ldr	r2, [r7, #4]
 800295c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68ba      	ldr	r2, [r7, #8]
 8002964:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002966:	e007      	b.n	8002978 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68ba      	ldr	r2, [r7, #8]
 800296e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	687a      	ldr	r2, [r7, #4]
 8002976:	60da      	str	r2, [r3, #12]
}
 8002978:	bf00      	nop
 800297a:	3714      	adds	r7, #20
 800297c:	46bd      	mov	sp, r7
 800297e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002982:	4770      	bx	lr

08002984 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002984:	b480      	push	{r7}
 8002986:	b085      	sub	sp, #20
 8002988:	af00      	add	r7, sp, #0
 800298a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	b2db      	uxtb	r3, r3
 8002992:	3b10      	subs	r3, #16
 8002994:	4a14      	ldr	r2, [pc, #80]	@ (80029e8 <DMA_CalcBaseAndBitshift+0x64>)
 8002996:	fba2 2303 	umull	r2, r3, r2, r3
 800299a:	091b      	lsrs	r3, r3, #4
 800299c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800299e:	4a13      	ldr	r2, [pc, #76]	@ (80029ec <DMA_CalcBaseAndBitshift+0x68>)
 80029a0:	68fb      	ldr	r3, [r7, #12]
 80029a2:	4413      	add	r3, r2
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	461a      	mov	r2, r3
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	2b03      	cmp	r3, #3
 80029b0:	d909      	bls.n	80029c6 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80029ba:	f023 0303 	bic.w	r3, r3, #3
 80029be:	1d1a      	adds	r2, r3, #4
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	659a      	str	r2, [r3, #88]	@ 0x58
 80029c4:	e007      	b.n	80029d6 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80029ce:	f023 0303 	bic.w	r3, r3, #3
 80029d2:	687a      	ldr	r2, [r7, #4]
 80029d4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80029da:	4618      	mov	r0, r3
 80029dc:	3714      	adds	r7, #20
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	aaaaaaab 	.word	0xaaaaaaab
 80029ec:	08008b88 	.word	0x08008b88

080029f0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80029f0:	b480      	push	{r7}
 80029f2:	b085      	sub	sp, #20
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029f8:	2300      	movs	r3, #0
 80029fa:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a00:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d11f      	bne.n	8002a4a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a0a:	68bb      	ldr	r3, [r7, #8]
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d856      	bhi.n	8002abe <DMA_CheckFifoParam+0xce>
 8002a10:	a201      	add	r2, pc, #4	@ (adr r2, 8002a18 <DMA_CheckFifoParam+0x28>)
 8002a12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a16:	bf00      	nop
 8002a18:	08002a29 	.word	0x08002a29
 8002a1c:	08002a3b 	.word	0x08002a3b
 8002a20:	08002a29 	.word	0x08002a29
 8002a24:	08002abf 	.word	0x08002abf
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a2c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a30:	2b00      	cmp	r3, #0
 8002a32:	d046      	beq.n	8002ac2 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002a34:	2301      	movs	r3, #1
 8002a36:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a38:	e043      	b.n	8002ac2 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a3e:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a42:	d140      	bne.n	8002ac6 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a48:	e03d      	b.n	8002ac6 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	699b      	ldr	r3, [r3, #24]
 8002a4e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002a52:	d121      	bne.n	8002a98 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	2b03      	cmp	r3, #3
 8002a58:	d837      	bhi.n	8002aca <DMA_CheckFifoParam+0xda>
 8002a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8002a60 <DMA_CheckFifoParam+0x70>)
 8002a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002a60:	08002a71 	.word	0x08002a71
 8002a64:	08002a77 	.word	0x08002a77
 8002a68:	08002a71 	.word	0x08002a71
 8002a6c:	08002a89 	.word	0x08002a89
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	73fb      	strb	r3, [r7, #15]
      break;
 8002a74:	e030      	b.n	8002ad8 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a7a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d025      	beq.n	8002ace <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002a82:	2301      	movs	r3, #1
 8002a84:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002a86:	e022      	b.n	8002ace <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002a90:	d11f      	bne.n	8002ad2 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002a92:	2301      	movs	r3, #1
 8002a94:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002a96:	e01c      	b.n	8002ad2 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	2b02      	cmp	r3, #2
 8002a9c:	d903      	bls.n	8002aa6 <DMA_CheckFifoParam+0xb6>
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2b03      	cmp	r3, #3
 8002aa2:	d003      	beq.n	8002aac <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002aa4:	e018      	b.n	8002ad8 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002aa6:	2301      	movs	r3, #1
 8002aa8:	73fb      	strb	r3, [r7, #15]
      break;
 8002aaa:	e015      	b.n	8002ad8 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ab0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d00e      	beq.n	8002ad6 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	73fb      	strb	r3, [r7, #15]
      break;
 8002abc:	e00b      	b.n	8002ad6 <DMA_CheckFifoParam+0xe6>
      break;
 8002abe:	bf00      	nop
 8002ac0:	e00a      	b.n	8002ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ac2:	bf00      	nop
 8002ac4:	e008      	b.n	8002ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ac6:	bf00      	nop
 8002ac8:	e006      	b.n	8002ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8002aca:	bf00      	nop
 8002acc:	e004      	b.n	8002ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ace:	bf00      	nop
 8002ad0:	e002      	b.n	8002ad8 <DMA_CheckFifoParam+0xe8>
      break;   
 8002ad2:	bf00      	nop
 8002ad4:	e000      	b.n	8002ad8 <DMA_CheckFifoParam+0xe8>
      break;
 8002ad6:	bf00      	nop
    }
  } 
  
  return status; 
 8002ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ada:	4618      	mov	r0, r3
 8002adc:	3714      	adds	r7, #20
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae4:	4770      	bx	lr
 8002ae6:	bf00      	nop

08002ae8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002ae8:	b480      	push	{r7}
 8002aea:	b089      	sub	sp, #36	@ 0x24
 8002aec:	af00      	add	r7, sp, #0
 8002aee:	6078      	str	r0, [r7, #4]
 8002af0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002af2:	2300      	movs	r3, #0
 8002af4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002afa:	2300      	movs	r3, #0
 8002afc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002afe:	2300      	movs	r3, #0
 8002b00:	61fb      	str	r3, [r7, #28]
 8002b02:	e165      	b.n	8002dd0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b04:	2201      	movs	r2, #1
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	fa02 f303 	lsl.w	r3, r2, r3
 8002b0c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	697a      	ldr	r2, [r7, #20]
 8002b14:	4013      	ands	r3, r2
 8002b16:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b18:	693a      	ldr	r2, [r7, #16]
 8002b1a:	697b      	ldr	r3, [r7, #20]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	f040 8154 	bne.w	8002dca <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	685b      	ldr	r3, [r3, #4]
 8002b26:	f003 0303 	and.w	r3, r3, #3
 8002b2a:	2b01      	cmp	r3, #1
 8002b2c:	d005      	beq.n	8002b3a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	685b      	ldr	r3, [r3, #4]
 8002b32:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b36:	2b02      	cmp	r3, #2
 8002b38:	d130      	bne.n	8002b9c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	689b      	ldr	r3, [r3, #8]
 8002b3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	2203      	movs	r2, #3
 8002b46:	fa02 f303 	lsl.w	r3, r2, r3
 8002b4a:	43db      	mvns	r3, r3
 8002b4c:	69ba      	ldr	r2, [r7, #24]
 8002b4e:	4013      	ands	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b52:	683b      	ldr	r3, [r7, #0]
 8002b54:	68da      	ldr	r2, [r3, #12]
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	005b      	lsls	r3, r3, #1
 8002b5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5e:	69ba      	ldr	r2, [r7, #24]
 8002b60:	4313      	orrs	r3, r2
 8002b62:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	69ba      	ldr	r2, [r7, #24]
 8002b68:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b70:	2201      	movs	r2, #1
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	fa02 f303 	lsl.w	r3, r2, r3
 8002b78:	43db      	mvns	r3, r3
 8002b7a:	69ba      	ldr	r2, [r7, #24]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	685b      	ldr	r3, [r3, #4]
 8002b84:	091b      	lsrs	r3, r3, #4
 8002b86:	f003 0201 	and.w	r2, r3, #1
 8002b8a:	69fb      	ldr	r3, [r7, #28]
 8002b8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002b90:	69ba      	ldr	r2, [r7, #24]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69ba      	ldr	r2, [r7, #24]
 8002b9a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002b9c:	683b      	ldr	r3, [r7, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f003 0303 	and.w	r3, r3, #3
 8002ba4:	2b03      	cmp	r3, #3
 8002ba6:	d017      	beq.n	8002bd8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	68db      	ldr	r3, [r3, #12]
 8002bac:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bae:	69fb      	ldr	r3, [r7, #28]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	2203      	movs	r2, #3
 8002bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bb8:	43db      	mvns	r3, r3
 8002bba:	69ba      	ldr	r2, [r7, #24]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	689a      	ldr	r2, [r3, #8]
 8002bc4:	69fb      	ldr	r3, [r7, #28]
 8002bc6:	005b      	lsls	r3, r3, #1
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	69ba      	ldr	r2, [r7, #24]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	69ba      	ldr	r2, [r7, #24]
 8002bd6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bd8:	683b      	ldr	r3, [r7, #0]
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f003 0303 	and.w	r3, r3, #3
 8002be0:	2b02      	cmp	r3, #2
 8002be2:	d123      	bne.n	8002c2c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002be4:	69fb      	ldr	r3, [r7, #28]
 8002be6:	08da      	lsrs	r2, r3, #3
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	3208      	adds	r2, #8
 8002bec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002bf0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	f003 0307 	and.w	r3, r3, #7
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	220f      	movs	r2, #15
 8002bfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002c00:	43db      	mvns	r3, r3
 8002c02:	69ba      	ldr	r2, [r7, #24]
 8002c04:	4013      	ands	r3, r2
 8002c06:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	691a      	ldr	r2, [r3, #16]
 8002c0c:	69fb      	ldr	r3, [r7, #28]
 8002c0e:	f003 0307 	and.w	r3, r3, #7
 8002c12:	009b      	lsls	r3, r3, #2
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	69ba      	ldr	r2, [r7, #24]
 8002c1a:	4313      	orrs	r3, r2
 8002c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c1e:	69fb      	ldr	r3, [r7, #28]
 8002c20:	08da      	lsrs	r2, r3, #3
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	3208      	adds	r2, #8
 8002c26:	69b9      	ldr	r1, [r7, #24]
 8002c28:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c32:	69fb      	ldr	r3, [r7, #28]
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	2203      	movs	r2, #3
 8002c38:	fa02 f303 	lsl.w	r3, r2, r3
 8002c3c:	43db      	mvns	r3, r3
 8002c3e:	69ba      	ldr	r2, [r7, #24]
 8002c40:	4013      	ands	r3, r2
 8002c42:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c44:	683b      	ldr	r3, [r7, #0]
 8002c46:	685b      	ldr	r3, [r3, #4]
 8002c48:	f003 0203 	and.w	r2, r3, #3
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	005b      	lsls	r3, r3, #1
 8002c50:	fa02 f303 	lsl.w	r3, r2, r3
 8002c54:	69ba      	ldr	r2, [r7, #24]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	685b      	ldr	r3, [r3, #4]
 8002c64:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002c68:	2b00      	cmp	r3, #0
 8002c6a:	f000 80ae 	beq.w	8002dca <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c6e:	2300      	movs	r3, #0
 8002c70:	60fb      	str	r3, [r7, #12]
 8002c72:	4b5d      	ldr	r3, [pc, #372]	@ (8002de8 <HAL_GPIO_Init+0x300>)
 8002c74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c76:	4a5c      	ldr	r2, [pc, #368]	@ (8002de8 <HAL_GPIO_Init+0x300>)
 8002c78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c7e:	4b5a      	ldr	r3, [pc, #360]	@ (8002de8 <HAL_GPIO_Init+0x300>)
 8002c80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c8a:	4a58      	ldr	r2, [pc, #352]	@ (8002dec <HAL_GPIO_Init+0x304>)
 8002c8c:	69fb      	ldr	r3, [r7, #28]
 8002c8e:	089b      	lsrs	r3, r3, #2
 8002c90:	3302      	adds	r3, #2
 8002c92:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002c96:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002c98:	69fb      	ldr	r3, [r7, #28]
 8002c9a:	f003 0303 	and.w	r3, r3, #3
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	220f      	movs	r2, #15
 8002ca2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca6:	43db      	mvns	r3, r3
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	4013      	ands	r3, r2
 8002cac:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	4a4f      	ldr	r2, [pc, #316]	@ (8002df0 <HAL_GPIO_Init+0x308>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d025      	beq.n	8002d02 <HAL_GPIO_Init+0x21a>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	4a4e      	ldr	r2, [pc, #312]	@ (8002df4 <HAL_GPIO_Init+0x30c>)
 8002cba:	4293      	cmp	r3, r2
 8002cbc:	d01f      	beq.n	8002cfe <HAL_GPIO_Init+0x216>
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a4d      	ldr	r2, [pc, #308]	@ (8002df8 <HAL_GPIO_Init+0x310>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d019      	beq.n	8002cfa <HAL_GPIO_Init+0x212>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a4c      	ldr	r2, [pc, #304]	@ (8002dfc <HAL_GPIO_Init+0x314>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d013      	beq.n	8002cf6 <HAL_GPIO_Init+0x20e>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a4b      	ldr	r2, [pc, #300]	@ (8002e00 <HAL_GPIO_Init+0x318>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d00d      	beq.n	8002cf2 <HAL_GPIO_Init+0x20a>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a4a      	ldr	r2, [pc, #296]	@ (8002e04 <HAL_GPIO_Init+0x31c>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d007      	beq.n	8002cee <HAL_GPIO_Init+0x206>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a49      	ldr	r2, [pc, #292]	@ (8002e08 <HAL_GPIO_Init+0x320>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d101      	bne.n	8002cea <HAL_GPIO_Init+0x202>
 8002ce6:	2306      	movs	r3, #6
 8002ce8:	e00c      	b.n	8002d04 <HAL_GPIO_Init+0x21c>
 8002cea:	2307      	movs	r3, #7
 8002cec:	e00a      	b.n	8002d04 <HAL_GPIO_Init+0x21c>
 8002cee:	2305      	movs	r3, #5
 8002cf0:	e008      	b.n	8002d04 <HAL_GPIO_Init+0x21c>
 8002cf2:	2304      	movs	r3, #4
 8002cf4:	e006      	b.n	8002d04 <HAL_GPIO_Init+0x21c>
 8002cf6:	2303      	movs	r3, #3
 8002cf8:	e004      	b.n	8002d04 <HAL_GPIO_Init+0x21c>
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	e002      	b.n	8002d04 <HAL_GPIO_Init+0x21c>
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e000      	b.n	8002d04 <HAL_GPIO_Init+0x21c>
 8002d02:	2300      	movs	r3, #0
 8002d04:	69fa      	ldr	r2, [r7, #28]
 8002d06:	f002 0203 	and.w	r2, r2, #3
 8002d0a:	0092      	lsls	r2, r2, #2
 8002d0c:	4093      	lsls	r3, r2
 8002d0e:	69ba      	ldr	r2, [r7, #24]
 8002d10:	4313      	orrs	r3, r2
 8002d12:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d14:	4935      	ldr	r1, [pc, #212]	@ (8002dec <HAL_GPIO_Init+0x304>)
 8002d16:	69fb      	ldr	r3, [r7, #28]
 8002d18:	089b      	lsrs	r3, r3, #2
 8002d1a:	3302      	adds	r3, #2
 8002d1c:	69ba      	ldr	r2, [r7, #24]
 8002d1e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d22:	4b3a      	ldr	r3, [pc, #232]	@ (8002e0c <HAL_GPIO_Init+0x324>)
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d28:	693b      	ldr	r3, [r7, #16]
 8002d2a:	43db      	mvns	r3, r3
 8002d2c:	69ba      	ldr	r2, [r7, #24]
 8002d2e:	4013      	ands	r3, r2
 8002d30:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d003      	beq.n	8002d46 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002d3e:	69ba      	ldr	r2, [r7, #24]
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002d46:	4a31      	ldr	r2, [pc, #196]	@ (8002e0c <HAL_GPIO_Init+0x324>)
 8002d48:	69bb      	ldr	r3, [r7, #24]
 8002d4a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002d4c:	4b2f      	ldr	r3, [pc, #188]	@ (8002e0c <HAL_GPIO_Init+0x324>)
 8002d4e:	68db      	ldr	r3, [r3, #12]
 8002d50:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d52:	693b      	ldr	r3, [r7, #16]
 8002d54:	43db      	mvns	r3, r3
 8002d56:	69ba      	ldr	r2, [r7, #24]
 8002d58:	4013      	ands	r3, r2
 8002d5a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002d5c:	683b      	ldr	r3, [r7, #0]
 8002d5e:	685b      	ldr	r3, [r3, #4]
 8002d60:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d003      	beq.n	8002d70 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002d68:	69ba      	ldr	r2, [r7, #24]
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	4313      	orrs	r3, r2
 8002d6e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002d70:	4a26      	ldr	r2, [pc, #152]	@ (8002e0c <HAL_GPIO_Init+0x324>)
 8002d72:	69bb      	ldr	r3, [r7, #24]
 8002d74:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002d76:	4b25      	ldr	r3, [pc, #148]	@ (8002e0c <HAL_GPIO_Init+0x324>)
 8002d78:	685b      	ldr	r3, [r3, #4]
 8002d7a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d7c:	693b      	ldr	r3, [r7, #16]
 8002d7e:	43db      	mvns	r3, r3
 8002d80:	69ba      	ldr	r2, [r7, #24]
 8002d82:	4013      	ands	r3, r2
 8002d84:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685b      	ldr	r3, [r3, #4]
 8002d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d003      	beq.n	8002d9a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002d92:	69ba      	ldr	r2, [r7, #24]
 8002d94:	693b      	ldr	r3, [r7, #16]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d9a:	4a1c      	ldr	r2, [pc, #112]	@ (8002e0c <HAL_GPIO_Init+0x324>)
 8002d9c:	69bb      	ldr	r3, [r7, #24]
 8002d9e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002da0:	4b1a      	ldr	r3, [pc, #104]	@ (8002e0c <HAL_GPIO_Init+0x324>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	43db      	mvns	r3, r3
 8002daa:	69ba      	ldr	r2, [r7, #24]
 8002dac:	4013      	ands	r3, r2
 8002dae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d003      	beq.n	8002dc4 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002dbc:	69ba      	ldr	r2, [r7, #24]
 8002dbe:	693b      	ldr	r3, [r7, #16]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002dc4:	4a11      	ldr	r2, [pc, #68]	@ (8002e0c <HAL_GPIO_Init+0x324>)
 8002dc6:	69bb      	ldr	r3, [r7, #24]
 8002dc8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	3301      	adds	r3, #1
 8002dce:	61fb      	str	r3, [r7, #28]
 8002dd0:	69fb      	ldr	r3, [r7, #28]
 8002dd2:	2b0f      	cmp	r3, #15
 8002dd4:	f67f ae96 	bls.w	8002b04 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002dd8:	bf00      	nop
 8002dda:	bf00      	nop
 8002ddc:	3724      	adds	r7, #36	@ 0x24
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	40023800 	.word	0x40023800
 8002dec:	40013800 	.word	0x40013800
 8002df0:	40020000 	.word	0x40020000
 8002df4:	40020400 	.word	0x40020400
 8002df8:	40020800 	.word	0x40020800
 8002dfc:	40020c00 	.word	0x40020c00
 8002e00:	40021000 	.word	0x40021000
 8002e04:	40021400 	.word	0x40021400
 8002e08:	40021800 	.word	0x40021800
 8002e0c:	40013c00 	.word	0x40013c00

08002e10 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b082      	sub	sp, #8
 8002e14:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8002e16:	2300      	movs	r3, #0
 8002e18:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e1a:	2300      	movs	r3, #0
 8002e1c:	603b      	str	r3, [r7, #0]
 8002e1e:	4b20      	ldr	r3, [pc, #128]	@ (8002ea0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002e20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e22:	4a1f      	ldr	r2, [pc, #124]	@ (8002ea0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002e24:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e28:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e2a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ea0 <HAL_PWREx_EnableOverDrive+0x90>)
 8002e2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e2e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e32:	603b      	str	r3, [r7, #0]
 8002e34:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002e36:	4b1b      	ldr	r3, [pc, #108]	@ (8002ea4 <HAL_PWREx_EnableOverDrive+0x94>)
 8002e38:	2201      	movs	r2, #1
 8002e3a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e3c:	f7ff f9d2 	bl	80021e4 <HAL_GetTick>
 8002e40:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e42:	e009      	b.n	8002e58 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e44:	f7ff f9ce 	bl	80021e4 <HAL_GetTick>
 8002e48:	4602      	mov	r2, r0
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e52:	d901      	bls.n	8002e58 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8002e54:	2303      	movs	r3, #3
 8002e56:	e01f      	b.n	8002e98 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e58:	4b13      	ldr	r3, [pc, #76]	@ (8002ea8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e64:	d1ee      	bne.n	8002e44 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002e66:	4b11      	ldr	r3, [pc, #68]	@ (8002eac <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e68:	2201      	movs	r2, #1
 8002e6a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e6c:	f7ff f9ba 	bl	80021e4 <HAL_GetTick>
 8002e70:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e72:	e009      	b.n	8002e88 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e74:	f7ff f9b6 	bl	80021e4 <HAL_GetTick>
 8002e78:	4602      	mov	r2, r0
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	1ad3      	subs	r3, r2, r3
 8002e7e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e82:	d901      	bls.n	8002e88 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8002e84:	2303      	movs	r3, #3
 8002e86:	e007      	b.n	8002e98 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002e88:	4b07      	ldr	r3, [pc, #28]	@ (8002ea8 <HAL_PWREx_EnableOverDrive+0x98>)
 8002e8a:	685b      	ldr	r3, [r3, #4]
 8002e8c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002e94:	d1ee      	bne.n	8002e74 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8002e96:	2300      	movs	r3, #0
}
 8002e98:	4618      	mov	r0, r3
 8002e9a:	3708      	adds	r7, #8
 8002e9c:	46bd      	mov	sp, r7
 8002e9e:	bd80      	pop	{r7, pc}
 8002ea0:	40023800 	.word	0x40023800
 8002ea4:	420e0040 	.word	0x420e0040
 8002ea8:	40007000 	.word	0x40007000
 8002eac:	420e0044 	.word	0x420e0044

08002eb0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002eb0:	b580      	push	{r7, lr}
 8002eb2:	b084      	sub	sp, #16
 8002eb4:	af00      	add	r7, sp, #0
 8002eb6:	6078      	str	r0, [r7, #4]
 8002eb8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	2b00      	cmp	r3, #0
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e0cc      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ec4:	4b68      	ldr	r3, [pc, #416]	@ (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	f003 030f 	and.w	r3, r3, #15
 8002ecc:	683a      	ldr	r2, [r7, #0]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	d90c      	bls.n	8002eec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ed2:	4b65      	ldr	r3, [pc, #404]	@ (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002ed4:	683a      	ldr	r2, [r7, #0]
 8002ed6:	b2d2      	uxtb	r2, r2
 8002ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eda:	4b63      	ldr	r3, [pc, #396]	@ (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	f003 030f 	and.w	r3, r3, #15
 8002ee2:	683a      	ldr	r2, [r7, #0]
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d001      	beq.n	8002eec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ee8:	2301      	movs	r3, #1
 8002eea:	e0b8      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d020      	beq.n	8002f3a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	f003 0304 	and.w	r3, r3, #4
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d005      	beq.n	8002f10 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f04:	4b59      	ldr	r3, [pc, #356]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	4a58      	ldr	r2, [pc, #352]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f0a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002f0e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0308 	and.w	r3, r3, #8
 8002f18:	2b00      	cmp	r3, #0
 8002f1a:	d005      	beq.n	8002f28 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002f1c:	4b53      	ldr	r3, [pc, #332]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	4a52      	ldr	r2, [pc, #328]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f22:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002f26:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002f28:	4b50      	ldr	r3, [pc, #320]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f2a:	689b      	ldr	r3, [r3, #8]
 8002f2c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	689b      	ldr	r3, [r3, #8]
 8002f34:	494d      	ldr	r1, [pc, #308]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f36:	4313      	orrs	r3, r2
 8002f38:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	f003 0301 	and.w	r3, r3, #1
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	d044      	beq.n	8002fd0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	2b01      	cmp	r3, #1
 8002f4c:	d107      	bne.n	8002f5e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f4e:	4b47      	ldr	r3, [pc, #284]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d119      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f5a:	2301      	movs	r3, #1
 8002f5c:	e07f      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d003      	beq.n	8002f6e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f6a:	2b03      	cmp	r3, #3
 8002f6c:	d107      	bne.n	8002f7e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f6e:	4b3f      	ldr	r3, [pc, #252]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d109      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e06f      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f7e:	4b3b      	ldr	r3, [pc, #236]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	f003 0302 	and.w	r3, r3, #2
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d101      	bne.n	8002f8e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f8a:	2301      	movs	r3, #1
 8002f8c:	e067      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f8e:	4b37      	ldr	r3, [pc, #220]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	f023 0203 	bic.w	r2, r3, #3
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	685b      	ldr	r3, [r3, #4]
 8002f9a:	4934      	ldr	r1, [pc, #208]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002fa0:	f7ff f920 	bl	80021e4 <HAL_GetTick>
 8002fa4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fa6:	e00a      	b.n	8002fbe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002fa8:	f7ff f91c 	bl	80021e4 <HAL_GetTick>
 8002fac:	4602      	mov	r2, r0
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	1ad3      	subs	r3, r2, r3
 8002fb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d901      	bls.n	8002fbe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002fba:	2303      	movs	r3, #3
 8002fbc:	e04f      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002fbe:	4b2b      	ldr	r3, [pc, #172]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	f003 020c 	and.w	r2, r3, #12
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	009b      	lsls	r3, r3, #2
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d1eb      	bne.n	8002fa8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fd0:	4b25      	ldr	r3, [pc, #148]	@ (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 030f 	and.w	r3, r3, #15
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d20c      	bcs.n	8002ff8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fde:	4b22      	ldr	r3, [pc, #136]	@ (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	b2d2      	uxtb	r2, r2
 8002fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe6:	4b20      	ldr	r3, [pc, #128]	@ (8003068 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d001      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e032      	b.n	800305e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0304 	and.w	r3, r3, #4
 8003000:	2b00      	cmp	r3, #0
 8003002:	d008      	beq.n	8003016 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003004:	4b19      	ldr	r3, [pc, #100]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	68db      	ldr	r3, [r3, #12]
 8003010:	4916      	ldr	r1, [pc, #88]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	4313      	orrs	r3, r2
 8003014:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0308 	and.w	r3, r3, #8
 800301e:	2b00      	cmp	r3, #0
 8003020:	d009      	beq.n	8003036 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003022:	4b12      	ldr	r3, [pc, #72]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	691b      	ldr	r3, [r3, #16]
 800302e:	00db      	lsls	r3, r3, #3
 8003030:	490e      	ldr	r1, [pc, #56]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 8003032:	4313      	orrs	r3, r2
 8003034:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003036:	f000 f887 	bl	8003148 <HAL_RCC_GetSysClockFreq>
 800303a:	4602      	mov	r2, r0
 800303c:	4b0b      	ldr	r3, [pc, #44]	@ (800306c <HAL_RCC_ClockConfig+0x1bc>)
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	091b      	lsrs	r3, r3, #4
 8003042:	f003 030f 	and.w	r3, r3, #15
 8003046:	490a      	ldr	r1, [pc, #40]	@ (8003070 <HAL_RCC_ClockConfig+0x1c0>)
 8003048:	5ccb      	ldrb	r3, [r1, r3]
 800304a:	fa22 f303 	lsr.w	r3, r2, r3
 800304e:	4a09      	ldr	r2, [pc, #36]	@ (8003074 <HAL_RCC_ClockConfig+0x1c4>)
 8003050:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003052:	4b09      	ldr	r3, [pc, #36]	@ (8003078 <HAL_RCC_ClockConfig+0x1c8>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	4618      	mov	r0, r3
 8003058:	f7fe ff8a 	bl	8001f70 <HAL_InitTick>

  return HAL_OK;
 800305c:	2300      	movs	r3, #0
}
 800305e:	4618      	mov	r0, r3
 8003060:	3710      	adds	r7, #16
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	40023c00 	.word	0x40023c00
 800306c:	40023800 	.word	0x40023800
 8003070:	08008b70 	.word	0x08008b70
 8003074:	20000008 	.word	0x20000008
 8003078:	2000000c 	.word	0x2000000c

0800307c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003080:	4b03      	ldr	r3, [pc, #12]	@ (8003090 <HAL_RCC_GetHCLKFreq+0x14>)
 8003082:	681b      	ldr	r3, [r3, #0]
}
 8003084:	4618      	mov	r0, r3
 8003086:	46bd      	mov	sp, r7
 8003088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800308c:	4770      	bx	lr
 800308e:	bf00      	nop
 8003090:	20000008 	.word	0x20000008

08003094 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003098:	f7ff fff0 	bl	800307c <HAL_RCC_GetHCLKFreq>
 800309c:	4602      	mov	r2, r0
 800309e:	4b05      	ldr	r3, [pc, #20]	@ (80030b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80030a0:	689b      	ldr	r3, [r3, #8]
 80030a2:	0a9b      	lsrs	r3, r3, #10
 80030a4:	f003 0307 	and.w	r3, r3, #7
 80030a8:	4903      	ldr	r1, [pc, #12]	@ (80030b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80030aa:	5ccb      	ldrb	r3, [r1, r3]
 80030ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	bd80      	pop	{r7, pc}
 80030b4:	40023800 	.word	0x40023800
 80030b8:	08008b80 	.word	0x08008b80

080030bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80030bc:	b580      	push	{r7, lr}
 80030be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80030c0:	f7ff ffdc 	bl	800307c <HAL_RCC_GetHCLKFreq>
 80030c4:	4602      	mov	r2, r0
 80030c6:	4b05      	ldr	r3, [pc, #20]	@ (80030dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	0b5b      	lsrs	r3, r3, #13
 80030cc:	f003 0307 	and.w	r3, r3, #7
 80030d0:	4903      	ldr	r1, [pc, #12]	@ (80030e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80030d2:	5ccb      	ldrb	r3, [r1, r3]
 80030d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80030d8:	4618      	mov	r0, r3
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	40023800 	.word	0x40023800
 80030e0:	08008b80 	.word	0x08008b80

080030e4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80030e4:	b480      	push	{r7}
 80030e6:	b083      	sub	sp, #12
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	6078      	str	r0, [r7, #4]
 80030ec:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	220f      	movs	r2, #15
 80030f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80030f4:	4b12      	ldr	r3, [pc, #72]	@ (8003140 <HAL_RCC_GetClockConfig+0x5c>)
 80030f6:	689b      	ldr	r3, [r3, #8]
 80030f8:	f003 0203 	and.w	r2, r3, #3
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003100:	4b0f      	ldr	r3, [pc, #60]	@ (8003140 <HAL_RCC_GetClockConfig+0x5c>)
 8003102:	689b      	ldr	r3, [r3, #8]
 8003104:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800310c:	4b0c      	ldr	r3, [pc, #48]	@ (8003140 <HAL_RCC_GetClockConfig+0x5c>)
 800310e:	689b      	ldr	r3, [r3, #8]
 8003110:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8003118:	4b09      	ldr	r3, [pc, #36]	@ (8003140 <HAL_RCC_GetClockConfig+0x5c>)
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	08db      	lsrs	r3, r3, #3
 800311e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003126:	4b07      	ldr	r3, [pc, #28]	@ (8003144 <HAL_RCC_GetClockConfig+0x60>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 020f 	and.w	r2, r3, #15
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	601a      	str	r2, [r3, #0]
}
 8003132:	bf00      	nop
 8003134:	370c      	adds	r7, #12
 8003136:	46bd      	mov	sp, r7
 8003138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800313c:	4770      	bx	lr
 800313e:	bf00      	nop
 8003140:	40023800 	.word	0x40023800
 8003144:	40023c00 	.word	0x40023c00

08003148 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003148:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800314c:	b0a6      	sub	sp, #152	@ 0x98
 800314e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003150:	2300      	movs	r3, #0
 8003152:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 8003156:	2300      	movs	r3, #0
 8003158:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 800315c:	2300      	movs	r3, #0
 800315e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 8003162:	2300      	movs	r3, #0
 8003164:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 8003168:	2300      	movs	r3, #0
 800316a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800316e:	4bc8      	ldr	r3, [pc, #800]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	f003 030c 	and.w	r3, r3, #12
 8003176:	2b0c      	cmp	r3, #12
 8003178:	f200 817e 	bhi.w	8003478 <HAL_RCC_GetSysClockFreq+0x330>
 800317c:	a201      	add	r2, pc, #4	@ (adr r2, 8003184 <HAL_RCC_GetSysClockFreq+0x3c>)
 800317e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003182:	bf00      	nop
 8003184:	080031b9 	.word	0x080031b9
 8003188:	08003479 	.word	0x08003479
 800318c:	08003479 	.word	0x08003479
 8003190:	08003479 	.word	0x08003479
 8003194:	080031c1 	.word	0x080031c1
 8003198:	08003479 	.word	0x08003479
 800319c:	08003479 	.word	0x08003479
 80031a0:	08003479 	.word	0x08003479
 80031a4:	080031c9 	.word	0x080031c9
 80031a8:	08003479 	.word	0x08003479
 80031ac:	08003479 	.word	0x08003479
 80031b0:	08003479 	.word	0x08003479
 80031b4:	08003333 	.word	0x08003333
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80031b8:	4bb6      	ldr	r3, [pc, #728]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x34c>)
 80031ba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80031be:	e15f      	b.n	8003480 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031c0:	4bb5      	ldr	r3, [pc, #724]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x350>)
 80031c2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 80031c6:	e15b      	b.n	8003480 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031c8:	4bb1      	ldr	r3, [pc, #708]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031d0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031d4:	4bae      	ldr	r3, [pc, #696]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031dc:	2b00      	cmp	r3, #0
 80031de:	d031      	beq.n	8003244 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031e0:	4bab      	ldr	r3, [pc, #684]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	099b      	lsrs	r3, r3, #6
 80031e6:	2200      	movs	r2, #0
 80031e8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80031ea:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80031ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80031ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031f2:	663b      	str	r3, [r7, #96]	@ 0x60
 80031f4:	2300      	movs	r3, #0
 80031f6:	667b      	str	r3, [r7, #100]	@ 0x64
 80031f8:	4ba7      	ldr	r3, [pc, #668]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x350>)
 80031fa:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 80031fe:	462a      	mov	r2, r5
 8003200:	fb03 f202 	mul.w	r2, r3, r2
 8003204:	2300      	movs	r3, #0
 8003206:	4621      	mov	r1, r4
 8003208:	fb01 f303 	mul.w	r3, r1, r3
 800320c:	4413      	add	r3, r2
 800320e:	4aa2      	ldr	r2, [pc, #648]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x350>)
 8003210:	4621      	mov	r1, r4
 8003212:	fba1 1202 	umull	r1, r2, r1, r2
 8003216:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003218:	460a      	mov	r2, r1
 800321a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800321c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800321e:	4413      	add	r3, r2
 8003220:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003222:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003226:	2200      	movs	r2, #0
 8003228:	65bb      	str	r3, [r7, #88]	@ 0x58
 800322a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800322c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8003230:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8003234:	f7fd fcba 	bl	8000bac <__aeabi_uldivmod>
 8003238:	4602      	mov	r2, r0
 800323a:	460b      	mov	r3, r1
 800323c:	4613      	mov	r3, r2
 800323e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003242:	e064      	b.n	800330e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003244:	4b92      	ldr	r3, [pc, #584]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	099b      	lsrs	r3, r3, #6
 800324a:	2200      	movs	r2, #0
 800324c:	653b      	str	r3, [r7, #80]	@ 0x50
 800324e:	657a      	str	r2, [r7, #84]	@ 0x54
 8003250:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003252:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003256:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003258:	2300      	movs	r3, #0
 800325a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800325c:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 8003260:	4622      	mov	r2, r4
 8003262:	462b      	mov	r3, r5
 8003264:	f04f 0000 	mov.w	r0, #0
 8003268:	f04f 0100 	mov.w	r1, #0
 800326c:	0159      	lsls	r1, r3, #5
 800326e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003272:	0150      	lsls	r0, r2, #5
 8003274:	4602      	mov	r2, r0
 8003276:	460b      	mov	r3, r1
 8003278:	4621      	mov	r1, r4
 800327a:	1a51      	subs	r1, r2, r1
 800327c:	6139      	str	r1, [r7, #16]
 800327e:	4629      	mov	r1, r5
 8003280:	eb63 0301 	sbc.w	r3, r3, r1
 8003284:	617b      	str	r3, [r7, #20]
 8003286:	f04f 0200 	mov.w	r2, #0
 800328a:	f04f 0300 	mov.w	r3, #0
 800328e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003292:	4659      	mov	r1, fp
 8003294:	018b      	lsls	r3, r1, #6
 8003296:	4651      	mov	r1, sl
 8003298:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800329c:	4651      	mov	r1, sl
 800329e:	018a      	lsls	r2, r1, #6
 80032a0:	4651      	mov	r1, sl
 80032a2:	ebb2 0801 	subs.w	r8, r2, r1
 80032a6:	4659      	mov	r1, fp
 80032a8:	eb63 0901 	sbc.w	r9, r3, r1
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	f04f 0300 	mov.w	r3, #0
 80032b4:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80032b8:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80032bc:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80032c0:	4690      	mov	r8, r2
 80032c2:	4699      	mov	r9, r3
 80032c4:	4623      	mov	r3, r4
 80032c6:	eb18 0303 	adds.w	r3, r8, r3
 80032ca:	60bb      	str	r3, [r7, #8]
 80032cc:	462b      	mov	r3, r5
 80032ce:	eb49 0303 	adc.w	r3, r9, r3
 80032d2:	60fb      	str	r3, [r7, #12]
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80032e0:	4629      	mov	r1, r5
 80032e2:	028b      	lsls	r3, r1, #10
 80032e4:	4621      	mov	r1, r4
 80032e6:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80032ea:	4621      	mov	r1, r4
 80032ec:	028a      	lsls	r2, r1, #10
 80032ee:	4610      	mov	r0, r2
 80032f0:	4619      	mov	r1, r3
 80032f2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80032f6:	2200      	movs	r2, #0
 80032f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80032fa:	647a      	str	r2, [r7, #68]	@ 0x44
 80032fc:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003300:	f7fd fc54 	bl	8000bac <__aeabi_uldivmod>
 8003304:	4602      	mov	r2, r0
 8003306:	460b      	mov	r3, r1
 8003308:	4613      	mov	r3, r2
 800330a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800330e:	4b60      	ldr	r3, [pc, #384]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	0c1b      	lsrs	r3, r3, #16
 8003314:	f003 0303 	and.w	r3, r3, #3
 8003318:	3301      	adds	r3, #1
 800331a:	005b      	lsls	r3, r3, #1
 800331c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8003320:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003324:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8003328:	fbb2 f3f3 	udiv	r3, r2, r3
 800332c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003330:	e0a6      	b.n	8003480 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003332:	4b57      	ldr	r3, [pc, #348]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 8003334:	685b      	ldr	r3, [r3, #4]
 8003336:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800333a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800333e:	4b54      	ldr	r3, [pc, #336]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d02a      	beq.n	80033a0 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800334a:	4b51      	ldr	r3, [pc, #324]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	099b      	lsrs	r3, r3, #6
 8003350:	2200      	movs	r2, #0
 8003352:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003354:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003358:	f3c3 0008 	ubfx	r0, r3, #0, #9
 800335c:	2100      	movs	r1, #0
 800335e:	4b4e      	ldr	r3, [pc, #312]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x350>)
 8003360:	fb03 f201 	mul.w	r2, r3, r1
 8003364:	2300      	movs	r3, #0
 8003366:	fb00 f303 	mul.w	r3, r0, r3
 800336a:	4413      	add	r3, r2
 800336c:	4a4a      	ldr	r2, [pc, #296]	@ (8003498 <HAL_RCC_GetSysClockFreq+0x350>)
 800336e:	fba0 1202 	umull	r1, r2, r0, r2
 8003372:	677a      	str	r2, [r7, #116]	@ 0x74
 8003374:	460a      	mov	r2, r1
 8003376:	673a      	str	r2, [r7, #112]	@ 0x70
 8003378:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800337a:	4413      	add	r3, r2
 800337c:	677b      	str	r3, [r7, #116]	@ 0x74
 800337e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003382:	2200      	movs	r2, #0
 8003384:	633b      	str	r3, [r7, #48]	@ 0x30
 8003386:	637a      	str	r2, [r7, #52]	@ 0x34
 8003388:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800338c:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8003390:	f7fd fc0c 	bl	8000bac <__aeabi_uldivmod>
 8003394:	4602      	mov	r2, r0
 8003396:	460b      	mov	r3, r1
 8003398:	4613      	mov	r3, r2
 800339a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800339e:	e05b      	b.n	8003458 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033a0:	4b3b      	ldr	r3, [pc, #236]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 80033a2:	685b      	ldr	r3, [r3, #4]
 80033a4:	099b      	lsrs	r3, r3, #6
 80033a6:	2200      	movs	r2, #0
 80033a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033aa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80033ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033b2:	623b      	str	r3, [r7, #32]
 80033b4:	2300      	movs	r3, #0
 80033b6:	627b      	str	r3, [r7, #36]	@ 0x24
 80033b8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80033bc:	4642      	mov	r2, r8
 80033be:	464b      	mov	r3, r9
 80033c0:	f04f 0000 	mov.w	r0, #0
 80033c4:	f04f 0100 	mov.w	r1, #0
 80033c8:	0159      	lsls	r1, r3, #5
 80033ca:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80033ce:	0150      	lsls	r0, r2, #5
 80033d0:	4602      	mov	r2, r0
 80033d2:	460b      	mov	r3, r1
 80033d4:	4641      	mov	r1, r8
 80033d6:	ebb2 0a01 	subs.w	sl, r2, r1
 80033da:	4649      	mov	r1, r9
 80033dc:	eb63 0b01 	sbc.w	fp, r3, r1
 80033e0:	f04f 0200 	mov.w	r2, #0
 80033e4:	f04f 0300 	mov.w	r3, #0
 80033e8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80033ec:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80033f0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80033f4:	ebb2 040a 	subs.w	r4, r2, sl
 80033f8:	eb63 050b 	sbc.w	r5, r3, fp
 80033fc:	f04f 0200 	mov.w	r2, #0
 8003400:	f04f 0300 	mov.w	r3, #0
 8003404:	00eb      	lsls	r3, r5, #3
 8003406:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800340a:	00e2      	lsls	r2, r4, #3
 800340c:	4614      	mov	r4, r2
 800340e:	461d      	mov	r5, r3
 8003410:	4643      	mov	r3, r8
 8003412:	18e3      	adds	r3, r4, r3
 8003414:	603b      	str	r3, [r7, #0]
 8003416:	464b      	mov	r3, r9
 8003418:	eb45 0303 	adc.w	r3, r5, r3
 800341c:	607b      	str	r3, [r7, #4]
 800341e:	f04f 0200 	mov.w	r2, #0
 8003422:	f04f 0300 	mov.w	r3, #0
 8003426:	e9d7 4500 	ldrd	r4, r5, [r7]
 800342a:	4629      	mov	r1, r5
 800342c:	028b      	lsls	r3, r1, #10
 800342e:	4621      	mov	r1, r4
 8003430:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003434:	4621      	mov	r1, r4
 8003436:	028a      	lsls	r2, r1, #10
 8003438:	4610      	mov	r0, r2
 800343a:	4619      	mov	r1, r3
 800343c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003440:	2200      	movs	r2, #0
 8003442:	61bb      	str	r3, [r7, #24]
 8003444:	61fa      	str	r2, [r7, #28]
 8003446:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800344a:	f7fd fbaf 	bl	8000bac <__aeabi_uldivmod>
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	4613      	mov	r3, r2
 8003454:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8003458:	4b0d      	ldr	r3, [pc, #52]	@ (8003490 <HAL_RCC_GetSysClockFreq+0x348>)
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	0f1b      	lsrs	r3, r3, #28
 800345e:	f003 0307 	and.w	r3, r3, #7
 8003462:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8003466:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800346a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800346e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003472:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8003476:	e003      	b.n	8003480 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003478:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <HAL_RCC_GetSysClockFreq+0x34c>)
 800347a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800347e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003480:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8003484:	4618      	mov	r0, r3
 8003486:	3798      	adds	r7, #152	@ 0x98
 8003488:	46bd      	mov	sp, r7
 800348a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800348e:	bf00      	nop
 8003490:	40023800 	.word	0x40023800
 8003494:	00f42400 	.word	0x00f42400
 8003498:	017d7840 	.word	0x017d7840

0800349c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b086      	sub	sp, #24
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d101      	bne.n	80034ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80034aa:	2301      	movs	r3, #1
 80034ac:	e28d      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f003 0301 	and.w	r3, r3, #1
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	f000 8083 	beq.w	80035c2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80034bc:	4b94      	ldr	r3, [pc, #592]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80034be:	689b      	ldr	r3, [r3, #8]
 80034c0:	f003 030c 	and.w	r3, r3, #12
 80034c4:	2b04      	cmp	r3, #4
 80034c6:	d019      	beq.n	80034fc <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80034c8:	4b91      	ldr	r3, [pc, #580]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80034ca:	689b      	ldr	r3, [r3, #8]
 80034cc:	f003 030c 	and.w	r3, r3, #12
        || \
 80034d0:	2b08      	cmp	r3, #8
 80034d2:	d106      	bne.n	80034e2 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80034d4:	4b8e      	ldr	r3, [pc, #568]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80034d6:	685b      	ldr	r3, [r3, #4]
 80034d8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034e0:	d00c      	beq.n	80034fc <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034e2:	4b8b      	ldr	r3, [pc, #556]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80034e4:	689b      	ldr	r3, [r3, #8]
 80034e6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 80034ea:	2b0c      	cmp	r3, #12
 80034ec:	d112      	bne.n	8003514 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80034ee:	4b88      	ldr	r3, [pc, #544]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80034f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80034fa:	d10b      	bne.n	8003514 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034fc:	4b84      	ldr	r3, [pc, #528]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003504:	2b00      	cmp	r3, #0
 8003506:	d05b      	beq.n	80035c0 <HAL_RCC_OscConfig+0x124>
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	2b00      	cmp	r3, #0
 800350e:	d157      	bne.n	80035c0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003510:	2301      	movs	r3, #1
 8003512:	e25a      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800351c:	d106      	bne.n	800352c <HAL_RCC_OscConfig+0x90>
 800351e:	4b7c      	ldr	r3, [pc, #496]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	4a7b      	ldr	r2, [pc, #492]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003524:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003528:	6013      	str	r3, [r2, #0]
 800352a:	e01d      	b.n	8003568 <HAL_RCC_OscConfig+0xcc>
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	685b      	ldr	r3, [r3, #4]
 8003530:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003534:	d10c      	bne.n	8003550 <HAL_RCC_OscConfig+0xb4>
 8003536:	4b76      	ldr	r3, [pc, #472]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003538:	681b      	ldr	r3, [r3, #0]
 800353a:	4a75      	ldr	r2, [pc, #468]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 800353c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003540:	6013      	str	r3, [r2, #0]
 8003542:	4b73      	ldr	r3, [pc, #460]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4a72      	ldr	r2, [pc, #456]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003548:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800354c:	6013      	str	r3, [r2, #0]
 800354e:	e00b      	b.n	8003568 <HAL_RCC_OscConfig+0xcc>
 8003550:	4b6f      	ldr	r3, [pc, #444]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	4a6e      	ldr	r2, [pc, #440]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003556:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800355a:	6013      	str	r3, [r2, #0]
 800355c:	4b6c      	ldr	r3, [pc, #432]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a6b      	ldr	r2, [pc, #428]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003562:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003566:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	685b      	ldr	r3, [r3, #4]
 800356c:	2b00      	cmp	r3, #0
 800356e:	d013      	beq.n	8003598 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003570:	f7fe fe38 	bl	80021e4 <HAL_GetTick>
 8003574:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003576:	e008      	b.n	800358a <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003578:	f7fe fe34 	bl	80021e4 <HAL_GetTick>
 800357c:	4602      	mov	r2, r0
 800357e:	693b      	ldr	r3, [r7, #16]
 8003580:	1ad3      	subs	r3, r2, r3
 8003582:	2b64      	cmp	r3, #100	@ 0x64
 8003584:	d901      	bls.n	800358a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8003586:	2303      	movs	r3, #3
 8003588:	e21f      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800358a:	4b61      	ldr	r3, [pc, #388]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003592:	2b00      	cmp	r3, #0
 8003594:	d0f0      	beq.n	8003578 <HAL_RCC_OscConfig+0xdc>
 8003596:	e014      	b.n	80035c2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003598:	f7fe fe24 	bl	80021e4 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80035a0:	f7fe fe20 	bl	80021e4 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b64      	cmp	r3, #100	@ 0x64
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e20b      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80035b2:	4b57      	ldr	r3, [pc, #348]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d1f0      	bne.n	80035a0 <HAL_RCC_OscConfig+0x104>
 80035be:	e000      	b.n	80035c2 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80035c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f003 0302 	and.w	r3, r3, #2
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d06f      	beq.n	80036ae <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80035ce:	4b50      	ldr	r3, [pc, #320]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80035d0:	689b      	ldr	r3, [r3, #8]
 80035d2:	f003 030c 	and.w	r3, r3, #12
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d017      	beq.n	800360a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80035da:	4b4d      	ldr	r3, [pc, #308]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 030c 	and.w	r3, r3, #12
        || \
 80035e2:	2b08      	cmp	r3, #8
 80035e4:	d105      	bne.n	80035f2 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80035e6:	4b4a      	ldr	r3, [pc, #296]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80035e8:	685b      	ldr	r3, [r3, #4]
 80035ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d00b      	beq.n	800360a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035f2:	4b47      	ldr	r3, [pc, #284]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 80035fa:	2b0c      	cmp	r3, #12
 80035fc:	d11c      	bne.n	8003638 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80035fe:	4b44      	ldr	r3, [pc, #272]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003600:	685b      	ldr	r3, [r3, #4]
 8003602:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003606:	2b00      	cmp	r3, #0
 8003608:	d116      	bne.n	8003638 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800360a:	4b41      	ldr	r3, [pc, #260]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0302 	and.w	r3, r3, #2
 8003612:	2b00      	cmp	r3, #0
 8003614:	d005      	beq.n	8003622 <HAL_RCC_OscConfig+0x186>
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	68db      	ldr	r3, [r3, #12]
 800361a:	2b01      	cmp	r3, #1
 800361c:	d001      	beq.n	8003622 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e1d3      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003622:	4b3b      	ldr	r3, [pc, #236]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	691b      	ldr	r3, [r3, #16]
 800362e:	00db      	lsls	r3, r3, #3
 8003630:	4937      	ldr	r1, [pc, #220]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003632:	4313      	orrs	r3, r2
 8003634:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003636:	e03a      	b.n	80036ae <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d020      	beq.n	8003682 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003640:	4b34      	ldr	r3, [pc, #208]	@ (8003714 <HAL_RCC_OscConfig+0x278>)
 8003642:	2201      	movs	r2, #1
 8003644:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003646:	f7fe fdcd 	bl	80021e4 <HAL_GetTick>
 800364a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800364c:	e008      	b.n	8003660 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800364e:	f7fe fdc9 	bl	80021e4 <HAL_GetTick>
 8003652:	4602      	mov	r2, r0
 8003654:	693b      	ldr	r3, [r7, #16]
 8003656:	1ad3      	subs	r3, r2, r3
 8003658:	2b02      	cmp	r3, #2
 800365a:	d901      	bls.n	8003660 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800365c:	2303      	movs	r3, #3
 800365e:	e1b4      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003660:	4b2b      	ldr	r3, [pc, #172]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d0f0      	beq.n	800364e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800366c:	4b28      	ldr	r3, [pc, #160]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	691b      	ldr	r3, [r3, #16]
 8003678:	00db      	lsls	r3, r3, #3
 800367a:	4925      	ldr	r1, [pc, #148]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 800367c:	4313      	orrs	r3, r2
 800367e:	600b      	str	r3, [r1, #0]
 8003680:	e015      	b.n	80036ae <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003682:	4b24      	ldr	r3, [pc, #144]	@ (8003714 <HAL_RCC_OscConfig+0x278>)
 8003684:	2200      	movs	r2, #0
 8003686:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003688:	f7fe fdac 	bl	80021e4 <HAL_GetTick>
 800368c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800368e:	e008      	b.n	80036a2 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003690:	f7fe fda8 	bl	80021e4 <HAL_GetTick>
 8003694:	4602      	mov	r2, r0
 8003696:	693b      	ldr	r3, [r7, #16]
 8003698:	1ad3      	subs	r3, r2, r3
 800369a:	2b02      	cmp	r3, #2
 800369c:	d901      	bls.n	80036a2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800369e:	2303      	movs	r3, #3
 80036a0:	e193      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80036a2:	4b1b      	ldr	r3, [pc, #108]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 0302 	and.w	r3, r3, #2
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d1f0      	bne.n	8003690 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	f003 0308 	and.w	r3, r3, #8
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d036      	beq.n	8003728 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	695b      	ldr	r3, [r3, #20]
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d016      	beq.n	80036f0 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036c2:	4b15      	ldr	r3, [pc, #84]	@ (8003718 <HAL_RCC_OscConfig+0x27c>)
 80036c4:	2201      	movs	r2, #1
 80036c6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036c8:	f7fe fd8c 	bl	80021e4 <HAL_GetTick>
 80036cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036ce:	e008      	b.n	80036e2 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036d0:	f7fe fd88 	bl	80021e4 <HAL_GetTick>
 80036d4:	4602      	mov	r2, r0
 80036d6:	693b      	ldr	r3, [r7, #16]
 80036d8:	1ad3      	subs	r3, r2, r3
 80036da:	2b02      	cmp	r3, #2
 80036dc:	d901      	bls.n	80036e2 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 80036de:	2303      	movs	r3, #3
 80036e0:	e173      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003710 <HAL_RCC_OscConfig+0x274>)
 80036e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80036e6:	f003 0302 	and.w	r3, r3, #2
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d0f0      	beq.n	80036d0 <HAL_RCC_OscConfig+0x234>
 80036ee:	e01b      	b.n	8003728 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80036f0:	4b09      	ldr	r3, [pc, #36]	@ (8003718 <HAL_RCC_OscConfig+0x27c>)
 80036f2:	2200      	movs	r2, #0
 80036f4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036f6:	f7fe fd75 	bl	80021e4 <HAL_GetTick>
 80036fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80036fc:	e00e      	b.n	800371c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80036fe:	f7fe fd71 	bl	80021e4 <HAL_GetTick>
 8003702:	4602      	mov	r2, r0
 8003704:	693b      	ldr	r3, [r7, #16]
 8003706:	1ad3      	subs	r3, r2, r3
 8003708:	2b02      	cmp	r3, #2
 800370a:	d907      	bls.n	800371c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800370c:	2303      	movs	r3, #3
 800370e:	e15c      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
 8003710:	40023800 	.word	0x40023800
 8003714:	42470000 	.word	0x42470000
 8003718:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800371c:	4b8a      	ldr	r3, [pc, #552]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 800371e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003720:	f003 0302 	and.w	r3, r3, #2
 8003724:	2b00      	cmp	r3, #0
 8003726:	d1ea      	bne.n	80036fe <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f003 0304 	and.w	r3, r3, #4
 8003730:	2b00      	cmp	r3, #0
 8003732:	f000 8097 	beq.w	8003864 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003736:	2300      	movs	r3, #0
 8003738:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800373a:	4b83      	ldr	r3, [pc, #524]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 800373c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800373e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003742:	2b00      	cmp	r3, #0
 8003744:	d10f      	bne.n	8003766 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003746:	2300      	movs	r3, #0
 8003748:	60bb      	str	r3, [r7, #8]
 800374a:	4b7f      	ldr	r3, [pc, #508]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	4a7e      	ldr	r2, [pc, #504]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 8003750:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003754:	6413      	str	r3, [r2, #64]	@ 0x40
 8003756:	4b7c      	ldr	r3, [pc, #496]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 8003758:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800375e:	60bb      	str	r3, [r7, #8]
 8003760:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003762:	2301      	movs	r3, #1
 8003764:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003766:	4b79      	ldr	r3, [pc, #484]	@ (800394c <HAL_RCC_OscConfig+0x4b0>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800376e:	2b00      	cmp	r3, #0
 8003770:	d118      	bne.n	80037a4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003772:	4b76      	ldr	r3, [pc, #472]	@ (800394c <HAL_RCC_OscConfig+0x4b0>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4a75      	ldr	r2, [pc, #468]	@ (800394c <HAL_RCC_OscConfig+0x4b0>)
 8003778:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800377c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800377e:	f7fe fd31 	bl	80021e4 <HAL_GetTick>
 8003782:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003784:	e008      	b.n	8003798 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003786:	f7fe fd2d 	bl	80021e4 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	693b      	ldr	r3, [r7, #16]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	2b02      	cmp	r3, #2
 8003792:	d901      	bls.n	8003798 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8003794:	2303      	movs	r3, #3
 8003796:	e118      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003798:	4b6c      	ldr	r3, [pc, #432]	@ (800394c <HAL_RCC_OscConfig+0x4b0>)
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d0f0      	beq.n	8003786 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	689b      	ldr	r3, [r3, #8]
 80037a8:	2b01      	cmp	r3, #1
 80037aa:	d106      	bne.n	80037ba <HAL_RCC_OscConfig+0x31e>
 80037ac:	4b66      	ldr	r3, [pc, #408]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037b0:	4a65      	ldr	r2, [pc, #404]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037b2:	f043 0301 	orr.w	r3, r3, #1
 80037b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037b8:	e01c      	b.n	80037f4 <HAL_RCC_OscConfig+0x358>
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	2b05      	cmp	r3, #5
 80037c0:	d10c      	bne.n	80037dc <HAL_RCC_OscConfig+0x340>
 80037c2:	4b61      	ldr	r3, [pc, #388]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037c4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037c6:	4a60      	ldr	r2, [pc, #384]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037c8:	f043 0304 	orr.w	r3, r3, #4
 80037cc:	6713      	str	r3, [r2, #112]	@ 0x70
 80037ce:	4b5e      	ldr	r3, [pc, #376]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d2:	4a5d      	ldr	r2, [pc, #372]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037d4:	f043 0301 	orr.w	r3, r3, #1
 80037d8:	6713      	str	r3, [r2, #112]	@ 0x70
 80037da:	e00b      	b.n	80037f4 <HAL_RCC_OscConfig+0x358>
 80037dc:	4b5a      	ldr	r3, [pc, #360]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037de:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037e0:	4a59      	ldr	r2, [pc, #356]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037e2:	f023 0301 	bic.w	r3, r3, #1
 80037e6:	6713      	str	r3, [r2, #112]	@ 0x70
 80037e8:	4b57      	ldr	r3, [pc, #348]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037ec:	4a56      	ldr	r2, [pc, #344]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80037ee:	f023 0304 	bic.w	r3, r3, #4
 80037f2:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d015      	beq.n	8003828 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80037fc:	f7fe fcf2 	bl	80021e4 <HAL_GetTick>
 8003800:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003802:	e00a      	b.n	800381a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003804:	f7fe fcee 	bl	80021e4 <HAL_GetTick>
 8003808:	4602      	mov	r2, r0
 800380a:	693b      	ldr	r3, [r7, #16]
 800380c:	1ad3      	subs	r3, r2, r3
 800380e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003812:	4293      	cmp	r3, r2
 8003814:	d901      	bls.n	800381a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003816:	2303      	movs	r3, #3
 8003818:	e0d7      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800381a:	4b4b      	ldr	r3, [pc, #300]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 800381c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800381e:	f003 0302 	and.w	r3, r3, #2
 8003822:	2b00      	cmp	r3, #0
 8003824:	d0ee      	beq.n	8003804 <HAL_RCC_OscConfig+0x368>
 8003826:	e014      	b.n	8003852 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003828:	f7fe fcdc 	bl	80021e4 <HAL_GetTick>
 800382c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800382e:	e00a      	b.n	8003846 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003830:	f7fe fcd8 	bl	80021e4 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	693b      	ldr	r3, [r7, #16]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800383e:	4293      	cmp	r3, r2
 8003840:	d901      	bls.n	8003846 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8003842:	2303      	movs	r3, #3
 8003844:	e0c1      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003846:	4b40      	ldr	r3, [pc, #256]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 8003848:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800384a:	f003 0302 	and.w	r3, r3, #2
 800384e:	2b00      	cmp	r3, #0
 8003850:	d1ee      	bne.n	8003830 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003852:	7dfb      	ldrb	r3, [r7, #23]
 8003854:	2b01      	cmp	r3, #1
 8003856:	d105      	bne.n	8003864 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003858:	4b3b      	ldr	r3, [pc, #236]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 800385a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385c:	4a3a      	ldr	r2, [pc, #232]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 800385e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003862:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	699b      	ldr	r3, [r3, #24]
 8003868:	2b00      	cmp	r3, #0
 800386a:	f000 80ad 	beq.w	80039c8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800386e:	4b36      	ldr	r3, [pc, #216]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 8003870:	689b      	ldr	r3, [r3, #8]
 8003872:	f003 030c 	and.w	r3, r3, #12
 8003876:	2b08      	cmp	r3, #8
 8003878:	d060      	beq.n	800393c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	699b      	ldr	r3, [r3, #24]
 800387e:	2b02      	cmp	r3, #2
 8003880:	d145      	bne.n	800390e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003882:	4b33      	ldr	r3, [pc, #204]	@ (8003950 <HAL_RCC_OscConfig+0x4b4>)
 8003884:	2200      	movs	r2, #0
 8003886:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003888:	f7fe fcac 	bl	80021e4 <HAL_GetTick>
 800388c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800388e:	e008      	b.n	80038a2 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003890:	f7fe fca8 	bl	80021e4 <HAL_GetTick>
 8003894:	4602      	mov	r2, r0
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	1ad3      	subs	r3, r2, r3
 800389a:	2b02      	cmp	r3, #2
 800389c:	d901      	bls.n	80038a2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e093      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80038a2:	4b29      	ldr	r3, [pc, #164]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d1f0      	bne.n	8003890 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	69da      	ldr	r2, [r3, #28]
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6a1b      	ldr	r3, [r3, #32]
 80038b6:	431a      	orrs	r2, r3
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038bc:	019b      	lsls	r3, r3, #6
 80038be:	431a      	orrs	r2, r3
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c4:	085b      	lsrs	r3, r3, #1
 80038c6:	3b01      	subs	r3, #1
 80038c8:	041b      	lsls	r3, r3, #16
 80038ca:	431a      	orrs	r2, r3
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038d0:	061b      	lsls	r3, r3, #24
 80038d2:	431a      	orrs	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038d8:	071b      	lsls	r3, r3, #28
 80038da:	491b      	ldr	r1, [pc, #108]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80038e0:	4b1b      	ldr	r3, [pc, #108]	@ (8003950 <HAL_RCC_OscConfig+0x4b4>)
 80038e2:	2201      	movs	r2, #1
 80038e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038e6:	f7fe fc7d 	bl	80021e4 <HAL_GetTick>
 80038ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038ec:	e008      	b.n	8003900 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80038ee:	f7fe fc79 	bl	80021e4 <HAL_GetTick>
 80038f2:	4602      	mov	r2, r0
 80038f4:	693b      	ldr	r3, [r7, #16]
 80038f6:	1ad3      	subs	r3, r2, r3
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d901      	bls.n	8003900 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 80038fc:	2303      	movs	r3, #3
 80038fe:	e064      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003900:	4b11      	ldr	r3, [pc, #68]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003908:	2b00      	cmp	r3, #0
 800390a:	d0f0      	beq.n	80038ee <HAL_RCC_OscConfig+0x452>
 800390c:	e05c      	b.n	80039c8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800390e:	4b10      	ldr	r3, [pc, #64]	@ (8003950 <HAL_RCC_OscConfig+0x4b4>)
 8003910:	2200      	movs	r2, #0
 8003912:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003914:	f7fe fc66 	bl	80021e4 <HAL_GetTick>
 8003918:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800391a:	e008      	b.n	800392e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800391c:	f7fe fc62 	bl	80021e4 <HAL_GetTick>
 8003920:	4602      	mov	r2, r0
 8003922:	693b      	ldr	r3, [r7, #16]
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b02      	cmp	r3, #2
 8003928:	d901      	bls.n	800392e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e04d      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800392e:	4b06      	ldr	r3, [pc, #24]	@ (8003948 <HAL_RCC_OscConfig+0x4ac>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003936:	2b00      	cmp	r3, #0
 8003938:	d1f0      	bne.n	800391c <HAL_RCC_OscConfig+0x480>
 800393a:	e045      	b.n	80039c8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	699b      	ldr	r3, [r3, #24]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d107      	bne.n	8003954 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e040      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
 8003948:	40023800 	.word	0x40023800
 800394c:	40007000 	.word	0x40007000
 8003950:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003954:	4b1f      	ldr	r3, [pc, #124]	@ (80039d4 <HAL_RCC_OscConfig+0x538>)
 8003956:	685b      	ldr	r3, [r3, #4]
 8003958:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	699b      	ldr	r3, [r3, #24]
 800395e:	2b01      	cmp	r3, #1
 8003960:	d030      	beq.n	80039c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003962:	68fb      	ldr	r3, [r7, #12]
 8003964:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800396c:	429a      	cmp	r2, r3
 800396e:	d129      	bne.n	80039c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800397a:	429a      	cmp	r2, r3
 800397c:	d122      	bne.n	80039c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800397e:	68fa      	ldr	r2, [r7, #12]
 8003980:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003984:	4013      	ands	r3, r2
 8003986:	687a      	ldr	r2, [r7, #4]
 8003988:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800398a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800398c:	4293      	cmp	r3, r2
 800398e:	d119      	bne.n	80039c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800399a:	085b      	lsrs	r3, r3, #1
 800399c:	3b01      	subs	r3, #1
 800399e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d10f      	bne.n	80039c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80039ae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80039b0:	429a      	cmp	r2, r3
 80039b2:	d107      	bne.n	80039c4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039be:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80039c0:	429a      	cmp	r2, r3
 80039c2:	d001      	beq.n	80039c8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80039c4:	2301      	movs	r3, #1
 80039c6:	e000      	b.n	80039ca <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80039c8:	2300      	movs	r3, #0
}
 80039ca:	4618      	mov	r0, r3
 80039cc:	3718      	adds	r7, #24
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bd80      	pop	{r7, pc}
 80039d2:	bf00      	nop
 80039d4:	40023800 	.word	0x40023800

080039d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80039d8:	b580      	push	{r7, lr}
 80039da:	b082      	sub	sp, #8
 80039dc:	af00      	add	r7, sp, #0
 80039de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d101      	bne.n	80039ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e041      	b.n	8003a6e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039f0:	b2db      	uxtb	r3, r3
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d106      	bne.n	8003a04 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2200      	movs	r2, #0
 80039fa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80039fe:	6878      	ldr	r0, [r7, #4]
 8003a00:	f000 f839 	bl	8003a76 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a04:	687b      	ldr	r3, [r7, #4]
 8003a06:	2202      	movs	r2, #2
 8003a08:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	3304      	adds	r3, #4
 8003a14:	4619      	mov	r1, r3
 8003a16:	4610      	mov	r0, r2
 8003a18:	f000 faf4 	bl	8004004 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	2201      	movs	r2, #1
 8003a20:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	2201      	movs	r2, #1
 8003a28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	2201      	movs	r2, #1
 8003a30:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	2201      	movs	r2, #1
 8003a38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	2201      	movs	r2, #1
 8003a40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	2201      	movs	r2, #1
 8003a48:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	2201      	movs	r2, #1
 8003a50:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	2201      	movs	r2, #1
 8003a60:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	2201      	movs	r2, #1
 8003a68:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3708      	adds	r7, #8
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003a76:	b480      	push	{r7}
 8003a78:	b083      	sub	sp, #12
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8003a7e:	bf00      	nop
 8003a80:	370c      	adds	r7, #12
 8003a82:	46bd      	mov	sp, r7
 8003a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a88:	4770      	bx	lr
	...

08003a8c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d001      	beq.n	8003aa4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e04e      	b.n	8003b42 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2202      	movs	r2, #2
 8003aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	68da      	ldr	r2, [r3, #12]
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f042 0201 	orr.w	r2, r2, #1
 8003aba:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a23      	ldr	r2, [pc, #140]	@ (8003b50 <HAL_TIM_Base_Start_IT+0xc4>)
 8003ac2:	4293      	cmp	r3, r2
 8003ac4:	d022      	beq.n	8003b0c <HAL_TIM_Base_Start_IT+0x80>
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003ace:	d01d      	beq.n	8003b0c <HAL_TIM_Base_Start_IT+0x80>
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	4a1f      	ldr	r2, [pc, #124]	@ (8003b54 <HAL_TIM_Base_Start_IT+0xc8>)
 8003ad6:	4293      	cmp	r3, r2
 8003ad8:	d018      	beq.n	8003b0c <HAL_TIM_Base_Start_IT+0x80>
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	4a1e      	ldr	r2, [pc, #120]	@ (8003b58 <HAL_TIM_Base_Start_IT+0xcc>)
 8003ae0:	4293      	cmp	r3, r2
 8003ae2:	d013      	beq.n	8003b0c <HAL_TIM_Base_Start_IT+0x80>
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	4a1c      	ldr	r2, [pc, #112]	@ (8003b5c <HAL_TIM_Base_Start_IT+0xd0>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d00e      	beq.n	8003b0c <HAL_TIM_Base_Start_IT+0x80>
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	4a1b      	ldr	r2, [pc, #108]	@ (8003b60 <HAL_TIM_Base_Start_IT+0xd4>)
 8003af4:	4293      	cmp	r3, r2
 8003af6:	d009      	beq.n	8003b0c <HAL_TIM_Base_Start_IT+0x80>
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	4a19      	ldr	r2, [pc, #100]	@ (8003b64 <HAL_TIM_Base_Start_IT+0xd8>)
 8003afe:	4293      	cmp	r3, r2
 8003b00:	d004      	beq.n	8003b0c <HAL_TIM_Base_Start_IT+0x80>
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	4a18      	ldr	r2, [pc, #96]	@ (8003b68 <HAL_TIM_Base_Start_IT+0xdc>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	d111      	bne.n	8003b30 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	689b      	ldr	r3, [r3, #8]
 8003b12:	f003 0307 	and.w	r3, r3, #7
 8003b16:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b18:	68fb      	ldr	r3, [r7, #12]
 8003b1a:	2b06      	cmp	r3, #6
 8003b1c:	d010      	beq.n	8003b40 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	681a      	ldr	r2, [r3, #0]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	f042 0201 	orr.w	r2, r2, #1
 8003b2c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003b2e:	e007      	b.n	8003b40 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f042 0201 	orr.w	r2, r2, #1
 8003b3e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003b40:	2300      	movs	r3, #0
}
 8003b42:	4618      	mov	r0, r3
 8003b44:	3714      	adds	r7, #20
 8003b46:	46bd      	mov	sp, r7
 8003b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4c:	4770      	bx	lr
 8003b4e:	bf00      	nop
 8003b50:	40010000 	.word	0x40010000
 8003b54:	40000400 	.word	0x40000400
 8003b58:	40000800 	.word	0x40000800
 8003b5c:	40000c00 	.word	0x40000c00
 8003b60:	40010400 	.word	0x40010400
 8003b64:	40014000 	.word	0x40014000
 8003b68:	40001800 	.word	0x40001800

08003b6c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b086      	sub	sp, #24
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d101      	bne.n	8003b80 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003b7c:	2301      	movs	r3, #1
 8003b7e:	e097      	b.n	8003cb0 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d106      	bne.n	8003b9a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2200      	movs	r2, #0
 8003b90:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	f7fe f8bf 	bl	8001d18 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	2202      	movs	r2, #2
 8003b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	689b      	ldr	r3, [r3, #8]
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6812      	ldr	r2, [r2, #0]
 8003bac:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003bb0:	f023 0307 	bic.w	r3, r3, #7
 8003bb4:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681a      	ldr	r2, [r3, #0]
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	3304      	adds	r3, #4
 8003bbe:	4619      	mov	r1, r3
 8003bc0:	4610      	mov	r0, r2
 8003bc2:	f000 fa1f 	bl	8004004 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	689b      	ldr	r3, [r3, #8]
 8003bcc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	699b      	ldr	r3, [r3, #24]
 8003bd4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6a1b      	ldr	r3, [r3, #32]
 8003bdc:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003be8:	693b      	ldr	r3, [r7, #16]
 8003bea:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003bee:	f023 0303 	bic.w	r3, r3, #3
 8003bf2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	689a      	ldr	r2, [r3, #8]
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	021b      	lsls	r3, r3, #8
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	693a      	ldr	r2, [r7, #16]
 8003c02:	4313      	orrs	r3, r2
 8003c04:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003c06:	693b      	ldr	r3, [r7, #16]
 8003c08:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8003c0c:	f023 030c 	bic.w	r3, r3, #12
 8003c10:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003c12:	693b      	ldr	r3, [r7, #16]
 8003c14:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003c18:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003c1c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003c1e:	683b      	ldr	r3, [r7, #0]
 8003c20:	68da      	ldr	r2, [r3, #12]
 8003c22:	683b      	ldr	r3, [r7, #0]
 8003c24:	69db      	ldr	r3, [r3, #28]
 8003c26:	021b      	lsls	r3, r3, #8
 8003c28:	4313      	orrs	r3, r2
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	4313      	orrs	r3, r2
 8003c2e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003c30:	683b      	ldr	r3, [r7, #0]
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	011a      	lsls	r2, r3, #4
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	6a1b      	ldr	r3, [r3, #32]
 8003c3a:	031b      	lsls	r3, r3, #12
 8003c3c:	4313      	orrs	r3, r2
 8003c3e:	693a      	ldr	r2, [r7, #16]
 8003c40:	4313      	orrs	r3, r2
 8003c42:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003c44:	68fb      	ldr	r3, [r7, #12]
 8003c46:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8003c4a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8003c52:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003c54:	683b      	ldr	r3, [r7, #0]
 8003c56:	685a      	ldr	r2, [r3, #4]
 8003c58:	683b      	ldr	r3, [r7, #0]
 8003c5a:	695b      	ldr	r3, [r3, #20]
 8003c5c:	011b      	lsls	r3, r3, #4
 8003c5e:	4313      	orrs	r3, r2
 8003c60:	68fa      	ldr	r2, [r7, #12]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	697a      	ldr	r2, [r7, #20]
 8003c6c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	693a      	ldr	r2, [r7, #16]
 8003c74:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	68fa      	ldr	r2, [r7, #12]
 8003c7c:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2201      	movs	r2, #1
 8003c82:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	2201      	movs	r2, #1
 8003c8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	2201      	movs	r2, #1
 8003c92:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	2201      	movs	r2, #1
 8003c9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	2201      	movs	r2, #1
 8003ca2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	2201      	movs	r2, #1
 8003caa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cae:	2300      	movs	r3, #0
}
 8003cb0:	4618      	mov	r0, r3
 8003cb2:	3718      	adds	r7, #24
 8003cb4:	46bd      	mov	sp, r7
 8003cb6:	bd80      	pop	{r7, pc}

08003cb8 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003cb8:	b580      	push	{r7, lr}
 8003cba:	b084      	sub	sp, #16
 8003cbc:	af00      	add	r7, sp, #0
 8003cbe:	6078      	str	r0, [r7, #4]
 8003cc0:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003cc8:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003cd0:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003cd8:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8003ce0:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d110      	bne.n	8003d0a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ce8:	7bfb      	ldrb	r3, [r7, #15]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d102      	bne.n	8003cf4 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003cee:	7b7b      	ldrb	r3, [r7, #13]
 8003cf0:	2b01      	cmp	r3, #1
 8003cf2:	d001      	beq.n	8003cf8 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003cf4:	2301      	movs	r3, #1
 8003cf6:	e069      	b.n	8003dcc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2202      	movs	r2, #2
 8003cfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	2202      	movs	r2, #2
 8003d04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d08:	e031      	b.n	8003d6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003d0a:	683b      	ldr	r3, [r7, #0]
 8003d0c:	2b04      	cmp	r3, #4
 8003d0e:	d110      	bne.n	8003d32 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d10:	7bbb      	ldrb	r3, [r7, #14]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d102      	bne.n	8003d1c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d16:	7b3b      	ldrb	r3, [r7, #12]
 8003d18:	2b01      	cmp	r3, #1
 8003d1a:	d001      	beq.n	8003d20 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	e055      	b.n	8003dcc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2202      	movs	r2, #2
 8003d24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	2202      	movs	r2, #2
 8003d2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d30:	e01d      	b.n	8003d6e <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d32:	7bfb      	ldrb	r3, [r7, #15]
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	d108      	bne.n	8003d4a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d38:	7bbb      	ldrb	r3, [r7, #14]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d105      	bne.n	8003d4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003d3e:	7b7b      	ldrb	r3, [r7, #13]
 8003d40:	2b01      	cmp	r3, #1
 8003d42:	d102      	bne.n	8003d4a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003d44:	7b3b      	ldrb	r3, [r7, #12]
 8003d46:	2b01      	cmp	r3, #1
 8003d48:	d001      	beq.n	8003d4e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003d4a:	2301      	movs	r3, #1
 8003d4c:	e03e      	b.n	8003dcc <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2202      	movs	r2, #2
 8003d52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2202      	movs	r2, #2
 8003d5a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2202      	movs	r2, #2
 8003d62:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	2202      	movs	r2, #2
 8003d6a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d003      	beq.n	8003d7c <HAL_TIM_Encoder_Start+0xc4>
 8003d74:	683b      	ldr	r3, [r7, #0]
 8003d76:	2b04      	cmp	r3, #4
 8003d78:	d008      	beq.n	8003d8c <HAL_TIM_Encoder_Start+0xd4>
 8003d7a:	e00f      	b.n	8003d9c <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	681b      	ldr	r3, [r3, #0]
 8003d80:	2201      	movs	r2, #1
 8003d82:	2100      	movs	r1, #0
 8003d84:	4618      	mov	r0, r3
 8003d86:	f000 f9e9 	bl	800415c <TIM_CCxChannelCmd>
      break;
 8003d8a:	e016      	b.n	8003dba <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	2201      	movs	r2, #1
 8003d92:	2104      	movs	r1, #4
 8003d94:	4618      	mov	r0, r3
 8003d96:	f000 f9e1 	bl	800415c <TIM_CCxChannelCmd>
      break;
 8003d9a:	e00e      	b.n	8003dba <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	2201      	movs	r2, #1
 8003da2:	2100      	movs	r1, #0
 8003da4:	4618      	mov	r0, r3
 8003da6:	f000 f9d9 	bl	800415c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	2201      	movs	r2, #1
 8003db0:	2104      	movs	r1, #4
 8003db2:	4618      	mov	r0, r3
 8003db4:	f000 f9d2 	bl	800415c <TIM_CCxChannelCmd>
      break;
 8003db8:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f042 0201 	orr.w	r2, r2, #1
 8003dc8:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003dca:	2300      	movs	r3, #0
}
 8003dcc:	4618      	mov	r0, r3
 8003dce:	3710      	adds	r7, #16
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	bd80      	pop	{r7, pc}

08003dd4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b084      	sub	sp, #16
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	68db      	ldr	r3, [r3, #12]
 8003de2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	691b      	ldr	r3, [r3, #16]
 8003dea:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003dec:	68bb      	ldr	r3, [r7, #8]
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d020      	beq.n	8003e38 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	f003 0302 	and.w	r3, r3, #2
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d01b      	beq.n	8003e38 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	f06f 0202 	mvn.w	r2, #2
 8003e08:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	2201      	movs	r2, #1
 8003e0e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	699b      	ldr	r3, [r3, #24]
 8003e16:	f003 0303 	and.w	r3, r3, #3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d003      	beq.n	8003e26 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e1e:	6878      	ldr	r0, [r7, #4]
 8003e20:	f000 f8d2 	bl	8003fc8 <HAL_TIM_IC_CaptureCallback>
 8003e24:	e005      	b.n	8003e32 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e26:	6878      	ldr	r0, [r7, #4]
 8003e28:	f000 f8c4 	bl	8003fb4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e2c:	6878      	ldr	r0, [r7, #4]
 8003e2e:	f000 f8d5 	bl	8003fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2200      	movs	r2, #0
 8003e36:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003e38:	68bb      	ldr	r3, [r7, #8]
 8003e3a:	f003 0304 	and.w	r3, r3, #4
 8003e3e:	2b00      	cmp	r3, #0
 8003e40:	d020      	beq.n	8003e84 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	f003 0304 	and.w	r3, r3, #4
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	d01b      	beq.n	8003e84 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f06f 0204 	mvn.w	r2, #4
 8003e54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2202      	movs	r2, #2
 8003e5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	699b      	ldr	r3, [r3, #24]
 8003e62:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d003      	beq.n	8003e72 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e6a:	6878      	ldr	r0, [r7, #4]
 8003e6c:	f000 f8ac 	bl	8003fc8 <HAL_TIM_IC_CaptureCallback>
 8003e70:	e005      	b.n	8003e7e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e72:	6878      	ldr	r0, [r7, #4]
 8003e74:	f000 f89e 	bl	8003fb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e78:	6878      	ldr	r0, [r7, #4]
 8003e7a:	f000 f8af 	bl	8003fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2200      	movs	r2, #0
 8003e82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8003e84:	68bb      	ldr	r3, [r7, #8]
 8003e86:	f003 0308 	and.w	r3, r3, #8
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d020      	beq.n	8003ed0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	f003 0308 	and.w	r3, r3, #8
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d01b      	beq.n	8003ed0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f06f 0208 	mvn.w	r2, #8
 8003ea0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	2204      	movs	r2, #4
 8003ea6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	69db      	ldr	r3, [r3, #28]
 8003eae:	f003 0303 	and.w	r3, r3, #3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d003      	beq.n	8003ebe <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f000 f886 	bl	8003fc8 <HAL_TIM_IC_CaptureCallback>
 8003ebc:	e005      	b.n	8003eca <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ebe:	6878      	ldr	r0, [r7, #4]
 8003ec0:	f000 f878 	bl	8003fb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ec4:	6878      	ldr	r0, [r7, #4]
 8003ec6:	f000 f889 	bl	8003fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	f003 0310 	and.w	r3, r3, #16
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d020      	beq.n	8003f1c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	f003 0310 	and.w	r3, r3, #16
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d01b      	beq.n	8003f1c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f06f 0210 	mvn.w	r2, #16
 8003eec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2208      	movs	r2, #8
 8003ef2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	681b      	ldr	r3, [r3, #0]
 8003ef8:	69db      	ldr	r3, [r3, #28]
 8003efa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d003      	beq.n	8003f0a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003f02:	6878      	ldr	r0, [r7, #4]
 8003f04:	f000 f860 	bl	8003fc8 <HAL_TIM_IC_CaptureCallback>
 8003f08:	e005      	b.n	8003f16 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f000 f852 	bl	8003fb4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f10:	6878      	ldr	r0, [r7, #4]
 8003f12:	f000 f863 	bl	8003fdc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	2200      	movs	r2, #0
 8003f1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003f1c:	68bb      	ldr	r3, [r7, #8]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b00      	cmp	r3, #0
 8003f24:	d00c      	beq.n	8003f40 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d007      	beq.n	8003f40 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f06f 0201 	mvn.w	r2, #1
 8003f38:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f3a:	6878      	ldr	r0, [r7, #4]
 8003f3c:	f7fd fe6c 	bl	8001c18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003f40:	68bb      	ldr	r3, [r7, #8]
 8003f42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f46:	2b00      	cmp	r3, #0
 8003f48:	d00c      	beq.n	8003f64 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d007      	beq.n	8003f64 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003f5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 f9a8 	bl	80042b4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8003f64:	68bb      	ldr	r3, [r7, #8]
 8003f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d00c      	beq.n	8003f88 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d007      	beq.n	8003f88 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003f80:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f000 f834 	bl	8003ff0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003f88:	68bb      	ldr	r3, [r7, #8]
 8003f8a:	f003 0320 	and.w	r3, r3, #32
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d00c      	beq.n	8003fac <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	f003 0320 	and.w	r3, r3, #32
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d007      	beq.n	8003fac <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	f06f 0220 	mvn.w	r2, #32
 8003fa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fa6:	6878      	ldr	r0, [r7, #4]
 8003fa8:	f000 f97a 	bl	80042a0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fac:	bf00      	nop
 8003fae:	3710      	adds	r7, #16
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bd80      	pop	{r7, pc}

08003fb4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003fb4:	b480      	push	{r7}
 8003fb6:	b083      	sub	sp, #12
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003fbc:	bf00      	nop
 8003fbe:	370c      	adds	r7, #12
 8003fc0:	46bd      	mov	sp, r7
 8003fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fc6:	4770      	bx	lr

08003fc8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003fc8:	b480      	push	{r7}
 8003fca:	b083      	sub	sp, #12
 8003fcc:	af00      	add	r7, sp, #0
 8003fce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003fd0:	bf00      	nop
 8003fd2:	370c      	adds	r7, #12
 8003fd4:	46bd      	mov	sp, r7
 8003fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fda:	4770      	bx	lr

08003fdc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b083      	sub	sp, #12
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003fe4:	bf00      	nop
 8003fe6:	370c      	adds	r7, #12
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fee:	4770      	bx	lr

08003ff0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b083      	sub	sp, #12
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003ff8:	bf00      	nop
 8003ffa:	370c      	adds	r7, #12
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004002:	4770      	bx	lr

08004004 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004004:	b480      	push	{r7}
 8004006:	b085      	sub	sp, #20
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	4a46      	ldr	r2, [pc, #280]	@ (8004130 <TIM_Base_SetConfig+0x12c>)
 8004018:	4293      	cmp	r3, r2
 800401a:	d013      	beq.n	8004044 <TIM_Base_SetConfig+0x40>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004022:	d00f      	beq.n	8004044 <TIM_Base_SetConfig+0x40>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	4a43      	ldr	r2, [pc, #268]	@ (8004134 <TIM_Base_SetConfig+0x130>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d00b      	beq.n	8004044 <TIM_Base_SetConfig+0x40>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	4a42      	ldr	r2, [pc, #264]	@ (8004138 <TIM_Base_SetConfig+0x134>)
 8004030:	4293      	cmp	r3, r2
 8004032:	d007      	beq.n	8004044 <TIM_Base_SetConfig+0x40>
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	4a41      	ldr	r2, [pc, #260]	@ (800413c <TIM_Base_SetConfig+0x138>)
 8004038:	4293      	cmp	r3, r2
 800403a:	d003      	beq.n	8004044 <TIM_Base_SetConfig+0x40>
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	4a40      	ldr	r2, [pc, #256]	@ (8004140 <TIM_Base_SetConfig+0x13c>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d108      	bne.n	8004056 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800404a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	68fa      	ldr	r2, [r7, #12]
 8004052:	4313      	orrs	r3, r2
 8004054:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	4a35      	ldr	r2, [pc, #212]	@ (8004130 <TIM_Base_SetConfig+0x12c>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d02b      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004064:	d027      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	4a32      	ldr	r2, [pc, #200]	@ (8004134 <TIM_Base_SetConfig+0x130>)
 800406a:	4293      	cmp	r3, r2
 800406c:	d023      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	4a31      	ldr	r2, [pc, #196]	@ (8004138 <TIM_Base_SetConfig+0x134>)
 8004072:	4293      	cmp	r3, r2
 8004074:	d01f      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	4a30      	ldr	r2, [pc, #192]	@ (800413c <TIM_Base_SetConfig+0x138>)
 800407a:	4293      	cmp	r3, r2
 800407c:	d01b      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	4a2f      	ldr	r2, [pc, #188]	@ (8004140 <TIM_Base_SetConfig+0x13c>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d017      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	4a2e      	ldr	r2, [pc, #184]	@ (8004144 <TIM_Base_SetConfig+0x140>)
 800408a:	4293      	cmp	r3, r2
 800408c:	d013      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	4a2d      	ldr	r2, [pc, #180]	@ (8004148 <TIM_Base_SetConfig+0x144>)
 8004092:	4293      	cmp	r3, r2
 8004094:	d00f      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	4a2c      	ldr	r2, [pc, #176]	@ (800414c <TIM_Base_SetConfig+0x148>)
 800409a:	4293      	cmp	r3, r2
 800409c:	d00b      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a2b      	ldr	r2, [pc, #172]	@ (8004150 <TIM_Base_SetConfig+0x14c>)
 80040a2:	4293      	cmp	r3, r2
 80040a4:	d007      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	4a2a      	ldr	r2, [pc, #168]	@ (8004154 <TIM_Base_SetConfig+0x150>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d003      	beq.n	80040b6 <TIM_Base_SetConfig+0xb2>
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	4a29      	ldr	r2, [pc, #164]	@ (8004158 <TIM_Base_SetConfig+0x154>)
 80040b2:	4293      	cmp	r3, r2
 80040b4:	d108      	bne.n	80040c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80040bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80040be:	683b      	ldr	r3, [r7, #0]
 80040c0:	68db      	ldr	r3, [r3, #12]
 80040c2:	68fa      	ldr	r2, [r7, #12]
 80040c4:	4313      	orrs	r3, r2
 80040c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80040ce:	683b      	ldr	r3, [r7, #0]
 80040d0:	695b      	ldr	r3, [r3, #20]
 80040d2:	4313      	orrs	r3, r2
 80040d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	68fa      	ldr	r2, [r7, #12]
 80040da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80040dc:	683b      	ldr	r3, [r7, #0]
 80040de:	689a      	ldr	r2, [r3, #8]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	681a      	ldr	r2, [r3, #0]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	4a10      	ldr	r2, [pc, #64]	@ (8004130 <TIM_Base_SetConfig+0x12c>)
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d003      	beq.n	80040fc <TIM_Base_SetConfig+0xf8>
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	4a12      	ldr	r2, [pc, #72]	@ (8004140 <TIM_Base_SetConfig+0x13c>)
 80040f8:	4293      	cmp	r3, r2
 80040fa:	d103      	bne.n	8004104 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	691a      	ldr	r2, [r3, #16]
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	691b      	ldr	r3, [r3, #16]
 800410e:	f003 0301 	and.w	r3, r3, #1
 8004112:	2b01      	cmp	r3, #1
 8004114:	d105      	bne.n	8004122 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	691b      	ldr	r3, [r3, #16]
 800411a:	f023 0201 	bic.w	r2, r3, #1
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	611a      	str	r2, [r3, #16]
  }
}
 8004122:	bf00      	nop
 8004124:	3714      	adds	r7, #20
 8004126:	46bd      	mov	sp, r7
 8004128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412c:	4770      	bx	lr
 800412e:	bf00      	nop
 8004130:	40010000 	.word	0x40010000
 8004134:	40000400 	.word	0x40000400
 8004138:	40000800 	.word	0x40000800
 800413c:	40000c00 	.word	0x40000c00
 8004140:	40010400 	.word	0x40010400
 8004144:	40014000 	.word	0x40014000
 8004148:	40014400 	.word	0x40014400
 800414c:	40014800 	.word	0x40014800
 8004150:	40001800 	.word	0x40001800
 8004154:	40001c00 	.word	0x40001c00
 8004158:	40002000 	.word	0x40002000

0800415c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800415c:	b480      	push	{r7}
 800415e:	b087      	sub	sp, #28
 8004160:	af00      	add	r7, sp, #0
 8004162:	60f8      	str	r0, [r7, #12]
 8004164:	60b9      	str	r1, [r7, #8]
 8004166:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004168:	68bb      	ldr	r3, [r7, #8]
 800416a:	f003 031f 	and.w	r3, r3, #31
 800416e:	2201      	movs	r2, #1
 8004170:	fa02 f303 	lsl.w	r3, r2, r3
 8004174:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	6a1a      	ldr	r2, [r3, #32]
 800417a:	697b      	ldr	r3, [r7, #20]
 800417c:	43db      	mvns	r3, r3
 800417e:	401a      	ands	r2, r3
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	6a1a      	ldr	r2, [r3, #32]
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f003 031f 	and.w	r3, r3, #31
 800418e:	6879      	ldr	r1, [r7, #4]
 8004190:	fa01 f303 	lsl.w	r3, r1, r3
 8004194:	431a      	orrs	r2, r3
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	621a      	str	r2, [r3, #32]
}
 800419a:	bf00      	nop
 800419c:	371c      	adds	r7, #28
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
	...

080041a8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80041a8:	b480      	push	{r7}
 80041aa:	b085      	sub	sp, #20
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d101      	bne.n	80041c0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80041bc:	2302      	movs	r3, #2
 80041be:	e05a      	b.n	8004276 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2202      	movs	r2, #2
 80041cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80041e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	681b      	ldr	r3, [r3, #0]
 80041fe:	4a21      	ldr	r2, [pc, #132]	@ (8004284 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004200:	4293      	cmp	r3, r2
 8004202:	d022      	beq.n	800424a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	681b      	ldr	r3, [r3, #0]
 8004208:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800420c:	d01d      	beq.n	800424a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a1d      	ldr	r2, [pc, #116]	@ (8004288 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004214:	4293      	cmp	r3, r2
 8004216:	d018      	beq.n	800424a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	4a1b      	ldr	r2, [pc, #108]	@ (800428c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800421e:	4293      	cmp	r3, r2
 8004220:	d013      	beq.n	800424a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4a1a      	ldr	r2, [pc, #104]	@ (8004290 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004228:	4293      	cmp	r3, r2
 800422a:	d00e      	beq.n	800424a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a18      	ldr	r2, [pc, #96]	@ (8004294 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d009      	beq.n	800424a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	4a17      	ldr	r2, [pc, #92]	@ (8004298 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800423c:	4293      	cmp	r3, r2
 800423e:	d004      	beq.n	800424a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	4a15      	ldr	r2, [pc, #84]	@ (800429c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004246:	4293      	cmp	r3, r2
 8004248:	d10c      	bne.n	8004264 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800424a:	68bb      	ldr	r3, [r7, #8]
 800424c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004250:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685b      	ldr	r3, [r3, #4]
 8004256:	68ba      	ldr	r2, [r7, #8]
 8004258:	4313      	orrs	r3, r2
 800425a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	68ba      	ldr	r2, [r7, #8]
 8004262:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004274:	2300      	movs	r3, #0
}
 8004276:	4618      	mov	r0, r3
 8004278:	3714      	adds	r7, #20
 800427a:	46bd      	mov	sp, r7
 800427c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	40010000 	.word	0x40010000
 8004288:	40000400 	.word	0x40000400
 800428c:	40000800 	.word	0x40000800
 8004290:	40000c00 	.word	0x40000c00
 8004294:	40010400 	.word	0x40010400
 8004298:	40014000 	.word	0x40014000
 800429c:	40001800 	.word	0x40001800

080042a0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80042a0:	b480      	push	{r7}
 80042a2:	b083      	sub	sp, #12
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80042a8:	bf00      	nop
 80042aa:	370c      	adds	r7, #12
 80042ac:	46bd      	mov	sp, r7
 80042ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042b2:	4770      	bx	lr

080042b4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80042b4:	b480      	push	{r7}
 80042b6:	b083      	sub	sp, #12
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80042bc:	bf00      	nop
 80042be:	370c      	adds	r7, #12
 80042c0:	46bd      	mov	sp, r7
 80042c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c6:	4770      	bx	lr

080042c8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
 80042ce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d101      	bne.n	80042da <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042d6:	2301      	movs	r3, #1
 80042d8:	e042      	b.n	8004360 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80042e0:	b2db      	uxtb	r3, r3
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d106      	bne.n	80042f4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7fd fd8e 	bl	8001e10 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2224      	movs	r2, #36	@ 0x24
 80042f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	68da      	ldr	r2, [r3, #12]
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800430a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800430c:	6878      	ldr	r0, [r7, #4]
 800430e:	f000 fadb 	bl	80048c8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	691a      	ldr	r2, [r3, #16]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004320:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	695a      	ldr	r2, [r3, #20]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004330:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	68da      	ldr	r2, [r3, #12]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004340:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2220      	movs	r2, #32
 800434c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2220      	movs	r2, #32
 8004354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	2200      	movs	r2, #0
 800435c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800435e:	2300      	movs	r3, #0
}
 8004360:	4618      	mov	r0, r3
 8004362:	3708      	adds	r7, #8
 8004364:	46bd      	mov	sp, r7
 8004366:	bd80      	pop	{r7, pc}

08004368 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b08a      	sub	sp, #40	@ 0x28
 800436c:	af02      	add	r7, sp, #8
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	603b      	str	r3, [r7, #0]
 8004374:	4613      	mov	r3, r2
 8004376:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004378:	2300      	movs	r3, #0
 800437a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004382:	b2db      	uxtb	r3, r3
 8004384:	2b20      	cmp	r3, #32
 8004386:	f040 8081 	bne.w	800448c <HAL_UART_Receive+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	2b00      	cmp	r3, #0
 800438e:	d002      	beq.n	8004396 <HAL_UART_Receive+0x2e>
 8004390:	88fb      	ldrh	r3, [r7, #6]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8004396:	2301      	movs	r3, #1
 8004398:	e079      	b.n	800448e <HAL_UART_Receive+0x126>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2222      	movs	r2, #34	@ 0x22
 80043a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	2200      	movs	r2, #0
 80043ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80043ae:	f7fd ff19 	bl	80021e4 <HAL_GetTick>
 80043b2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 80043b4:	68fb      	ldr	r3, [r7, #12]
 80043b6:	88fa      	ldrh	r2, [r7, #6]
 80043b8:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	88fa      	ldrh	r2, [r7, #6]
 80043be:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043c8:	d108      	bne.n	80043dc <HAL_UART_Receive+0x74>
 80043ca:	68fb      	ldr	r3, [r7, #12]
 80043cc:	691b      	ldr	r3, [r3, #16]
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d104      	bne.n	80043dc <HAL_UART_Receive+0x74>
    {
      pdata8bits  = NULL;
 80043d2:	2300      	movs	r3, #0
 80043d4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	61bb      	str	r3, [r7, #24]
 80043da:	e003      	b.n	80043e4 <HAL_UART_Receive+0x7c>
    }
    else
    {
      pdata8bits  = pData;
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043e0:	2300      	movs	r3, #0
 80043e2:	61bb      	str	r3, [r7, #24]
    }

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 80043e4:	e047      	b.n	8004476 <HAL_UART_Receive+0x10e>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 80043e6:	683b      	ldr	r3, [r7, #0]
 80043e8:	9300      	str	r3, [sp, #0]
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	2200      	movs	r2, #0
 80043ee:	2120      	movs	r1, #32
 80043f0:	68f8      	ldr	r0, [r7, #12]
 80043f2:	f000 f984 	bl	80046fe <UART_WaitOnFlagUntilTimeout>
 80043f6:	4603      	mov	r3, r0
 80043f8:	2b00      	cmp	r3, #0
 80043fa:	d005      	beq.n	8004408 <HAL_UART_Receive+0xa0>
      {
        huart->RxState = HAL_UART_STATE_READY;
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	2220      	movs	r2, #32
 8004400:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        return HAL_TIMEOUT;
 8004404:	2303      	movs	r3, #3
 8004406:	e042      	b.n	800448e <HAL_UART_Receive+0x126>
      }
      if (pdata8bits == NULL)
 8004408:	69fb      	ldr	r3, [r7, #28]
 800440a:	2b00      	cmp	r3, #0
 800440c:	d10c      	bne.n	8004428 <HAL_UART_Receive+0xc0>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	b29b      	uxth	r3, r3
 8004416:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800441a:	b29a      	uxth	r2, r3
 800441c:	69bb      	ldr	r3, [r7, #24]
 800441e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	3302      	adds	r3, #2
 8004424:	61bb      	str	r3, [r7, #24]
 8004426:	e01f      	b.n	8004468 <HAL_UART_Receive+0x100>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004430:	d007      	beq.n	8004442 <HAL_UART_Receive+0xda>
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	2b00      	cmp	r3, #0
 8004438:	d10a      	bne.n	8004450 <HAL_UART_Receive+0xe8>
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	691b      	ldr	r3, [r3, #16]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d106      	bne.n	8004450 <HAL_UART_Receive+0xe8>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	b2da      	uxtb	r2, r3
 800444a:	69fb      	ldr	r3, [r7, #28]
 800444c:	701a      	strb	r2, [r3, #0]
 800444e:	e008      	b.n	8004462 <HAL_UART_Receive+0xfa>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	b2db      	uxtb	r3, r3
 8004458:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800445c:	b2da      	uxtb	r2, r3
 800445e:	69fb      	ldr	r3, [r7, #28]
 8004460:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	3301      	adds	r3, #1
 8004466:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800446c:	b29b      	uxth	r3, r3
 800446e:	3b01      	subs	r3, #1
 8004470:	b29a      	uxth	r2, r3
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	85da      	strh	r2, [r3, #46]	@ 0x2e
    while (huart->RxXferCount > 0U)
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800447a:	b29b      	uxth	r3, r3
 800447c:	2b00      	cmp	r3, #0
 800447e:	d1b2      	bne.n	80043e6 <HAL_UART_Receive+0x7e>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	2220      	movs	r2, #32
 8004484:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_OK;
 8004488:	2300      	movs	r3, #0
 800448a:	e000      	b.n	800448e <HAL_UART_Receive+0x126>
  }
  else
  {
    return HAL_BUSY;
 800448c:	2302      	movs	r3, #2
  }
}
 800448e:	4618      	mov	r0, r3
 8004490:	3720      	adds	r7, #32
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
	...

08004498 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004498:	b580      	push	{r7, lr}
 800449a:	b08c      	sub	sp, #48	@ 0x30
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	4613      	mov	r3, r2
 80044a4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b20      	cmp	r3, #32
 80044b0:	d156      	bne.n	8004560 <HAL_UART_Transmit_DMA+0xc8>
  {
    if ((pData == NULL) || (Size == 0U))
 80044b2:	68bb      	ldr	r3, [r7, #8]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d002      	beq.n	80044be <HAL_UART_Transmit_DMA+0x26>
 80044b8:	88fb      	ldrh	r3, [r7, #6]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d101      	bne.n	80044c2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 80044be:	2301      	movs	r3, #1
 80044c0:	e04f      	b.n	8004562 <HAL_UART_Transmit_DMA+0xca>
    }

    huart->pTxBuffPtr = pData;
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	88fa      	ldrh	r2, [r7, #6]
 80044cc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	88fa      	ldrh	r2, [r7, #6]
 80044d2:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	2200      	movs	r2, #0
 80044d8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	2221      	movs	r2, #33	@ 0x21
 80044de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044e6:	4a21      	ldr	r2, [pc, #132]	@ (800456c <HAL_UART_Transmit_DMA+0xd4>)
 80044e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044ee:	4a20      	ldr	r2, [pc, #128]	@ (8004570 <HAL_UART_Transmit_DMA+0xd8>)
 80044f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044f6:	4a1f      	ldr	r2, [pc, #124]	@ (8004574 <HAL_UART_Transmit_DMA+0xdc>)
 80044f8:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 80044fa:	68fb      	ldr	r3, [r7, #12]
 80044fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fe:	2200      	movs	r2, #0
 8004500:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8004502:	f107 0308 	add.w	r3, r7, #8
 8004506:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800450c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800450e:	6819      	ldr	r1, [r3, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	3304      	adds	r3, #4
 8004516:	461a      	mov	r2, r3
 8004518:	88fb      	ldrh	r3, [r7, #6]
 800451a:	f7fe f823 	bl	8002564 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004526:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	3314      	adds	r3, #20
 800452e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004530:	69bb      	ldr	r3, [r7, #24]
 8004532:	e853 3f00 	ldrex	r3, [r3]
 8004536:	617b      	str	r3, [r7, #20]
   return(result);
 8004538:	697b      	ldr	r3, [r7, #20]
 800453a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800453e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	3314      	adds	r3, #20
 8004546:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004548:	627a      	str	r2, [r7, #36]	@ 0x24
 800454a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800454c:	6a39      	ldr	r1, [r7, #32]
 800454e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004550:	e841 2300 	strex	r3, r2, [r1]
 8004554:	61fb      	str	r3, [r7, #28]
   return(result);
 8004556:	69fb      	ldr	r3, [r7, #28]
 8004558:	2b00      	cmp	r3, #0
 800455a:	d1e5      	bne.n	8004528 <HAL_UART_Transmit_DMA+0x90>

    return HAL_OK;
 800455c:	2300      	movs	r3, #0
 800455e:	e000      	b.n	8004562 <HAL_UART_Transmit_DMA+0xca>
  }
  else
  {
    return HAL_BUSY;
 8004560:	2302      	movs	r3, #2
  }
}
 8004562:	4618      	mov	r0, r3
 8004564:	3730      	adds	r7, #48	@ 0x30
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	080045b5 	.word	0x080045b5
 8004570:	0800464f 	.word	0x0800464f
 8004574:	0800466b 	.word	0x0800466b

08004578 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004578:	b480      	push	{r7}
 800457a:	b083      	sub	sp, #12
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004580:	bf00      	nop
 8004582:	370c      	adds	r7, #12
 8004584:	46bd      	mov	sp, r7
 8004586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800458a:	4770      	bx	lr

0800458c <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800458c:	b480      	push	{r7}
 800458e:	b083      	sub	sp, #12
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8004594:	bf00      	nop
 8004596:	370c      	adds	r7, #12
 8004598:	46bd      	mov	sp, r7
 800459a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800459e:	4770      	bx	lr

080045a0 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045a0:	b480      	push	{r7}
 80045a2:	b083      	sub	sp, #12
 80045a4:	af00      	add	r7, sp, #0
 80045a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045a8:	bf00      	nop
 80045aa:	370c      	adds	r7, #12
 80045ac:	46bd      	mov	sp, r7
 80045ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045b2:	4770      	bx	lr

080045b4 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80045b4:	b580      	push	{r7, lr}
 80045b6:	b090      	sub	sp, #64	@ 0x40
 80045b8:	af00      	add	r7, sp, #0
 80045ba:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045c0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d137      	bne.n	8004640 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 80045d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045d2:	2200      	movs	r2, #0
 80045d4:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80045d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	3314      	adds	r3, #20
 80045dc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80045de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045e0:	e853 3f00 	ldrex	r3, [r3]
 80045e4:	623b      	str	r3, [r7, #32]
   return(result);
 80045e6:	6a3b      	ldr	r3, [r7, #32]
 80045e8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045ec:	63bb      	str	r3, [r7, #56]	@ 0x38
 80045ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	3314      	adds	r3, #20
 80045f4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80045f6:	633a      	str	r2, [r7, #48]	@ 0x30
 80045f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80045fa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80045fc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80045fe:	e841 2300 	strex	r3, r2, [r1]
 8004602:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004606:	2b00      	cmp	r3, #0
 8004608:	d1e5      	bne.n	80045d6 <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800460a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	330c      	adds	r3, #12
 8004610:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004612:	693b      	ldr	r3, [r7, #16]
 8004614:	e853 3f00 	ldrex	r3, [r3]
 8004618:	60fb      	str	r3, [r7, #12]
   return(result);
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004620:	637b      	str	r3, [r7, #52]	@ 0x34
 8004622:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	330c      	adds	r3, #12
 8004628:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800462a:	61fa      	str	r2, [r7, #28]
 800462c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800462e:	69b9      	ldr	r1, [r7, #24]
 8004630:	69fa      	ldr	r2, [r7, #28]
 8004632:	e841 2300 	strex	r3, r2, [r1]
 8004636:	617b      	str	r3, [r7, #20]
   return(result);
 8004638:	697b      	ldr	r3, [r7, #20]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d1e5      	bne.n	800460a <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800463e:	e002      	b.n	8004646 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8004640:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8004642:	f7ff ff99 	bl	8004578 <HAL_UART_TxCpltCallback>
}
 8004646:	bf00      	nop
 8004648:	3740      	adds	r7, #64	@ 0x40
 800464a:	46bd      	mov	sp, r7
 800464c:	bd80      	pop	{r7, pc}

0800464e <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800464e:	b580      	push	{r7, lr}
 8004650:	b084      	sub	sp, #16
 8004652:	af00      	add	r7, sp, #0
 8004654:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800465a:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800465c:	68f8      	ldr	r0, [r7, #12]
 800465e:	f7ff ff95 	bl	800458c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004662:	bf00      	nop
 8004664:	3710      	adds	r7, #16
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}

0800466a <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800466a:	b580      	push	{r7, lr}
 800466c:	b084      	sub	sp, #16
 800466e:	af00      	add	r7, sp, #0
 8004670:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004672:	2300      	movs	r3, #0
 8004674:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800467c:	68bb      	ldr	r3, [r7, #8]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004686:	2b80      	cmp	r3, #128	@ 0x80
 8004688:	bf0c      	ite	eq
 800468a:	2301      	moveq	r3, #1
 800468c:	2300      	movne	r3, #0
 800468e:	b2db      	uxtb	r3, r3
 8004690:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004698:	b2db      	uxtb	r3, r3
 800469a:	2b21      	cmp	r3, #33	@ 0x21
 800469c:	d108      	bne.n	80046b0 <UART_DMAError+0x46>
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d005      	beq.n	80046b0 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80046a4:	68bb      	ldr	r3, [r7, #8]
 80046a6:	2200      	movs	r2, #0
 80046a8:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 80046aa:	68b8      	ldr	r0, [r7, #8]
 80046ac:	f000 f880 	bl	80047b0 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80046b0:	68bb      	ldr	r3, [r7, #8]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	695b      	ldr	r3, [r3, #20]
 80046b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80046ba:	2b40      	cmp	r3, #64	@ 0x40
 80046bc:	bf0c      	ite	eq
 80046be:	2301      	moveq	r3, #1
 80046c0:	2300      	movne	r3, #0
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80046c6:	68bb      	ldr	r3, [r7, #8]
 80046c8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80046cc:	b2db      	uxtb	r3, r3
 80046ce:	2b22      	cmp	r3, #34	@ 0x22
 80046d0:	d108      	bne.n	80046e4 <UART_DMAError+0x7a>
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d005      	beq.n	80046e4 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	2200      	movs	r2, #0
 80046dc:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80046de:	68b8      	ldr	r0, [r7, #8]
 80046e0:	f000 f88e 	bl	8004800 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80046e4:	68bb      	ldr	r3, [r7, #8]
 80046e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e8:	f043 0210 	orr.w	r2, r3, #16
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80046f0:	68b8      	ldr	r0, [r7, #8]
 80046f2:	f7ff ff55 	bl	80045a0 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046f6:	bf00      	nop
 80046f8:	3710      	adds	r7, #16
 80046fa:	46bd      	mov	sp, r7
 80046fc:	bd80      	pop	{r7, pc}

080046fe <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80046fe:	b580      	push	{r7, lr}
 8004700:	b086      	sub	sp, #24
 8004702:	af00      	add	r7, sp, #0
 8004704:	60f8      	str	r0, [r7, #12]
 8004706:	60b9      	str	r1, [r7, #8]
 8004708:	603b      	str	r3, [r7, #0]
 800470a:	4613      	mov	r3, r2
 800470c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800470e:	e03b      	b.n	8004788 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004710:	6a3b      	ldr	r3, [r7, #32]
 8004712:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004716:	d037      	beq.n	8004788 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004718:	f7fd fd64 	bl	80021e4 <HAL_GetTick>
 800471c:	4602      	mov	r2, r0
 800471e:	683b      	ldr	r3, [r7, #0]
 8004720:	1ad3      	subs	r3, r2, r3
 8004722:	6a3a      	ldr	r2, [r7, #32]
 8004724:	429a      	cmp	r2, r3
 8004726:	d302      	bcc.n	800472e <UART_WaitOnFlagUntilTimeout+0x30>
 8004728:	6a3b      	ldr	r3, [r7, #32]
 800472a:	2b00      	cmp	r3, #0
 800472c:	d101      	bne.n	8004732 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800472e:	2303      	movs	r3, #3
 8004730:	e03a      	b.n	80047a8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	68db      	ldr	r3, [r3, #12]
 8004738:	f003 0304 	and.w	r3, r3, #4
 800473c:	2b00      	cmp	r3, #0
 800473e:	d023      	beq.n	8004788 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	2b80      	cmp	r3, #128	@ 0x80
 8004744:	d020      	beq.n	8004788 <UART_WaitOnFlagUntilTimeout+0x8a>
 8004746:	68bb      	ldr	r3, [r7, #8]
 8004748:	2b40      	cmp	r3, #64	@ 0x40
 800474a:	d01d      	beq.n	8004788 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	f003 0308 	and.w	r3, r3, #8
 8004756:	2b08      	cmp	r3, #8
 8004758:	d116      	bne.n	8004788 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800475a:	2300      	movs	r3, #0
 800475c:	617b      	str	r3, [r7, #20]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	617b      	str	r3, [r7, #20]
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	685b      	ldr	r3, [r3, #4]
 800476c:	617b      	str	r3, [r7, #20]
 800476e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004770:	68f8      	ldr	r0, [r7, #12]
 8004772:	f000 f845 	bl	8004800 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	2208      	movs	r2, #8
 800477a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2200      	movs	r2, #0
 8004780:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004784:	2301      	movs	r3, #1
 8004786:	e00f      	b.n	80047a8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	681a      	ldr	r2, [r3, #0]
 800478e:	68bb      	ldr	r3, [r7, #8]
 8004790:	4013      	ands	r3, r2
 8004792:	68ba      	ldr	r2, [r7, #8]
 8004794:	429a      	cmp	r2, r3
 8004796:	bf0c      	ite	eq
 8004798:	2301      	moveq	r3, #1
 800479a:	2300      	movne	r3, #0
 800479c:	b2db      	uxtb	r3, r3
 800479e:	461a      	mov	r2, r3
 80047a0:	79fb      	ldrb	r3, [r7, #7]
 80047a2:	429a      	cmp	r2, r3
 80047a4:	d0b4      	beq.n	8004710 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80047a6:	2300      	movs	r3, #0
}
 80047a8:	4618      	mov	r0, r3
 80047aa:	3718      	adds	r7, #24
 80047ac:	46bd      	mov	sp, r7
 80047ae:	bd80      	pop	{r7, pc}

080047b0 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80047b0:	b480      	push	{r7}
 80047b2:	b089      	sub	sp, #36	@ 0x24
 80047b4:	af00      	add	r7, sp, #0
 80047b6:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	330c      	adds	r3, #12
 80047be:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	e853 3f00 	ldrex	r3, [r3]
 80047c6:	60bb      	str	r3, [r7, #8]
   return(result);
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80047ce:	61fb      	str	r3, [r7, #28]
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	330c      	adds	r3, #12
 80047d6:	69fa      	ldr	r2, [r7, #28]
 80047d8:	61ba      	str	r2, [r7, #24]
 80047da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80047dc:	6979      	ldr	r1, [r7, #20]
 80047de:	69ba      	ldr	r2, [r7, #24]
 80047e0:	e841 2300 	strex	r3, r2, [r1]
 80047e4:	613b      	str	r3, [r7, #16]
   return(result);
 80047e6:	693b      	ldr	r3, [r7, #16]
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d1e5      	bne.n	80047b8 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2220      	movs	r2, #32
 80047f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80047f4:	bf00      	nop
 80047f6:	3724      	adds	r7, #36	@ 0x24
 80047f8:	46bd      	mov	sp, r7
 80047fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047fe:	4770      	bx	lr

08004800 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004800:	b480      	push	{r7}
 8004802:	b095      	sub	sp, #84	@ 0x54
 8004804:	af00      	add	r7, sp, #0
 8004806:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	330c      	adds	r3, #12
 800480e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004810:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004812:	e853 3f00 	ldrex	r3, [r3]
 8004816:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004818:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800481a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800481e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	330c      	adds	r3, #12
 8004826:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004828:	643a      	str	r2, [r7, #64]	@ 0x40
 800482a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800482c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800482e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004830:	e841 2300 	strex	r3, r2, [r1]
 8004834:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004838:	2b00      	cmp	r3, #0
 800483a:	d1e5      	bne.n	8004808 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	3314      	adds	r3, #20
 8004842:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004844:	6a3b      	ldr	r3, [r7, #32]
 8004846:	e853 3f00 	ldrex	r3, [r3]
 800484a:	61fb      	str	r3, [r7, #28]
   return(result);
 800484c:	69fb      	ldr	r3, [r7, #28]
 800484e:	f023 0301 	bic.w	r3, r3, #1
 8004852:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	3314      	adds	r3, #20
 800485a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800485c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800485e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004860:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004862:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004864:	e841 2300 	strex	r3, r2, [r1]
 8004868:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800486a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800486c:	2b00      	cmp	r3, #0
 800486e:	d1e5      	bne.n	800483c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004874:	2b01      	cmp	r3, #1
 8004876:	d119      	bne.n	80048ac <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	330c      	adds	r3, #12
 800487e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	e853 3f00 	ldrex	r3, [r3]
 8004886:	60bb      	str	r3, [r7, #8]
   return(result);
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	f023 0310 	bic.w	r3, r3, #16
 800488e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	330c      	adds	r3, #12
 8004896:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004898:	61ba      	str	r2, [r7, #24]
 800489a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800489c:	6979      	ldr	r1, [r7, #20]
 800489e:	69ba      	ldr	r2, [r7, #24]
 80048a0:	e841 2300 	strex	r3, r2, [r1]
 80048a4:	613b      	str	r3, [r7, #16]
   return(result);
 80048a6:	693b      	ldr	r3, [r7, #16]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d1e5      	bne.n	8004878 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2220      	movs	r2, #32
 80048b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	2200      	movs	r2, #0
 80048b8:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80048ba:	bf00      	nop
 80048bc:	3754      	adds	r7, #84	@ 0x54
 80048be:	46bd      	mov	sp, r7
 80048c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c4:	4770      	bx	lr
	...

080048c8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80048c8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80048cc:	b0c0      	sub	sp, #256	@ 0x100
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80048d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	691b      	ldr	r3, [r3, #16]
 80048dc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80048e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048e4:	68d9      	ldr	r1, [r3, #12]
 80048e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048ea:	681a      	ldr	r2, [r3, #0]
 80048ec:	ea40 0301 	orr.w	r3, r0, r1
 80048f0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80048f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f6:	689a      	ldr	r2, [r3, #8]
 80048f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048fc:	691b      	ldr	r3, [r3, #16]
 80048fe:	431a      	orrs	r2, r3
 8004900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004904:	695b      	ldr	r3, [r3, #20]
 8004906:	431a      	orrs	r2, r3
 8004908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800490c:	69db      	ldr	r3, [r3, #28]
 800490e:	4313      	orrs	r3, r2
 8004910:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004920:	f021 010c 	bic.w	r1, r1, #12
 8004924:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004928:	681a      	ldr	r2, [r3, #0]
 800492a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800492e:	430b      	orrs	r3, r1
 8004930:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004932:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	695b      	ldr	r3, [r3, #20]
 800493a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800493e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004942:	6999      	ldr	r1, [r3, #24]
 8004944:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004948:	681a      	ldr	r2, [r3, #0]
 800494a:	ea40 0301 	orr.w	r3, r0, r1
 800494e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004950:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004954:	681a      	ldr	r2, [r3, #0]
 8004956:	4b8f      	ldr	r3, [pc, #572]	@ (8004b94 <UART_SetConfig+0x2cc>)
 8004958:	429a      	cmp	r2, r3
 800495a:	d005      	beq.n	8004968 <UART_SetConfig+0xa0>
 800495c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004960:	681a      	ldr	r2, [r3, #0]
 8004962:	4b8d      	ldr	r3, [pc, #564]	@ (8004b98 <UART_SetConfig+0x2d0>)
 8004964:	429a      	cmp	r2, r3
 8004966:	d104      	bne.n	8004972 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004968:	f7fe fba8 	bl	80030bc <HAL_RCC_GetPCLK2Freq>
 800496c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004970:	e003      	b.n	800497a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004972:	f7fe fb8f 	bl	8003094 <HAL_RCC_GetPCLK1Freq>
 8004976:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800497a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800497e:	69db      	ldr	r3, [r3, #28]
 8004980:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004984:	f040 810c 	bne.w	8004ba0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004988:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800498c:	2200      	movs	r2, #0
 800498e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004992:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004996:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800499a:	4622      	mov	r2, r4
 800499c:	462b      	mov	r3, r5
 800499e:	1891      	adds	r1, r2, r2
 80049a0:	65b9      	str	r1, [r7, #88]	@ 0x58
 80049a2:	415b      	adcs	r3, r3
 80049a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80049a6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80049aa:	4621      	mov	r1, r4
 80049ac:	eb12 0801 	adds.w	r8, r2, r1
 80049b0:	4629      	mov	r1, r5
 80049b2:	eb43 0901 	adc.w	r9, r3, r1
 80049b6:	f04f 0200 	mov.w	r2, #0
 80049ba:	f04f 0300 	mov.w	r3, #0
 80049be:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80049c2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80049c6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80049ca:	4690      	mov	r8, r2
 80049cc:	4699      	mov	r9, r3
 80049ce:	4623      	mov	r3, r4
 80049d0:	eb18 0303 	adds.w	r3, r8, r3
 80049d4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80049d8:	462b      	mov	r3, r5
 80049da:	eb49 0303 	adc.w	r3, r9, r3
 80049de:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80049e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80049e6:	685b      	ldr	r3, [r3, #4]
 80049e8:	2200      	movs	r2, #0
 80049ea:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80049ee:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80049f2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80049f6:	460b      	mov	r3, r1
 80049f8:	18db      	adds	r3, r3, r3
 80049fa:	653b      	str	r3, [r7, #80]	@ 0x50
 80049fc:	4613      	mov	r3, r2
 80049fe:	eb42 0303 	adc.w	r3, r2, r3
 8004a02:	657b      	str	r3, [r7, #84]	@ 0x54
 8004a04:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004a08:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004a0c:	f7fc f8ce 	bl	8000bac <__aeabi_uldivmod>
 8004a10:	4602      	mov	r2, r0
 8004a12:	460b      	mov	r3, r1
 8004a14:	4b61      	ldr	r3, [pc, #388]	@ (8004b9c <UART_SetConfig+0x2d4>)
 8004a16:	fba3 2302 	umull	r2, r3, r3, r2
 8004a1a:	095b      	lsrs	r3, r3, #5
 8004a1c:	011c      	lsls	r4, r3, #4
 8004a1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004a22:	2200      	movs	r2, #0
 8004a24:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a28:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004a2c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004a30:	4642      	mov	r2, r8
 8004a32:	464b      	mov	r3, r9
 8004a34:	1891      	adds	r1, r2, r2
 8004a36:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004a38:	415b      	adcs	r3, r3
 8004a3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004a3c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004a40:	4641      	mov	r1, r8
 8004a42:	eb12 0a01 	adds.w	sl, r2, r1
 8004a46:	4649      	mov	r1, r9
 8004a48:	eb43 0b01 	adc.w	fp, r3, r1
 8004a4c:	f04f 0200 	mov.w	r2, #0
 8004a50:	f04f 0300 	mov.w	r3, #0
 8004a54:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a58:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a5c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a60:	4692      	mov	sl, r2
 8004a62:	469b      	mov	fp, r3
 8004a64:	4643      	mov	r3, r8
 8004a66:	eb1a 0303 	adds.w	r3, sl, r3
 8004a6a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004a6e:	464b      	mov	r3, r9
 8004a70:	eb4b 0303 	adc.w	r3, fp, r3
 8004a74:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a7c:	685b      	ldr	r3, [r3, #4]
 8004a7e:	2200      	movs	r2, #0
 8004a80:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004a84:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004a88:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004a8c:	460b      	mov	r3, r1
 8004a8e:	18db      	adds	r3, r3, r3
 8004a90:	643b      	str	r3, [r7, #64]	@ 0x40
 8004a92:	4613      	mov	r3, r2
 8004a94:	eb42 0303 	adc.w	r3, r2, r3
 8004a98:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a9a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004a9e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004aa2:	f7fc f883 	bl	8000bac <__aeabi_uldivmod>
 8004aa6:	4602      	mov	r2, r0
 8004aa8:	460b      	mov	r3, r1
 8004aaa:	4611      	mov	r1, r2
 8004aac:	4b3b      	ldr	r3, [pc, #236]	@ (8004b9c <UART_SetConfig+0x2d4>)
 8004aae:	fba3 2301 	umull	r2, r3, r3, r1
 8004ab2:	095b      	lsrs	r3, r3, #5
 8004ab4:	2264      	movs	r2, #100	@ 0x64
 8004ab6:	fb02 f303 	mul.w	r3, r2, r3
 8004aba:	1acb      	subs	r3, r1, r3
 8004abc:	00db      	lsls	r3, r3, #3
 8004abe:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004ac2:	4b36      	ldr	r3, [pc, #216]	@ (8004b9c <UART_SetConfig+0x2d4>)
 8004ac4:	fba3 2302 	umull	r2, r3, r3, r2
 8004ac8:	095b      	lsrs	r3, r3, #5
 8004aca:	005b      	lsls	r3, r3, #1
 8004acc:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004ad0:	441c      	add	r4, r3
 8004ad2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004adc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004ae0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004ae4:	4642      	mov	r2, r8
 8004ae6:	464b      	mov	r3, r9
 8004ae8:	1891      	adds	r1, r2, r2
 8004aea:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004aec:	415b      	adcs	r3, r3
 8004aee:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004af0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004af4:	4641      	mov	r1, r8
 8004af6:	1851      	adds	r1, r2, r1
 8004af8:	6339      	str	r1, [r7, #48]	@ 0x30
 8004afa:	4649      	mov	r1, r9
 8004afc:	414b      	adcs	r3, r1
 8004afe:	637b      	str	r3, [r7, #52]	@ 0x34
 8004b00:	f04f 0200 	mov.w	r2, #0
 8004b04:	f04f 0300 	mov.w	r3, #0
 8004b08:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004b0c:	4659      	mov	r1, fp
 8004b0e:	00cb      	lsls	r3, r1, #3
 8004b10:	4651      	mov	r1, sl
 8004b12:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004b16:	4651      	mov	r1, sl
 8004b18:	00ca      	lsls	r2, r1, #3
 8004b1a:	4610      	mov	r0, r2
 8004b1c:	4619      	mov	r1, r3
 8004b1e:	4603      	mov	r3, r0
 8004b20:	4642      	mov	r2, r8
 8004b22:	189b      	adds	r3, r3, r2
 8004b24:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004b28:	464b      	mov	r3, r9
 8004b2a:	460a      	mov	r2, r1
 8004b2c:	eb42 0303 	adc.w	r3, r2, r3
 8004b30:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004b34:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004b40:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004b44:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004b48:	460b      	mov	r3, r1
 8004b4a:	18db      	adds	r3, r3, r3
 8004b4c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004b4e:	4613      	mov	r3, r2
 8004b50:	eb42 0303 	adc.w	r3, r2, r3
 8004b54:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004b56:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004b5a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004b5e:	f7fc f825 	bl	8000bac <__aeabi_uldivmod>
 8004b62:	4602      	mov	r2, r0
 8004b64:	460b      	mov	r3, r1
 8004b66:	4b0d      	ldr	r3, [pc, #52]	@ (8004b9c <UART_SetConfig+0x2d4>)
 8004b68:	fba3 1302 	umull	r1, r3, r3, r2
 8004b6c:	095b      	lsrs	r3, r3, #5
 8004b6e:	2164      	movs	r1, #100	@ 0x64
 8004b70:	fb01 f303 	mul.w	r3, r1, r3
 8004b74:	1ad3      	subs	r3, r2, r3
 8004b76:	00db      	lsls	r3, r3, #3
 8004b78:	3332      	adds	r3, #50	@ 0x32
 8004b7a:	4a08      	ldr	r2, [pc, #32]	@ (8004b9c <UART_SetConfig+0x2d4>)
 8004b7c:	fba2 2303 	umull	r2, r3, r2, r3
 8004b80:	095b      	lsrs	r3, r3, #5
 8004b82:	f003 0207 	and.w	r2, r3, #7
 8004b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	4422      	add	r2, r4
 8004b8e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004b90:	e106      	b.n	8004da0 <UART_SetConfig+0x4d8>
 8004b92:	bf00      	nop
 8004b94:	40011000 	.word	0x40011000
 8004b98:	40011400 	.word	0x40011400
 8004b9c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004ba0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004baa:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004bae:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004bb2:	4642      	mov	r2, r8
 8004bb4:	464b      	mov	r3, r9
 8004bb6:	1891      	adds	r1, r2, r2
 8004bb8:	6239      	str	r1, [r7, #32]
 8004bba:	415b      	adcs	r3, r3
 8004bbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bbe:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004bc2:	4641      	mov	r1, r8
 8004bc4:	1854      	adds	r4, r2, r1
 8004bc6:	4649      	mov	r1, r9
 8004bc8:	eb43 0501 	adc.w	r5, r3, r1
 8004bcc:	f04f 0200 	mov.w	r2, #0
 8004bd0:	f04f 0300 	mov.w	r3, #0
 8004bd4:	00eb      	lsls	r3, r5, #3
 8004bd6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004bda:	00e2      	lsls	r2, r4, #3
 8004bdc:	4614      	mov	r4, r2
 8004bde:	461d      	mov	r5, r3
 8004be0:	4643      	mov	r3, r8
 8004be2:	18e3      	adds	r3, r4, r3
 8004be4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004be8:	464b      	mov	r3, r9
 8004bea:	eb45 0303 	adc.w	r3, r5, r3
 8004bee:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004bf2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004bf6:	685b      	ldr	r3, [r3, #4]
 8004bf8:	2200      	movs	r2, #0
 8004bfa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004bfe:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004c02:	f04f 0200 	mov.w	r2, #0
 8004c06:	f04f 0300 	mov.w	r3, #0
 8004c0a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004c0e:	4629      	mov	r1, r5
 8004c10:	008b      	lsls	r3, r1, #2
 8004c12:	4621      	mov	r1, r4
 8004c14:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004c18:	4621      	mov	r1, r4
 8004c1a:	008a      	lsls	r2, r1, #2
 8004c1c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004c20:	f7fb ffc4 	bl	8000bac <__aeabi_uldivmod>
 8004c24:	4602      	mov	r2, r0
 8004c26:	460b      	mov	r3, r1
 8004c28:	4b60      	ldr	r3, [pc, #384]	@ (8004dac <UART_SetConfig+0x4e4>)
 8004c2a:	fba3 2302 	umull	r2, r3, r3, r2
 8004c2e:	095b      	lsrs	r3, r3, #5
 8004c30:	011c      	lsls	r4, r3, #4
 8004c32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c36:	2200      	movs	r2, #0
 8004c38:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004c3c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004c40:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004c44:	4642      	mov	r2, r8
 8004c46:	464b      	mov	r3, r9
 8004c48:	1891      	adds	r1, r2, r2
 8004c4a:	61b9      	str	r1, [r7, #24]
 8004c4c:	415b      	adcs	r3, r3
 8004c4e:	61fb      	str	r3, [r7, #28]
 8004c50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004c54:	4641      	mov	r1, r8
 8004c56:	1851      	adds	r1, r2, r1
 8004c58:	6139      	str	r1, [r7, #16]
 8004c5a:	4649      	mov	r1, r9
 8004c5c:	414b      	adcs	r3, r1
 8004c5e:	617b      	str	r3, [r7, #20]
 8004c60:	f04f 0200 	mov.w	r2, #0
 8004c64:	f04f 0300 	mov.w	r3, #0
 8004c68:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004c6c:	4659      	mov	r1, fp
 8004c6e:	00cb      	lsls	r3, r1, #3
 8004c70:	4651      	mov	r1, sl
 8004c72:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004c76:	4651      	mov	r1, sl
 8004c78:	00ca      	lsls	r2, r1, #3
 8004c7a:	4610      	mov	r0, r2
 8004c7c:	4619      	mov	r1, r3
 8004c7e:	4603      	mov	r3, r0
 8004c80:	4642      	mov	r2, r8
 8004c82:	189b      	adds	r3, r3, r2
 8004c84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004c88:	464b      	mov	r3, r9
 8004c8a:	460a      	mov	r2, r1
 8004c8c:	eb42 0303 	adc.w	r3, r2, r3
 8004c90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004c94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004c9e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004ca0:	f04f 0200 	mov.w	r2, #0
 8004ca4:	f04f 0300 	mov.w	r3, #0
 8004ca8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004cac:	4649      	mov	r1, r9
 8004cae:	008b      	lsls	r3, r1, #2
 8004cb0:	4641      	mov	r1, r8
 8004cb2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cb6:	4641      	mov	r1, r8
 8004cb8:	008a      	lsls	r2, r1, #2
 8004cba:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004cbe:	f7fb ff75 	bl	8000bac <__aeabi_uldivmod>
 8004cc2:	4602      	mov	r2, r0
 8004cc4:	460b      	mov	r3, r1
 8004cc6:	4611      	mov	r1, r2
 8004cc8:	4b38      	ldr	r3, [pc, #224]	@ (8004dac <UART_SetConfig+0x4e4>)
 8004cca:	fba3 2301 	umull	r2, r3, r3, r1
 8004cce:	095b      	lsrs	r3, r3, #5
 8004cd0:	2264      	movs	r2, #100	@ 0x64
 8004cd2:	fb02 f303 	mul.w	r3, r2, r3
 8004cd6:	1acb      	subs	r3, r1, r3
 8004cd8:	011b      	lsls	r3, r3, #4
 8004cda:	3332      	adds	r3, #50	@ 0x32
 8004cdc:	4a33      	ldr	r2, [pc, #204]	@ (8004dac <UART_SetConfig+0x4e4>)
 8004cde:	fba2 2303 	umull	r2, r3, r2, r3
 8004ce2:	095b      	lsrs	r3, r3, #5
 8004ce4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ce8:	441c      	add	r4, r3
 8004cea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004cee:	2200      	movs	r2, #0
 8004cf0:	673b      	str	r3, [r7, #112]	@ 0x70
 8004cf2:	677a      	str	r2, [r7, #116]	@ 0x74
 8004cf4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004cf8:	4642      	mov	r2, r8
 8004cfa:	464b      	mov	r3, r9
 8004cfc:	1891      	adds	r1, r2, r2
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	415b      	adcs	r3, r3
 8004d02:	60fb      	str	r3, [r7, #12]
 8004d04:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004d08:	4641      	mov	r1, r8
 8004d0a:	1851      	adds	r1, r2, r1
 8004d0c:	6039      	str	r1, [r7, #0]
 8004d0e:	4649      	mov	r1, r9
 8004d10:	414b      	adcs	r3, r1
 8004d12:	607b      	str	r3, [r7, #4]
 8004d14:	f04f 0200 	mov.w	r2, #0
 8004d18:	f04f 0300 	mov.w	r3, #0
 8004d1c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004d20:	4659      	mov	r1, fp
 8004d22:	00cb      	lsls	r3, r1, #3
 8004d24:	4651      	mov	r1, sl
 8004d26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d2a:	4651      	mov	r1, sl
 8004d2c:	00ca      	lsls	r2, r1, #3
 8004d2e:	4610      	mov	r0, r2
 8004d30:	4619      	mov	r1, r3
 8004d32:	4603      	mov	r3, r0
 8004d34:	4642      	mov	r2, r8
 8004d36:	189b      	adds	r3, r3, r2
 8004d38:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004d3a:	464b      	mov	r3, r9
 8004d3c:	460a      	mov	r2, r1
 8004d3e:	eb42 0303 	adc.w	r3, r2, r3
 8004d42:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004d44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d48:	685b      	ldr	r3, [r3, #4]
 8004d4a:	2200      	movs	r2, #0
 8004d4c:	663b      	str	r3, [r7, #96]	@ 0x60
 8004d4e:	667a      	str	r2, [r7, #100]	@ 0x64
 8004d50:	f04f 0200 	mov.w	r2, #0
 8004d54:	f04f 0300 	mov.w	r3, #0
 8004d58:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004d5c:	4649      	mov	r1, r9
 8004d5e:	008b      	lsls	r3, r1, #2
 8004d60:	4641      	mov	r1, r8
 8004d62:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d66:	4641      	mov	r1, r8
 8004d68:	008a      	lsls	r2, r1, #2
 8004d6a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004d6e:	f7fb ff1d 	bl	8000bac <__aeabi_uldivmod>
 8004d72:	4602      	mov	r2, r0
 8004d74:	460b      	mov	r3, r1
 8004d76:	4b0d      	ldr	r3, [pc, #52]	@ (8004dac <UART_SetConfig+0x4e4>)
 8004d78:	fba3 1302 	umull	r1, r3, r3, r2
 8004d7c:	095b      	lsrs	r3, r3, #5
 8004d7e:	2164      	movs	r1, #100	@ 0x64
 8004d80:	fb01 f303 	mul.w	r3, r1, r3
 8004d84:	1ad3      	subs	r3, r2, r3
 8004d86:	011b      	lsls	r3, r3, #4
 8004d88:	3332      	adds	r3, #50	@ 0x32
 8004d8a:	4a08      	ldr	r2, [pc, #32]	@ (8004dac <UART_SetConfig+0x4e4>)
 8004d8c:	fba2 2303 	umull	r2, r3, r2, r3
 8004d90:	095b      	lsrs	r3, r3, #5
 8004d92:	f003 020f 	and.w	r2, r3, #15
 8004d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	4422      	add	r2, r4
 8004d9e:	609a      	str	r2, [r3, #8]
}
 8004da0:	bf00      	nop
 8004da2:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004da6:	46bd      	mov	sp, r7
 8004da8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004dac:	51eb851f 	.word	0x51eb851f

08004db0 <__NVIC_SetPriority>:
{
 8004db0:	b480      	push	{r7}
 8004db2:	b083      	sub	sp, #12
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	4603      	mov	r3, r0
 8004db8:	6039      	str	r1, [r7, #0]
 8004dba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004dbc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dc0:	2b00      	cmp	r3, #0
 8004dc2:	db0a      	blt.n	8004dda <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dc4:	683b      	ldr	r3, [r7, #0]
 8004dc6:	b2da      	uxtb	r2, r3
 8004dc8:	490c      	ldr	r1, [pc, #48]	@ (8004dfc <__NVIC_SetPriority+0x4c>)
 8004dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004dce:	0112      	lsls	r2, r2, #4
 8004dd0:	b2d2      	uxtb	r2, r2
 8004dd2:	440b      	add	r3, r1
 8004dd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004dd8:	e00a      	b.n	8004df0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004dda:	683b      	ldr	r3, [r7, #0]
 8004ddc:	b2da      	uxtb	r2, r3
 8004dde:	4908      	ldr	r1, [pc, #32]	@ (8004e00 <__NVIC_SetPriority+0x50>)
 8004de0:	79fb      	ldrb	r3, [r7, #7]
 8004de2:	f003 030f 	and.w	r3, r3, #15
 8004de6:	3b04      	subs	r3, #4
 8004de8:	0112      	lsls	r2, r2, #4
 8004dea:	b2d2      	uxtb	r2, r2
 8004dec:	440b      	add	r3, r1
 8004dee:	761a      	strb	r2, [r3, #24]
}
 8004df0:	bf00      	nop
 8004df2:	370c      	adds	r7, #12
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr
 8004dfc:	e000e100 	.word	0xe000e100
 8004e00:	e000ed00 	.word	0xe000ed00

08004e04 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004e04:	b580      	push	{r7, lr}
 8004e06:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004e08:	4b05      	ldr	r3, [pc, #20]	@ (8004e20 <SysTick_Handler+0x1c>)
 8004e0a:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004e0c:	f001 fd18 	bl	8006840 <xTaskGetSchedulerState>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d001      	beq.n	8004e1a <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004e16:	f002 fb0f 	bl	8007438 <xPortSysTickHandler>
  }
}
 8004e1a:	bf00      	nop
 8004e1c:	bd80      	pop	{r7, pc}
 8004e1e:	bf00      	nop
 8004e20:	e000e010 	.word	0xe000e010

08004e24 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004e24:	b580      	push	{r7, lr}
 8004e26:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004e28:	2100      	movs	r1, #0
 8004e2a:	f06f 0004 	mvn.w	r0, #4
 8004e2e:	f7ff ffbf 	bl	8004db0 <__NVIC_SetPriority>
#endif
}
 8004e32:	bf00      	nop
 8004e34:	bd80      	pop	{r7, pc}
	...

08004e38 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004e38:	b480      	push	{r7}
 8004e3a:	b083      	sub	sp, #12
 8004e3c:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e3e:	f3ef 8305 	mrs	r3, IPSR
 8004e42:	603b      	str	r3, [r7, #0]
  return(result);
 8004e44:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d003      	beq.n	8004e52 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004e4a:	f06f 0305 	mvn.w	r3, #5
 8004e4e:	607b      	str	r3, [r7, #4]
 8004e50:	e00c      	b.n	8004e6c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004e52:	4b0a      	ldr	r3, [pc, #40]	@ (8004e7c <osKernelInitialize+0x44>)
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d105      	bne.n	8004e66 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004e5a:	4b08      	ldr	r3, [pc, #32]	@ (8004e7c <osKernelInitialize+0x44>)
 8004e5c:	2201      	movs	r2, #1
 8004e5e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004e60:	2300      	movs	r3, #0
 8004e62:	607b      	str	r3, [r7, #4]
 8004e64:	e002      	b.n	8004e6c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004e66:	f04f 33ff 	mov.w	r3, #4294967295
 8004e6a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004e6c:	687b      	ldr	r3, [r7, #4]
}
 8004e6e:	4618      	mov	r0, r3
 8004e70:	370c      	adds	r7, #12
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr
 8004e7a:	bf00      	nop
 8004e7c:	20000304 	.word	0x20000304

08004e80 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004e86:	f3ef 8305 	mrs	r3, IPSR
 8004e8a:	603b      	str	r3, [r7, #0]
  return(result);
 8004e8c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d003      	beq.n	8004e9a <osKernelStart+0x1a>
    stat = osErrorISR;
 8004e92:	f06f 0305 	mvn.w	r3, #5
 8004e96:	607b      	str	r3, [r7, #4]
 8004e98:	e010      	b.n	8004ebc <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8004e9a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ec8 <osKernelStart+0x48>)
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	d109      	bne.n	8004eb6 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8004ea2:	f7ff ffbf 	bl	8004e24 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8004ea6:	4b08      	ldr	r3, [pc, #32]	@ (8004ec8 <osKernelStart+0x48>)
 8004ea8:	2202      	movs	r2, #2
 8004eaa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8004eac:	f001 f87a 	bl	8005fa4 <vTaskStartScheduler>
      stat = osOK;
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	607b      	str	r3, [r7, #4]
 8004eb4:	e002      	b.n	8004ebc <osKernelStart+0x3c>
    } else {
      stat = osError;
 8004eb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004eba:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004ebc:	687b      	ldr	r3, [r7, #4]
}
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	3708      	adds	r7, #8
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	bd80      	pop	{r7, pc}
 8004ec6:	bf00      	nop
 8004ec8:	20000304 	.word	0x20000304

08004ecc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b08e      	sub	sp, #56	@ 0x38
 8004ed0:	af04      	add	r7, sp, #16
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	60b9      	str	r1, [r7, #8]
 8004ed6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8004ed8:	2300      	movs	r3, #0
 8004eda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004edc:	f3ef 8305 	mrs	r3, IPSR
 8004ee0:	617b      	str	r3, [r7, #20]
  return(result);
 8004ee2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d17e      	bne.n	8004fe6 <osThreadNew+0x11a>
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d07b      	beq.n	8004fe6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004eee:	2380      	movs	r3, #128	@ 0x80
 8004ef0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004ef2:	2318      	movs	r3, #24
 8004ef4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8004efa:	f04f 33ff 	mov.w	r3, #4294967295
 8004efe:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d045      	beq.n	8004f92 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d002      	beq.n	8004f14 <osThreadNew+0x48>
        name = attr->name;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	699b      	ldr	r3, [r3, #24]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d002      	beq.n	8004f22 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	699b      	ldr	r3, [r3, #24]
 8004f20:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004f22:	69fb      	ldr	r3, [r7, #28]
 8004f24:	2b00      	cmp	r3, #0
 8004f26:	d008      	beq.n	8004f3a <osThreadNew+0x6e>
 8004f28:	69fb      	ldr	r3, [r7, #28]
 8004f2a:	2b38      	cmp	r3, #56	@ 0x38
 8004f2c:	d805      	bhi.n	8004f3a <osThreadNew+0x6e>
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	685b      	ldr	r3, [r3, #4]
 8004f32:	f003 0301 	and.w	r3, r3, #1
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d001      	beq.n	8004f3e <osThreadNew+0x72>
        return (NULL);
 8004f3a:	2300      	movs	r3, #0
 8004f3c:	e054      	b.n	8004fe8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	695b      	ldr	r3, [r3, #20]
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d003      	beq.n	8004f4e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	695b      	ldr	r3, [r3, #20]
 8004f4a:	089b      	lsrs	r3, r3, #2
 8004f4c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	689b      	ldr	r3, [r3, #8]
 8004f52:	2b00      	cmp	r3, #0
 8004f54:	d00e      	beq.n	8004f74 <osThreadNew+0xa8>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	2b5b      	cmp	r3, #91	@ 0x5b
 8004f5c:	d90a      	bls.n	8004f74 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d006      	beq.n	8004f74 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	695b      	ldr	r3, [r3, #20]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d002      	beq.n	8004f74 <osThreadNew+0xa8>
        mem = 1;
 8004f6e:	2301      	movs	r3, #1
 8004f70:	61bb      	str	r3, [r7, #24]
 8004f72:	e010      	b.n	8004f96 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	689b      	ldr	r3, [r3, #8]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d10c      	bne.n	8004f96 <osThreadNew+0xca>
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d108      	bne.n	8004f96 <osThreadNew+0xca>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	691b      	ldr	r3, [r3, #16]
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d104      	bne.n	8004f96 <osThreadNew+0xca>
          mem = 0;
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	61bb      	str	r3, [r7, #24]
 8004f90:	e001      	b.n	8004f96 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8004f92:	2300      	movs	r3, #0
 8004f94:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	2b01      	cmp	r3, #1
 8004f9a:	d110      	bne.n	8004fbe <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8004fa0:	687a      	ldr	r2, [r7, #4]
 8004fa2:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8004fa4:	9202      	str	r2, [sp, #8]
 8004fa6:	9301      	str	r3, [sp, #4]
 8004fa8:	69fb      	ldr	r3, [r7, #28]
 8004faa:	9300      	str	r3, [sp, #0]
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	6a3a      	ldr	r2, [r7, #32]
 8004fb0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fb2:	68f8      	ldr	r0, [r7, #12]
 8004fb4:	f000 fe1a 	bl	8005bec <xTaskCreateStatic>
 8004fb8:	4603      	mov	r3, r0
 8004fba:	613b      	str	r3, [r7, #16]
 8004fbc:	e013      	b.n	8004fe6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004fbe:	69bb      	ldr	r3, [r7, #24]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	d110      	bne.n	8004fe6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004fc4:	6a3b      	ldr	r3, [r7, #32]
 8004fc6:	b29a      	uxth	r2, r3
 8004fc8:	f107 0310 	add.w	r3, r7, #16
 8004fcc:	9301      	str	r3, [sp, #4]
 8004fce:	69fb      	ldr	r3, [r7, #28]
 8004fd0:	9300      	str	r3, [sp, #0]
 8004fd2:	68bb      	ldr	r3, [r7, #8]
 8004fd4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004fd6:	68f8      	ldr	r0, [r7, #12]
 8004fd8:	f000 fe68 	bl	8005cac <xTaskCreate>
 8004fdc:	4603      	mov	r3, r0
 8004fde:	2b01      	cmp	r3, #1
 8004fe0:	d001      	beq.n	8004fe6 <osThreadNew+0x11a>
            hTask = NULL;
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8004fe6:	693b      	ldr	r3, [r7, #16]
}
 8004fe8:	4618      	mov	r0, r3
 8004fea:	3728      	adds	r7, #40	@ 0x28
 8004fec:	46bd      	mov	sp, r7
 8004fee:	bd80      	pop	{r7, pc}

08004ff0 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004ff0:	b580      	push	{r7, lr}
 8004ff2:	b084      	sub	sp, #16
 8004ff4:	af00      	add	r7, sp, #0
 8004ff6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004ff8:	f3ef 8305 	mrs	r3, IPSR
 8004ffc:	60bb      	str	r3, [r7, #8]
  return(result);
 8004ffe:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005000:	2b00      	cmp	r3, #0
 8005002:	d003      	beq.n	800500c <osDelay+0x1c>
    stat = osErrorISR;
 8005004:	f06f 0305 	mvn.w	r3, #5
 8005008:	60fb      	str	r3, [r7, #12]
 800500a:	e007      	b.n	800501c <osDelay+0x2c>
  }
  else {
    stat = osOK;
 800500c:	2300      	movs	r3, #0
 800500e:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	2b00      	cmp	r3, #0
 8005014:	d002      	beq.n	800501c <osDelay+0x2c>
      vTaskDelay(ticks);
 8005016:	6878      	ldr	r0, [r7, #4]
 8005018:	f000 ff8e 	bl	8005f38 <vTaskDelay>
    }
  }

  return (stat);
 800501c:	68fb      	ldr	r3, [r7, #12]
}
 800501e:	4618      	mov	r0, r3
 8005020:	3710      	adds	r7, #16
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
	...

08005028 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8005028:	b480      	push	{r7}
 800502a:	b085      	sub	sp, #20
 800502c:	af00      	add	r7, sp, #0
 800502e:	60f8      	str	r0, [r7, #12]
 8005030:	60b9      	str	r1, [r7, #8]
 8005032:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	4a07      	ldr	r2, [pc, #28]	@ (8005054 <vApplicationGetIdleTaskMemory+0x2c>)
 8005038:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800503a:	68bb      	ldr	r3, [r7, #8]
 800503c:	4a06      	ldr	r2, [pc, #24]	@ (8005058 <vApplicationGetIdleTaskMemory+0x30>)
 800503e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2280      	movs	r2, #128	@ 0x80
 8005044:	601a      	str	r2, [r3, #0]
}
 8005046:	bf00      	nop
 8005048:	3714      	adds	r7, #20
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr
 8005052:	bf00      	nop
 8005054:	20000308 	.word	0x20000308
 8005058:	20000364 	.word	0x20000364

0800505c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800505c:	b480      	push	{r7}
 800505e:	b085      	sub	sp, #20
 8005060:	af00      	add	r7, sp, #0
 8005062:	60f8      	str	r0, [r7, #12]
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	4a07      	ldr	r2, [pc, #28]	@ (8005088 <vApplicationGetTimerTaskMemory+0x2c>)
 800506c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800506e:	68bb      	ldr	r3, [r7, #8]
 8005070:	4a06      	ldr	r2, [pc, #24]	@ (800508c <vApplicationGetTimerTaskMemory+0x30>)
 8005072:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800507a:	601a      	str	r2, [r3, #0]
}
 800507c:	bf00      	nop
 800507e:	3714      	adds	r7, #20
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr
 8005088:	20000564 	.word	0x20000564
 800508c:	200005c0 	.word	0x200005c0

08005090 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005090:	b480      	push	{r7}
 8005092:	b083      	sub	sp, #12
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	f103 0208 	add.w	r2, r3, #8
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	f04f 32ff 	mov.w	r2, #4294967295
 80050a8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f103 0208 	add.w	r2, r3, #8
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	f103 0208 	add.w	r2, r3, #8
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	2200      	movs	r2, #0
 80050c2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80050de:	bf00      	nop
 80050e0:	370c      	adds	r7, #12
 80050e2:	46bd      	mov	sp, r7
 80050e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e8:	4770      	bx	lr

080050ea <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80050ea:	b480      	push	{r7}
 80050ec:	b085      	sub	sp, #20
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
 80050f2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	685b      	ldr	r3, [r3, #4]
 80050f8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	68fa      	ldr	r2, [r7, #12]
 80050fe:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	689a      	ldr	r2, [r3, #8]
 8005104:	683b      	ldr	r3, [r7, #0]
 8005106:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	683a      	ldr	r2, [r7, #0]
 800510e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	683a      	ldr	r2, [r7, #0]
 8005114:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	687a      	ldr	r2, [r7, #4]
 800511a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	1c5a      	adds	r2, r3, #1
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	601a      	str	r2, [r3, #0]
}
 8005126:	bf00      	nop
 8005128:	3714      	adds	r7, #20
 800512a:	46bd      	mov	sp, r7
 800512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005130:	4770      	bx	lr

08005132 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005132:	b480      	push	{r7}
 8005134:	b085      	sub	sp, #20
 8005136:	af00      	add	r7, sp, #0
 8005138:	6078      	str	r0, [r7, #4]
 800513a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800513c:	683b      	ldr	r3, [r7, #0]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005142:	68bb      	ldr	r3, [r7, #8]
 8005144:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005148:	d103      	bne.n	8005152 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	691b      	ldr	r3, [r3, #16]
 800514e:	60fb      	str	r3, [r7, #12]
 8005150:	e00c      	b.n	800516c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	3308      	adds	r3, #8
 8005156:	60fb      	str	r3, [r7, #12]
 8005158:	e002      	b.n	8005160 <vListInsert+0x2e>
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	685b      	ldr	r3, [r3, #4]
 800515e:	60fb      	str	r3, [r7, #12]
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	68ba      	ldr	r2, [r7, #8]
 8005168:	429a      	cmp	r2, r3
 800516a:	d2f6      	bcs.n	800515a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	683a      	ldr	r2, [r7, #0]
 800517a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	68fa      	ldr	r2, [r7, #12]
 8005180:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	683a      	ldr	r2, [r7, #0]
 8005186:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	687a      	ldr	r2, [r7, #4]
 800518c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	1c5a      	adds	r2, r3, #1
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	601a      	str	r2, [r3, #0]
}
 8005198:	bf00      	nop
 800519a:	3714      	adds	r7, #20
 800519c:	46bd      	mov	sp, r7
 800519e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051a2:	4770      	bx	lr

080051a4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80051a4:	b480      	push	{r7}
 80051a6:	b085      	sub	sp, #20
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	691b      	ldr	r3, [r3, #16]
 80051b0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	685b      	ldr	r3, [r3, #4]
 80051b6:	687a      	ldr	r2, [r7, #4]
 80051b8:	6892      	ldr	r2, [r2, #8]
 80051ba:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	689b      	ldr	r3, [r3, #8]
 80051c0:	687a      	ldr	r2, [r7, #4]
 80051c2:	6852      	ldr	r2, [r2, #4]
 80051c4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	685b      	ldr	r3, [r3, #4]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	429a      	cmp	r2, r3
 80051ce:	d103      	bne.n	80051d8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	689a      	ldr	r2, [r3, #8]
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	1e5a      	subs	r2, r3, #1
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	681b      	ldr	r3, [r3, #0]
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	3714      	adds	r7, #20
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b084      	sub	sp, #16
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	6078      	str	r0, [r7, #4]
 8005200:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2b00      	cmp	r3, #0
 800520a:	d10b      	bne.n	8005224 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800520c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005210:	f383 8811 	msr	BASEPRI, r3
 8005214:	f3bf 8f6f 	isb	sy
 8005218:	f3bf 8f4f 	dsb	sy
 800521c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800521e:	bf00      	nop
 8005220:	bf00      	nop
 8005222:	e7fd      	b.n	8005220 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8005224:	f002 f878 	bl	8007318 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681a      	ldr	r2, [r3, #0]
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005230:	68f9      	ldr	r1, [r7, #12]
 8005232:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005234:	fb01 f303 	mul.w	r3, r1, r3
 8005238:	441a      	add	r2, r3
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2200      	movs	r2, #0
 8005242:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681a      	ldr	r2, [r3, #0]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681a      	ldr	r2, [r3, #0]
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005254:	3b01      	subs	r3, #1
 8005256:	68f9      	ldr	r1, [r7, #12]
 8005258:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800525a:	fb01 f303 	mul.w	r3, r1, r3
 800525e:	441a      	add	r2, r3
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	22ff      	movs	r2, #255	@ 0xff
 8005268:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	22ff      	movs	r2, #255	@ 0xff
 8005270:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	2b00      	cmp	r3, #0
 8005278:	d114      	bne.n	80052a4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	2b00      	cmp	r3, #0
 8005280:	d01a      	beq.n	80052b8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	3310      	adds	r3, #16
 8005286:	4618      	mov	r0, r3
 8005288:	f001 f91a 	bl	80064c0 <xTaskRemoveFromEventList>
 800528c:	4603      	mov	r3, r0
 800528e:	2b00      	cmp	r3, #0
 8005290:	d012      	beq.n	80052b8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005292:	4b0d      	ldr	r3, [pc, #52]	@ (80052c8 <xQueueGenericReset+0xd0>)
 8005294:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005298:	601a      	str	r2, [r3, #0]
 800529a:	f3bf 8f4f 	dsb	sy
 800529e:	f3bf 8f6f 	isb	sy
 80052a2:	e009      	b.n	80052b8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	3310      	adds	r3, #16
 80052a8:	4618      	mov	r0, r3
 80052aa:	f7ff fef1 	bl	8005090 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	3324      	adds	r3, #36	@ 0x24
 80052b2:	4618      	mov	r0, r3
 80052b4:	f7ff feec 	bl	8005090 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80052b8:	f002 f860 	bl	800737c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80052bc:	2301      	movs	r3, #1
}
 80052be:	4618      	mov	r0, r3
 80052c0:	3710      	adds	r7, #16
 80052c2:	46bd      	mov	sp, r7
 80052c4:	bd80      	pop	{r7, pc}
 80052c6:	bf00      	nop
 80052c8:	e000ed04 	.word	0xe000ed04

080052cc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b08e      	sub	sp, #56	@ 0x38
 80052d0:	af02      	add	r7, sp, #8
 80052d2:	60f8      	str	r0, [r7, #12]
 80052d4:	60b9      	str	r1, [r7, #8]
 80052d6:	607a      	str	r2, [r7, #4]
 80052d8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d10b      	bne.n	80052f8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80052e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052e4:	f383 8811 	msr	BASEPRI, r3
 80052e8:	f3bf 8f6f 	isb	sy
 80052ec:	f3bf 8f4f 	dsb	sy
 80052f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80052f2:	bf00      	nop
 80052f4:	bf00      	nop
 80052f6:	e7fd      	b.n	80052f4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d10b      	bne.n	8005316 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80052fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005302:	f383 8811 	msr	BASEPRI, r3
 8005306:	f3bf 8f6f 	isb	sy
 800530a:	f3bf 8f4f 	dsb	sy
 800530e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005310:	bf00      	nop
 8005312:	bf00      	nop
 8005314:	e7fd      	b.n	8005312 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d002      	beq.n	8005322 <xQueueGenericCreateStatic+0x56>
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d001      	beq.n	8005326 <xQueueGenericCreateStatic+0x5a>
 8005322:	2301      	movs	r3, #1
 8005324:	e000      	b.n	8005328 <xQueueGenericCreateStatic+0x5c>
 8005326:	2300      	movs	r3, #0
 8005328:	2b00      	cmp	r3, #0
 800532a:	d10b      	bne.n	8005344 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800532c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005330:	f383 8811 	msr	BASEPRI, r3
 8005334:	f3bf 8f6f 	isb	sy
 8005338:	f3bf 8f4f 	dsb	sy
 800533c:	623b      	str	r3, [r7, #32]
}
 800533e:	bf00      	nop
 8005340:	bf00      	nop
 8005342:	e7fd      	b.n	8005340 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d102      	bne.n	8005350 <xQueueGenericCreateStatic+0x84>
 800534a:	68bb      	ldr	r3, [r7, #8]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d101      	bne.n	8005354 <xQueueGenericCreateStatic+0x88>
 8005350:	2301      	movs	r3, #1
 8005352:	e000      	b.n	8005356 <xQueueGenericCreateStatic+0x8a>
 8005354:	2300      	movs	r3, #0
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10b      	bne.n	8005372 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800535a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535e:	f383 8811 	msr	BASEPRI, r3
 8005362:	f3bf 8f6f 	isb	sy
 8005366:	f3bf 8f4f 	dsb	sy
 800536a:	61fb      	str	r3, [r7, #28]
}
 800536c:	bf00      	nop
 800536e:	bf00      	nop
 8005370:	e7fd      	b.n	800536e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005372:	2350      	movs	r3, #80	@ 0x50
 8005374:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005376:	697b      	ldr	r3, [r7, #20]
 8005378:	2b50      	cmp	r3, #80	@ 0x50
 800537a:	d00b      	beq.n	8005394 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800537c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005380:	f383 8811 	msr	BASEPRI, r3
 8005384:	f3bf 8f6f 	isb	sy
 8005388:	f3bf 8f4f 	dsb	sy
 800538c:	61bb      	str	r3, [r7, #24]
}
 800538e:	bf00      	nop
 8005390:	bf00      	nop
 8005392:	e7fd      	b.n	8005390 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005394:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005396:	683b      	ldr	r3, [r7, #0]
 8005398:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800539a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800539c:	2b00      	cmp	r3, #0
 800539e:	d00d      	beq.n	80053bc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80053a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053a2:	2201      	movs	r2, #1
 80053a4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80053a8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80053ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80053ae:	9300      	str	r3, [sp, #0]
 80053b0:	4613      	mov	r3, r2
 80053b2:	687a      	ldr	r2, [r7, #4]
 80053b4:	68b9      	ldr	r1, [r7, #8]
 80053b6:	68f8      	ldr	r0, [r7, #12]
 80053b8:	f000 f805 	bl	80053c6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80053bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80053be:	4618      	mov	r0, r3
 80053c0:	3730      	adds	r7, #48	@ 0x30
 80053c2:	46bd      	mov	sp, r7
 80053c4:	bd80      	pop	{r7, pc}

080053c6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80053c6:	b580      	push	{r7, lr}
 80053c8:	b084      	sub	sp, #16
 80053ca:	af00      	add	r7, sp, #0
 80053cc:	60f8      	str	r0, [r7, #12]
 80053ce:	60b9      	str	r1, [r7, #8]
 80053d0:	607a      	str	r2, [r7, #4]
 80053d2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d103      	bne.n	80053e2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80053da:	69bb      	ldr	r3, [r7, #24]
 80053dc:	69ba      	ldr	r2, [r7, #24]
 80053de:	601a      	str	r2, [r3, #0]
 80053e0:	e002      	b.n	80053e8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80053e2:	69bb      	ldr	r3, [r7, #24]
 80053e4:	687a      	ldr	r2, [r7, #4]
 80053e6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80053e8:	69bb      	ldr	r3, [r7, #24]
 80053ea:	68fa      	ldr	r2, [r7, #12]
 80053ec:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80053f4:	2101      	movs	r1, #1
 80053f6:	69b8      	ldr	r0, [r7, #24]
 80053f8:	f7ff fefe 	bl	80051f8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	78fa      	ldrb	r2, [r7, #3]
 8005400:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8005404:	bf00      	nop
 8005406:	3710      	adds	r7, #16
 8005408:	46bd      	mov	sp, r7
 800540a:	bd80      	pop	{r7, pc}

0800540c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800540c:	b580      	push	{r7, lr}
 800540e:	b08e      	sub	sp, #56	@ 0x38
 8005410:	af00      	add	r7, sp, #0
 8005412:	60f8      	str	r0, [r7, #12]
 8005414:	60b9      	str	r1, [r7, #8]
 8005416:	607a      	str	r2, [r7, #4]
 8005418:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800541a:	2300      	movs	r3, #0
 800541c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005424:	2b00      	cmp	r3, #0
 8005426:	d10b      	bne.n	8005440 <xQueueGenericSend+0x34>
	__asm volatile
 8005428:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800542c:	f383 8811 	msr	BASEPRI, r3
 8005430:	f3bf 8f6f 	isb	sy
 8005434:	f3bf 8f4f 	dsb	sy
 8005438:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800543a:	bf00      	nop
 800543c:	bf00      	nop
 800543e:	e7fd      	b.n	800543c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	2b00      	cmp	r3, #0
 8005444:	d103      	bne.n	800544e <xQueueGenericSend+0x42>
 8005446:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800544a:	2b00      	cmp	r3, #0
 800544c:	d101      	bne.n	8005452 <xQueueGenericSend+0x46>
 800544e:	2301      	movs	r3, #1
 8005450:	e000      	b.n	8005454 <xQueueGenericSend+0x48>
 8005452:	2300      	movs	r3, #0
 8005454:	2b00      	cmp	r3, #0
 8005456:	d10b      	bne.n	8005470 <xQueueGenericSend+0x64>
	__asm volatile
 8005458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800545c:	f383 8811 	msr	BASEPRI, r3
 8005460:	f3bf 8f6f 	isb	sy
 8005464:	f3bf 8f4f 	dsb	sy
 8005468:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800546a:	bf00      	nop
 800546c:	bf00      	nop
 800546e:	e7fd      	b.n	800546c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	2b02      	cmp	r3, #2
 8005474:	d103      	bne.n	800547e <xQueueGenericSend+0x72>
 8005476:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005478:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800547a:	2b01      	cmp	r3, #1
 800547c:	d101      	bne.n	8005482 <xQueueGenericSend+0x76>
 800547e:	2301      	movs	r3, #1
 8005480:	e000      	b.n	8005484 <xQueueGenericSend+0x78>
 8005482:	2300      	movs	r3, #0
 8005484:	2b00      	cmp	r3, #0
 8005486:	d10b      	bne.n	80054a0 <xQueueGenericSend+0x94>
	__asm volatile
 8005488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800548c:	f383 8811 	msr	BASEPRI, r3
 8005490:	f3bf 8f6f 	isb	sy
 8005494:	f3bf 8f4f 	dsb	sy
 8005498:	623b      	str	r3, [r7, #32]
}
 800549a:	bf00      	nop
 800549c:	bf00      	nop
 800549e:	e7fd      	b.n	800549c <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80054a0:	f001 f9ce 	bl	8006840 <xTaskGetSchedulerState>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d102      	bne.n	80054b0 <xQueueGenericSend+0xa4>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d101      	bne.n	80054b4 <xQueueGenericSend+0xa8>
 80054b0:	2301      	movs	r3, #1
 80054b2:	e000      	b.n	80054b6 <xQueueGenericSend+0xaa>
 80054b4:	2300      	movs	r3, #0
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10b      	bne.n	80054d2 <xQueueGenericSend+0xc6>
	__asm volatile
 80054ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054be:	f383 8811 	msr	BASEPRI, r3
 80054c2:	f3bf 8f6f 	isb	sy
 80054c6:	f3bf 8f4f 	dsb	sy
 80054ca:	61fb      	str	r3, [r7, #28]
}
 80054cc:	bf00      	nop
 80054ce:	bf00      	nop
 80054d0:	e7fd      	b.n	80054ce <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80054d2:	f001 ff21 	bl	8007318 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80054d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80054da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054de:	429a      	cmp	r2, r3
 80054e0:	d302      	bcc.n	80054e8 <xQueueGenericSend+0xdc>
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d129      	bne.n	800553c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80054e8:	683a      	ldr	r2, [r7, #0]
 80054ea:	68b9      	ldr	r1, [r7, #8]
 80054ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80054ee:	f000 fa0f 	bl	8005910 <prvCopyDataToQueue>
 80054f2:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80054f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054f8:	2b00      	cmp	r3, #0
 80054fa:	d010      	beq.n	800551e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80054fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fe:	3324      	adds	r3, #36	@ 0x24
 8005500:	4618      	mov	r0, r3
 8005502:	f000 ffdd 	bl	80064c0 <xTaskRemoveFromEventList>
 8005506:	4603      	mov	r3, r0
 8005508:	2b00      	cmp	r3, #0
 800550a:	d013      	beq.n	8005534 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800550c:	4b3f      	ldr	r3, [pc, #252]	@ (800560c <xQueueGenericSend+0x200>)
 800550e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005512:	601a      	str	r2, [r3, #0]
 8005514:	f3bf 8f4f 	dsb	sy
 8005518:	f3bf 8f6f 	isb	sy
 800551c:	e00a      	b.n	8005534 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800551e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005520:	2b00      	cmp	r3, #0
 8005522:	d007      	beq.n	8005534 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005524:	4b39      	ldr	r3, [pc, #228]	@ (800560c <xQueueGenericSend+0x200>)
 8005526:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800552a:	601a      	str	r2, [r3, #0]
 800552c:	f3bf 8f4f 	dsb	sy
 8005530:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005534:	f001 ff22 	bl	800737c <vPortExitCritical>
				return pdPASS;
 8005538:	2301      	movs	r3, #1
 800553a:	e063      	b.n	8005604 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d103      	bne.n	800554a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005542:	f001 ff1b 	bl	800737c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005546:	2300      	movs	r3, #0
 8005548:	e05c      	b.n	8005604 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800554a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800554c:	2b00      	cmp	r3, #0
 800554e:	d106      	bne.n	800555e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005550:	f107 0314 	add.w	r3, r7, #20
 8005554:	4618      	mov	r0, r3
 8005556:	f001 f817 	bl	8006588 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800555a:	2301      	movs	r3, #1
 800555c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800555e:	f001 ff0d 	bl	800737c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005562:	f000 fd87 	bl	8006074 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005566:	f001 fed7 	bl	8007318 <vPortEnterCritical>
 800556a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800556c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005570:	b25b      	sxtb	r3, r3
 8005572:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005576:	d103      	bne.n	8005580 <xQueueGenericSend+0x174>
 8005578:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800557a:	2200      	movs	r2, #0
 800557c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005580:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005582:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005586:	b25b      	sxtb	r3, r3
 8005588:	f1b3 3fff 	cmp.w	r3, #4294967295
 800558c:	d103      	bne.n	8005596 <xQueueGenericSend+0x18a>
 800558e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005590:	2200      	movs	r2, #0
 8005592:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005596:	f001 fef1 	bl	800737c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800559a:	1d3a      	adds	r2, r7, #4
 800559c:	f107 0314 	add.w	r3, r7, #20
 80055a0:	4611      	mov	r1, r2
 80055a2:	4618      	mov	r0, r3
 80055a4:	f001 f806 	bl	80065b4 <xTaskCheckForTimeOut>
 80055a8:	4603      	mov	r3, r0
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d124      	bne.n	80055f8 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80055ae:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055b0:	f000 faa6 	bl	8005b00 <prvIsQueueFull>
 80055b4:	4603      	mov	r3, r0
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d018      	beq.n	80055ec <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80055ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055bc:	3310      	adds	r3, #16
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	4611      	mov	r1, r2
 80055c2:	4618      	mov	r0, r3
 80055c4:	f000 ff2a 	bl	800641c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80055c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055ca:	f000 fa31 	bl	8005a30 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80055ce:	f000 fd5f 	bl	8006090 <xTaskResumeAll>
 80055d2:	4603      	mov	r3, r0
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	f47f af7c 	bne.w	80054d2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80055da:	4b0c      	ldr	r3, [pc, #48]	@ (800560c <xQueueGenericSend+0x200>)
 80055dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80055e0:	601a      	str	r2, [r3, #0]
 80055e2:	f3bf 8f4f 	dsb	sy
 80055e6:	f3bf 8f6f 	isb	sy
 80055ea:	e772      	b.n	80054d2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80055ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055ee:	f000 fa1f 	bl	8005a30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80055f2:	f000 fd4d 	bl	8006090 <xTaskResumeAll>
 80055f6:	e76c      	b.n	80054d2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80055f8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80055fa:	f000 fa19 	bl	8005a30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80055fe:	f000 fd47 	bl	8006090 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005602:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005604:	4618      	mov	r0, r3
 8005606:	3738      	adds	r7, #56	@ 0x38
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	e000ed04 	.word	0xe000ed04

08005610 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b090      	sub	sp, #64	@ 0x40
 8005614:	af00      	add	r7, sp, #0
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]
 800561c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005622:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005624:	2b00      	cmp	r3, #0
 8005626:	d10b      	bne.n	8005640 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005628:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800562c:	f383 8811 	msr	BASEPRI, r3
 8005630:	f3bf 8f6f 	isb	sy
 8005634:	f3bf 8f4f 	dsb	sy
 8005638:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800563a:	bf00      	nop
 800563c:	bf00      	nop
 800563e:	e7fd      	b.n	800563c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	2b00      	cmp	r3, #0
 8005644:	d103      	bne.n	800564e <xQueueGenericSendFromISR+0x3e>
 8005646:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800564a:	2b00      	cmp	r3, #0
 800564c:	d101      	bne.n	8005652 <xQueueGenericSendFromISR+0x42>
 800564e:	2301      	movs	r3, #1
 8005650:	e000      	b.n	8005654 <xQueueGenericSendFromISR+0x44>
 8005652:	2300      	movs	r3, #0
 8005654:	2b00      	cmp	r3, #0
 8005656:	d10b      	bne.n	8005670 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565c:	f383 8811 	msr	BASEPRI, r3
 8005660:	f3bf 8f6f 	isb	sy
 8005664:	f3bf 8f4f 	dsb	sy
 8005668:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800566a:	bf00      	nop
 800566c:	bf00      	nop
 800566e:	e7fd      	b.n	800566c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	2b02      	cmp	r3, #2
 8005674:	d103      	bne.n	800567e <xQueueGenericSendFromISR+0x6e>
 8005676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800567a:	2b01      	cmp	r3, #1
 800567c:	d101      	bne.n	8005682 <xQueueGenericSendFromISR+0x72>
 800567e:	2301      	movs	r3, #1
 8005680:	e000      	b.n	8005684 <xQueueGenericSendFromISR+0x74>
 8005682:	2300      	movs	r3, #0
 8005684:	2b00      	cmp	r3, #0
 8005686:	d10b      	bne.n	80056a0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005688:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800568c:	f383 8811 	msr	BASEPRI, r3
 8005690:	f3bf 8f6f 	isb	sy
 8005694:	f3bf 8f4f 	dsb	sy
 8005698:	623b      	str	r3, [r7, #32]
}
 800569a:	bf00      	nop
 800569c:	bf00      	nop
 800569e:	e7fd      	b.n	800569c <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80056a0:	f001 ff1a 	bl	80074d8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80056a4:	f3ef 8211 	mrs	r2, BASEPRI
 80056a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ac:	f383 8811 	msr	BASEPRI, r3
 80056b0:	f3bf 8f6f 	isb	sy
 80056b4:	f3bf 8f4f 	dsb	sy
 80056b8:	61fa      	str	r2, [r7, #28]
 80056ba:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80056bc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80056be:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80056c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80056c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d302      	bcc.n	80056d2 <xQueueGenericSendFromISR+0xc2>
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	2b02      	cmp	r3, #2
 80056d0:	d12f      	bne.n	8005732 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80056d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056d4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80056d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80056dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056de:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80056e2:	683a      	ldr	r2, [r7, #0]
 80056e4:	68b9      	ldr	r1, [r7, #8]
 80056e6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80056e8:	f000 f912 	bl	8005910 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80056ec:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80056f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056f4:	d112      	bne.n	800571c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80056f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80056f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d016      	beq.n	800572c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80056fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005700:	3324      	adds	r3, #36	@ 0x24
 8005702:	4618      	mov	r0, r3
 8005704:	f000 fedc 	bl	80064c0 <xTaskRemoveFromEventList>
 8005708:	4603      	mov	r3, r0
 800570a:	2b00      	cmp	r3, #0
 800570c:	d00e      	beq.n	800572c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2b00      	cmp	r3, #0
 8005712:	d00b      	beq.n	800572c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2201      	movs	r2, #1
 8005718:	601a      	str	r2, [r3, #0]
 800571a:	e007      	b.n	800572c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800571c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005720:	3301      	adds	r3, #1
 8005722:	b2db      	uxtb	r3, r3
 8005724:	b25a      	sxtb	r2, r3
 8005726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005728:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 800572c:	2301      	movs	r3, #1
 800572e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005730:	e001      	b.n	8005736 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005732:	2300      	movs	r3, #0
 8005734:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005736:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005738:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005740:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005742:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005744:	4618      	mov	r0, r3
 8005746:	3740      	adds	r7, #64	@ 0x40
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}

0800574c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 800574c:	b580      	push	{r7, lr}
 800574e:	b08c      	sub	sp, #48	@ 0x30
 8005750:	af00      	add	r7, sp, #0
 8005752:	60f8      	str	r0, [r7, #12]
 8005754:	60b9      	str	r1, [r7, #8]
 8005756:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005758:	2300      	movs	r3, #0
 800575a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005762:	2b00      	cmp	r3, #0
 8005764:	d10b      	bne.n	800577e <xQueueReceive+0x32>
	__asm volatile
 8005766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800576a:	f383 8811 	msr	BASEPRI, r3
 800576e:	f3bf 8f6f 	isb	sy
 8005772:	f3bf 8f4f 	dsb	sy
 8005776:	623b      	str	r3, [r7, #32]
}
 8005778:	bf00      	nop
 800577a:	bf00      	nop
 800577c:	e7fd      	b.n	800577a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800577e:	68bb      	ldr	r3, [r7, #8]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d103      	bne.n	800578c <xQueueReceive+0x40>
 8005784:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005788:	2b00      	cmp	r3, #0
 800578a:	d101      	bne.n	8005790 <xQueueReceive+0x44>
 800578c:	2301      	movs	r3, #1
 800578e:	e000      	b.n	8005792 <xQueueReceive+0x46>
 8005790:	2300      	movs	r3, #0
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10b      	bne.n	80057ae <xQueueReceive+0x62>
	__asm volatile
 8005796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800579a:	f383 8811 	msr	BASEPRI, r3
 800579e:	f3bf 8f6f 	isb	sy
 80057a2:	f3bf 8f4f 	dsb	sy
 80057a6:	61fb      	str	r3, [r7, #28]
}
 80057a8:	bf00      	nop
 80057aa:	bf00      	nop
 80057ac:	e7fd      	b.n	80057aa <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80057ae:	f001 f847 	bl	8006840 <xTaskGetSchedulerState>
 80057b2:	4603      	mov	r3, r0
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d102      	bne.n	80057be <xQueueReceive+0x72>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d101      	bne.n	80057c2 <xQueueReceive+0x76>
 80057be:	2301      	movs	r3, #1
 80057c0:	e000      	b.n	80057c4 <xQueueReceive+0x78>
 80057c2:	2300      	movs	r3, #0
 80057c4:	2b00      	cmp	r3, #0
 80057c6:	d10b      	bne.n	80057e0 <xQueueReceive+0x94>
	__asm volatile
 80057c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057cc:	f383 8811 	msr	BASEPRI, r3
 80057d0:	f3bf 8f6f 	isb	sy
 80057d4:	f3bf 8f4f 	dsb	sy
 80057d8:	61bb      	str	r3, [r7, #24]
}
 80057da:	bf00      	nop
 80057dc:	bf00      	nop
 80057de:	e7fd      	b.n	80057dc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80057e0:	f001 fd9a 	bl	8007318 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80057e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80057e8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80057ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d01f      	beq.n	8005830 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 80057f0:	68b9      	ldr	r1, [r7, #8]
 80057f2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80057f4:	f000 f8f6 	bl	80059e4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80057f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fa:	1e5a      	subs	r2, r3, #1
 80057fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057fe:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005800:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	d00f      	beq.n	8005828 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800580a:	3310      	adds	r3, #16
 800580c:	4618      	mov	r0, r3
 800580e:	f000 fe57 	bl	80064c0 <xTaskRemoveFromEventList>
 8005812:	4603      	mov	r3, r0
 8005814:	2b00      	cmp	r3, #0
 8005816:	d007      	beq.n	8005828 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005818:	4b3c      	ldr	r3, [pc, #240]	@ (800590c <xQueueReceive+0x1c0>)
 800581a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800581e:	601a      	str	r2, [r3, #0]
 8005820:	f3bf 8f4f 	dsb	sy
 8005824:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005828:	f001 fda8 	bl	800737c <vPortExitCritical>
				return pdPASS;
 800582c:	2301      	movs	r3, #1
 800582e:	e069      	b.n	8005904 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d103      	bne.n	800583e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005836:	f001 fda1 	bl	800737c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800583a:	2300      	movs	r3, #0
 800583c:	e062      	b.n	8005904 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800583e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005840:	2b00      	cmp	r3, #0
 8005842:	d106      	bne.n	8005852 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005844:	f107 0310 	add.w	r3, r7, #16
 8005848:	4618      	mov	r0, r3
 800584a:	f000 fe9d 	bl	8006588 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800584e:	2301      	movs	r3, #1
 8005850:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005852:	f001 fd93 	bl	800737c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005856:	f000 fc0d 	bl	8006074 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800585a:	f001 fd5d 	bl	8007318 <vPortEnterCritical>
 800585e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005860:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005864:	b25b      	sxtb	r3, r3
 8005866:	f1b3 3fff 	cmp.w	r3, #4294967295
 800586a:	d103      	bne.n	8005874 <xQueueReceive+0x128>
 800586c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800586e:	2200      	movs	r2, #0
 8005870:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005874:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005876:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800587a:	b25b      	sxtb	r3, r3
 800587c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005880:	d103      	bne.n	800588a <xQueueReceive+0x13e>
 8005882:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005884:	2200      	movs	r2, #0
 8005886:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800588a:	f001 fd77 	bl	800737c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800588e:	1d3a      	adds	r2, r7, #4
 8005890:	f107 0310 	add.w	r3, r7, #16
 8005894:	4611      	mov	r1, r2
 8005896:	4618      	mov	r0, r3
 8005898:	f000 fe8c 	bl	80065b4 <xTaskCheckForTimeOut>
 800589c:	4603      	mov	r3, r0
 800589e:	2b00      	cmp	r3, #0
 80058a0:	d123      	bne.n	80058ea <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058a4:	f000 f916 	bl	8005ad4 <prvIsQueueEmpty>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d017      	beq.n	80058de <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80058ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058b0:	3324      	adds	r3, #36	@ 0x24
 80058b2:	687a      	ldr	r2, [r7, #4]
 80058b4:	4611      	mov	r1, r2
 80058b6:	4618      	mov	r0, r3
 80058b8:	f000 fdb0 	bl	800641c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80058bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058be:	f000 f8b7 	bl	8005a30 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80058c2:	f000 fbe5 	bl	8006090 <xTaskResumeAll>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d189      	bne.n	80057e0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80058cc:	4b0f      	ldr	r3, [pc, #60]	@ (800590c <xQueueReceive+0x1c0>)
 80058ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058d2:	601a      	str	r2, [r3, #0]
 80058d4:	f3bf 8f4f 	dsb	sy
 80058d8:	f3bf 8f6f 	isb	sy
 80058dc:	e780      	b.n	80057e0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80058de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058e0:	f000 f8a6 	bl	8005a30 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80058e4:	f000 fbd4 	bl	8006090 <xTaskResumeAll>
 80058e8:	e77a      	b.n	80057e0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 80058ea:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058ec:	f000 f8a0 	bl	8005a30 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80058f0:	f000 fbce 	bl	8006090 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80058f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80058f6:	f000 f8ed 	bl	8005ad4 <prvIsQueueEmpty>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	f43f af6f 	beq.w	80057e0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005902:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005904:	4618      	mov	r0, r3
 8005906:	3730      	adds	r7, #48	@ 0x30
 8005908:	46bd      	mov	sp, r7
 800590a:	bd80      	pop	{r7, pc}
 800590c:	e000ed04 	.word	0xe000ed04

08005910 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005910:	b580      	push	{r7, lr}
 8005912:	b086      	sub	sp, #24
 8005914:	af00      	add	r7, sp, #0
 8005916:	60f8      	str	r0, [r7, #12]
 8005918:	60b9      	str	r1, [r7, #8]
 800591a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800591c:	2300      	movs	r3, #0
 800591e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005920:	68fb      	ldr	r3, [r7, #12]
 8005922:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005924:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800592a:	2b00      	cmp	r3, #0
 800592c:	d10d      	bne.n	800594a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d14d      	bne.n	80059d2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	689b      	ldr	r3, [r3, #8]
 800593a:	4618      	mov	r0, r3
 800593c:	f000 ff9e 	bl	800687c <xTaskPriorityDisinherit>
 8005940:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	2200      	movs	r2, #0
 8005946:	609a      	str	r2, [r3, #8]
 8005948:	e043      	b.n	80059d2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	2b00      	cmp	r3, #0
 800594e:	d119      	bne.n	8005984 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6858      	ldr	r0, [r3, #4]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005958:	461a      	mov	r2, r3
 800595a:	68b9      	ldr	r1, [r7, #8]
 800595c:	f003 f8b4 	bl	8008ac8 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	685a      	ldr	r2, [r3, #4]
 8005964:	68fb      	ldr	r3, [r7, #12]
 8005966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005968:	441a      	add	r2, r3
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	685a      	ldr	r2, [r3, #4]
 8005972:	68fb      	ldr	r3, [r7, #12]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	429a      	cmp	r2, r3
 8005978:	d32b      	bcc.n	80059d2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	681a      	ldr	r2, [r3, #0]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	605a      	str	r2, [r3, #4]
 8005982:	e026      	b.n	80059d2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	68d8      	ldr	r0, [r3, #12]
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800598c:	461a      	mov	r2, r3
 800598e:	68b9      	ldr	r1, [r7, #8]
 8005990:	f003 f89a 	bl	8008ac8 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	68da      	ldr	r2, [r3, #12]
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800599c:	425b      	negs	r3, r3
 800599e:	441a      	add	r2, r3
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	68da      	ldr	r2, [r3, #12]
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	429a      	cmp	r2, r3
 80059ae:	d207      	bcs.n	80059c0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	689a      	ldr	r2, [r3, #8]
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b8:	425b      	negs	r3, r3
 80059ba:	441a      	add	r2, r3
 80059bc:	68fb      	ldr	r3, [r7, #12]
 80059be:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b02      	cmp	r3, #2
 80059c4:	d105      	bne.n	80059d2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80059c6:	693b      	ldr	r3, [r7, #16]
 80059c8:	2b00      	cmp	r3, #0
 80059ca:	d002      	beq.n	80059d2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	3b01      	subs	r3, #1
 80059d0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	1c5a      	adds	r2, r3, #1
 80059d6:	68fb      	ldr	r3, [r7, #12]
 80059d8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80059da:	697b      	ldr	r3, [r7, #20]
}
 80059dc:	4618      	mov	r0, r3
 80059de:	3718      	adds	r7, #24
 80059e0:	46bd      	mov	sp, r7
 80059e2:	bd80      	pop	{r7, pc}

080059e4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80059e4:	b580      	push	{r7, lr}
 80059e6:	b082      	sub	sp, #8
 80059e8:	af00      	add	r7, sp, #0
 80059ea:	6078      	str	r0, [r7, #4]
 80059ec:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d018      	beq.n	8005a28 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	68da      	ldr	r2, [r3, #12]
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059fe:	441a      	add	r2, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	68da      	ldr	r2, [r3, #12]
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	689b      	ldr	r3, [r3, #8]
 8005a0c:	429a      	cmp	r2, r3
 8005a0e:	d303      	bcc.n	8005a18 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681a      	ldr	r2, [r3, #0]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	68d9      	ldr	r1, [r3, #12]
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a20:	461a      	mov	r2, r3
 8005a22:	6838      	ldr	r0, [r7, #0]
 8005a24:	f003 f850 	bl	8008ac8 <memcpy>
	}
}
 8005a28:	bf00      	nop
 8005a2a:	3708      	adds	r7, #8
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	bd80      	pop	{r7, pc}

08005a30 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b084      	sub	sp, #16
 8005a34:	af00      	add	r7, sp, #0
 8005a36:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8005a38:	f001 fc6e 	bl	8007318 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005a42:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a44:	e011      	b.n	8005a6a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a4a:	2b00      	cmp	r3, #0
 8005a4c:	d012      	beq.n	8005a74 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	3324      	adds	r3, #36	@ 0x24
 8005a52:	4618      	mov	r0, r3
 8005a54:	f000 fd34 	bl	80064c0 <xTaskRemoveFromEventList>
 8005a58:	4603      	mov	r3, r0
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d001      	beq.n	8005a62 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8005a5e:	f000 fe0d 	bl	800667c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8005a62:	7bfb      	ldrb	r3, [r7, #15]
 8005a64:	3b01      	subs	r3, #1
 8005a66:	b2db      	uxtb	r3, r3
 8005a68:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005a6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	dce9      	bgt.n	8005a46 <prvUnlockQueue+0x16>
 8005a72:	e000      	b.n	8005a76 <prvUnlockQueue+0x46>
					break;
 8005a74:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	22ff      	movs	r2, #255	@ 0xff
 8005a7a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8005a7e:	f001 fc7d 	bl	800737c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8005a82:	f001 fc49 	bl	8007318 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a8c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005a8e:	e011      	b.n	8005ab4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	691b      	ldr	r3, [r3, #16]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d012      	beq.n	8005abe <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	3310      	adds	r3, #16
 8005a9c:	4618      	mov	r0, r3
 8005a9e:	f000 fd0f 	bl	80064c0 <xTaskRemoveFromEventList>
 8005aa2:	4603      	mov	r3, r0
 8005aa4:	2b00      	cmp	r3, #0
 8005aa6:	d001      	beq.n	8005aac <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8005aa8:	f000 fde8 	bl	800667c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8005aac:	7bbb      	ldrb	r3, [r7, #14]
 8005aae:	3b01      	subs	r3, #1
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8005ab4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	dce9      	bgt.n	8005a90 <prvUnlockQueue+0x60>
 8005abc:	e000      	b.n	8005ac0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005abe:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	22ff      	movs	r2, #255	@ 0xff
 8005ac4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8005ac8:	f001 fc58 	bl	800737c <vPortExitCritical>
}
 8005acc:	bf00      	nop
 8005ace:	3710      	adds	r7, #16
 8005ad0:	46bd      	mov	sp, r7
 8005ad2:	bd80      	pop	{r7, pc}

08005ad4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005ad4:	b580      	push	{r7, lr}
 8005ad6:	b084      	sub	sp, #16
 8005ad8:	af00      	add	r7, sp, #0
 8005ada:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005adc:	f001 fc1c 	bl	8007318 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d102      	bne.n	8005aee <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	60fb      	str	r3, [r7, #12]
 8005aec:	e001      	b.n	8005af2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005aee:	2300      	movs	r3, #0
 8005af0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005af2:	f001 fc43 	bl	800737c <vPortExitCritical>

	return xReturn;
 8005af6:	68fb      	ldr	r3, [r7, #12]
}
 8005af8:	4618      	mov	r0, r3
 8005afa:	3710      	adds	r7, #16
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bd80      	pop	{r7, pc}

08005b00 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005b00:	b580      	push	{r7, lr}
 8005b02:	b084      	sub	sp, #16
 8005b04:	af00      	add	r7, sp, #0
 8005b06:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005b08:	f001 fc06 	bl	8007318 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b14:	429a      	cmp	r2, r3
 8005b16:	d102      	bne.n	8005b1e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8005b18:	2301      	movs	r3, #1
 8005b1a:	60fb      	str	r3, [r7, #12]
 8005b1c:	e001      	b.n	8005b22 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005b1e:	2300      	movs	r3, #0
 8005b20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005b22:	f001 fc2b 	bl	800737c <vPortExitCritical>

	return xReturn;
 8005b26:	68fb      	ldr	r3, [r7, #12]
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3710      	adds	r7, #16
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}

08005b30 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005b30:	b480      	push	{r7}
 8005b32:	b085      	sub	sp, #20
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
 8005b38:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	60fb      	str	r3, [r7, #12]
 8005b3e:	e014      	b.n	8005b6a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005b40:	4a0f      	ldr	r2, [pc, #60]	@ (8005b80 <vQueueAddToRegistry+0x50>)
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10b      	bne.n	8005b64 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005b4c:	490c      	ldr	r1, [pc, #48]	@ (8005b80 <vQueueAddToRegistry+0x50>)
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	683a      	ldr	r2, [r7, #0]
 8005b52:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8005b56:	4a0a      	ldr	r2, [pc, #40]	@ (8005b80 <vQueueAddToRegistry+0x50>)
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	00db      	lsls	r3, r3, #3
 8005b5c:	4413      	add	r3, r2
 8005b5e:	687a      	ldr	r2, [r7, #4]
 8005b60:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8005b62:	e006      	b.n	8005b72 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	3301      	adds	r3, #1
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	2b07      	cmp	r3, #7
 8005b6e:	d9e7      	bls.n	8005b40 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8005b70:	bf00      	nop
 8005b72:	bf00      	nop
 8005b74:	3714      	adds	r7, #20
 8005b76:	46bd      	mov	sp, r7
 8005b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7c:	4770      	bx	lr
 8005b7e:	bf00      	nop
 8005b80:	200009c0 	.word	0x200009c0

08005b84 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005b84:	b580      	push	{r7, lr}
 8005b86:	b086      	sub	sp, #24
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	60f8      	str	r0, [r7, #12]
 8005b8c:	60b9      	str	r1, [r7, #8]
 8005b8e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8005b90:	68fb      	ldr	r3, [r7, #12]
 8005b92:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8005b94:	f001 fbc0 	bl	8007318 <vPortEnterCritical>
 8005b98:	697b      	ldr	r3, [r7, #20]
 8005b9a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005b9e:	b25b      	sxtb	r3, r3
 8005ba0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ba4:	d103      	bne.n	8005bae <vQueueWaitForMessageRestricted+0x2a>
 8005ba6:	697b      	ldr	r3, [r7, #20]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bae:	697b      	ldr	r3, [r7, #20]
 8005bb0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bb4:	b25b      	sxtb	r3, r3
 8005bb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bba:	d103      	bne.n	8005bc4 <vQueueWaitForMessageRestricted+0x40>
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bc4:	f001 fbda 	bl	800737c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8005bc8:	697b      	ldr	r3, [r7, #20]
 8005bca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d106      	bne.n	8005bde <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005bd0:	697b      	ldr	r3, [r7, #20]
 8005bd2:	3324      	adds	r3, #36	@ 0x24
 8005bd4:	687a      	ldr	r2, [r7, #4]
 8005bd6:	68b9      	ldr	r1, [r7, #8]
 8005bd8:	4618      	mov	r0, r3
 8005bda:	f000 fc45 	bl	8006468 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005bde:	6978      	ldr	r0, [r7, #20]
 8005be0:	f7ff ff26 	bl	8005a30 <prvUnlockQueue>
	}
 8005be4:	bf00      	nop
 8005be6:	3718      	adds	r7, #24
 8005be8:	46bd      	mov	sp, r7
 8005bea:	bd80      	pop	{r7, pc}

08005bec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005bec:	b580      	push	{r7, lr}
 8005bee:	b08e      	sub	sp, #56	@ 0x38
 8005bf0:	af04      	add	r7, sp, #16
 8005bf2:	60f8      	str	r0, [r7, #12]
 8005bf4:	60b9      	str	r1, [r7, #8]
 8005bf6:	607a      	str	r2, [r7, #4]
 8005bf8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005bfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d10b      	bne.n	8005c18 <xTaskCreateStatic+0x2c>
	__asm volatile
 8005c00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c04:	f383 8811 	msr	BASEPRI, r3
 8005c08:	f3bf 8f6f 	isb	sy
 8005c0c:	f3bf 8f4f 	dsb	sy
 8005c10:	623b      	str	r3, [r7, #32]
}
 8005c12:	bf00      	nop
 8005c14:	bf00      	nop
 8005c16:	e7fd      	b.n	8005c14 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d10b      	bne.n	8005c36 <xTaskCreateStatic+0x4a>
	__asm volatile
 8005c1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c22:	f383 8811 	msr	BASEPRI, r3
 8005c26:	f3bf 8f6f 	isb	sy
 8005c2a:	f3bf 8f4f 	dsb	sy
 8005c2e:	61fb      	str	r3, [r7, #28]
}
 8005c30:	bf00      	nop
 8005c32:	bf00      	nop
 8005c34:	e7fd      	b.n	8005c32 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005c36:	235c      	movs	r3, #92	@ 0x5c
 8005c38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	2b5c      	cmp	r3, #92	@ 0x5c
 8005c3e:	d00b      	beq.n	8005c58 <xTaskCreateStatic+0x6c>
	__asm volatile
 8005c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c44:	f383 8811 	msr	BASEPRI, r3
 8005c48:	f3bf 8f6f 	isb	sy
 8005c4c:	f3bf 8f4f 	dsb	sy
 8005c50:	61bb      	str	r3, [r7, #24]
}
 8005c52:	bf00      	nop
 8005c54:	bf00      	nop
 8005c56:	e7fd      	b.n	8005c54 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8005c58:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005c5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d01e      	beq.n	8005c9e <xTaskCreateStatic+0xb2>
 8005c60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d01b      	beq.n	8005c9e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005c66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c68:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c6c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005c6e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c72:	2202      	movs	r2, #2
 8005c74:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005c78:	2300      	movs	r3, #0
 8005c7a:	9303      	str	r3, [sp, #12]
 8005c7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c7e:	9302      	str	r3, [sp, #8]
 8005c80:	f107 0314 	add.w	r3, r7, #20
 8005c84:	9301      	str	r3, [sp, #4]
 8005c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c88:	9300      	str	r3, [sp, #0]
 8005c8a:	683b      	ldr	r3, [r7, #0]
 8005c8c:	687a      	ldr	r2, [r7, #4]
 8005c8e:	68b9      	ldr	r1, [r7, #8]
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 f850 	bl	8005d36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005c96:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005c98:	f000 f8de 	bl	8005e58 <prvAddNewTaskToReadyList>
 8005c9c:	e001      	b.n	8005ca2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8005c9e:	2300      	movs	r3, #0
 8005ca0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005ca2:	697b      	ldr	r3, [r7, #20]
	}
 8005ca4:	4618      	mov	r0, r3
 8005ca6:	3728      	adds	r7, #40	@ 0x28
 8005ca8:	46bd      	mov	sp, r7
 8005caa:	bd80      	pop	{r7, pc}

08005cac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b08c      	sub	sp, #48	@ 0x30
 8005cb0:	af04      	add	r7, sp, #16
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	603b      	str	r3, [r7, #0]
 8005cb8:	4613      	mov	r3, r2
 8005cba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005cbc:	88fb      	ldrh	r3, [r7, #6]
 8005cbe:	009b      	lsls	r3, r3, #2
 8005cc0:	4618      	mov	r0, r3
 8005cc2:	f001 fc4b 	bl	800755c <pvPortMalloc>
 8005cc6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d00e      	beq.n	8005cec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005cce:	205c      	movs	r0, #92	@ 0x5c
 8005cd0:	f001 fc44 	bl	800755c <pvPortMalloc>
 8005cd4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005cd6:	69fb      	ldr	r3, [r7, #28]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d003      	beq.n	8005ce4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005cdc:	69fb      	ldr	r3, [r7, #28]
 8005cde:	697a      	ldr	r2, [r7, #20]
 8005ce0:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ce2:	e005      	b.n	8005cf0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005ce4:	6978      	ldr	r0, [r7, #20]
 8005ce6:	f001 fd07 	bl	80076f8 <vPortFree>
 8005cea:	e001      	b.n	8005cf0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005cec:	2300      	movs	r3, #0
 8005cee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005cf0:	69fb      	ldr	r3, [r7, #28]
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d017      	beq.n	8005d26 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005cf6:	69fb      	ldr	r3, [r7, #28]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005cfe:	88fa      	ldrh	r2, [r7, #6]
 8005d00:	2300      	movs	r3, #0
 8005d02:	9303      	str	r3, [sp, #12]
 8005d04:	69fb      	ldr	r3, [r7, #28]
 8005d06:	9302      	str	r3, [sp, #8]
 8005d08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d0a:	9301      	str	r3, [sp, #4]
 8005d0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d0e:	9300      	str	r3, [sp, #0]
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	68b9      	ldr	r1, [r7, #8]
 8005d14:	68f8      	ldr	r0, [r7, #12]
 8005d16:	f000 f80e 	bl	8005d36 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005d1a:	69f8      	ldr	r0, [r7, #28]
 8005d1c:	f000 f89c 	bl	8005e58 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005d20:	2301      	movs	r3, #1
 8005d22:	61bb      	str	r3, [r7, #24]
 8005d24:	e002      	b.n	8005d2c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005d26:	f04f 33ff 	mov.w	r3, #4294967295
 8005d2a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005d2c:	69bb      	ldr	r3, [r7, #24]
	}
 8005d2e:	4618      	mov	r0, r3
 8005d30:	3720      	adds	r7, #32
 8005d32:	46bd      	mov	sp, r7
 8005d34:	bd80      	pop	{r7, pc}

08005d36 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005d36:	b580      	push	{r7, lr}
 8005d38:	b088      	sub	sp, #32
 8005d3a:	af00      	add	r7, sp, #0
 8005d3c:	60f8      	str	r0, [r7, #12]
 8005d3e:	60b9      	str	r1, [r7, #8]
 8005d40:	607a      	str	r2, [r7, #4]
 8005d42:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005d44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d46:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	461a      	mov	r2, r3
 8005d4e:	21a5      	movs	r1, #165	@ 0xa5
 8005d50:	f002 fe88 	bl	8008a64 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005d54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d56:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005d5e:	3b01      	subs	r3, #1
 8005d60:	009b      	lsls	r3, r3, #2
 8005d62:	4413      	add	r3, r2
 8005d64:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005d66:	69bb      	ldr	r3, [r7, #24]
 8005d68:	f023 0307 	bic.w	r3, r3, #7
 8005d6c:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005d6e:	69bb      	ldr	r3, [r7, #24]
 8005d70:	f003 0307 	and.w	r3, r3, #7
 8005d74:	2b00      	cmp	r3, #0
 8005d76:	d00b      	beq.n	8005d90 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8005d78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d7c:	f383 8811 	msr	BASEPRI, r3
 8005d80:	f3bf 8f6f 	isb	sy
 8005d84:	f3bf 8f4f 	dsb	sy
 8005d88:	617b      	str	r3, [r7, #20]
}
 8005d8a:	bf00      	nop
 8005d8c:	bf00      	nop
 8005d8e:	e7fd      	b.n	8005d8c <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	2b00      	cmp	r3, #0
 8005d94:	d01f      	beq.n	8005dd6 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005d96:	2300      	movs	r3, #0
 8005d98:	61fb      	str	r3, [r7, #28]
 8005d9a:	e012      	b.n	8005dc2 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005d9c:	68ba      	ldr	r2, [r7, #8]
 8005d9e:	69fb      	ldr	r3, [r7, #28]
 8005da0:	4413      	add	r3, r2
 8005da2:	7819      	ldrb	r1, [r3, #0]
 8005da4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005da6:	69fb      	ldr	r3, [r7, #28]
 8005da8:	4413      	add	r3, r2
 8005daa:	3334      	adds	r3, #52	@ 0x34
 8005dac:	460a      	mov	r2, r1
 8005dae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8005db0:	68ba      	ldr	r2, [r7, #8]
 8005db2:	69fb      	ldr	r3, [r7, #28]
 8005db4:	4413      	add	r3, r2
 8005db6:	781b      	ldrb	r3, [r3, #0]
 8005db8:	2b00      	cmp	r3, #0
 8005dba:	d006      	beq.n	8005dca <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005dbc:	69fb      	ldr	r3, [r7, #28]
 8005dbe:	3301      	adds	r3, #1
 8005dc0:	61fb      	str	r3, [r7, #28]
 8005dc2:	69fb      	ldr	r3, [r7, #28]
 8005dc4:	2b0f      	cmp	r3, #15
 8005dc6:	d9e9      	bls.n	8005d9c <prvInitialiseNewTask+0x66>
 8005dc8:	e000      	b.n	8005dcc <prvInitialiseNewTask+0x96>
			{
				break;
 8005dca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005dcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dce:	2200      	movs	r2, #0
 8005dd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005dd4:	e003      	b.n	8005dde <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8005dd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dd8:	2200      	movs	r2, #0
 8005dda:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de0:	2b37      	cmp	r3, #55	@ 0x37
 8005de2:	d901      	bls.n	8005de8 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005de4:	2337      	movs	r3, #55	@ 0x37
 8005de6:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005de8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dea:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005dec:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005df2:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005df4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df6:	2200      	movs	r2, #0
 8005df8:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005dfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dfc:	3304      	adds	r3, #4
 8005dfe:	4618      	mov	r0, r3
 8005e00:	f7ff f966 	bl	80050d0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005e04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e06:	3318      	adds	r3, #24
 8005e08:	4618      	mov	r0, r3
 8005e0a:	f7ff f961 	bl	80050d0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005e0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e12:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005e14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e16:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e1c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005e1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e20:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e22:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e26:	2200      	movs	r2, #0
 8005e28:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005e2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005e32:	683a      	ldr	r2, [r7, #0]
 8005e34:	68f9      	ldr	r1, [r7, #12]
 8005e36:	69b8      	ldr	r0, [r7, #24]
 8005e38:	f001 f93e 	bl	80070b8 <pxPortInitialiseStack>
 8005e3c:	4602      	mov	r2, r0
 8005e3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e40:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d002      	beq.n	8005e4e <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e4a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005e4c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005e4e:	bf00      	nop
 8005e50:	3720      	adds	r7, #32
 8005e52:	46bd      	mov	sp, r7
 8005e54:	bd80      	pop	{r7, pc}
	...

08005e58 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005e58:	b580      	push	{r7, lr}
 8005e5a:	b082      	sub	sp, #8
 8005e5c:	af00      	add	r7, sp, #0
 8005e5e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005e60:	f001 fa5a 	bl	8007318 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005e64:	4b2d      	ldr	r3, [pc, #180]	@ (8005f1c <prvAddNewTaskToReadyList+0xc4>)
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	3301      	adds	r3, #1
 8005e6a:	4a2c      	ldr	r2, [pc, #176]	@ (8005f1c <prvAddNewTaskToReadyList+0xc4>)
 8005e6c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005e6e:	4b2c      	ldr	r3, [pc, #176]	@ (8005f20 <prvAddNewTaskToReadyList+0xc8>)
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d109      	bne.n	8005e8a <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005e76:	4a2a      	ldr	r2, [pc, #168]	@ (8005f20 <prvAddNewTaskToReadyList+0xc8>)
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005e7c:	4b27      	ldr	r3, [pc, #156]	@ (8005f1c <prvAddNewTaskToReadyList+0xc4>)
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	2b01      	cmp	r3, #1
 8005e82:	d110      	bne.n	8005ea6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005e84:	f000 fc1e 	bl	80066c4 <prvInitialiseTaskLists>
 8005e88:	e00d      	b.n	8005ea6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005e8a:	4b26      	ldr	r3, [pc, #152]	@ (8005f24 <prvAddNewTaskToReadyList+0xcc>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d109      	bne.n	8005ea6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005e92:	4b23      	ldr	r3, [pc, #140]	@ (8005f20 <prvAddNewTaskToReadyList+0xc8>)
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d802      	bhi.n	8005ea6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005ea0:	4a1f      	ldr	r2, [pc, #124]	@ (8005f20 <prvAddNewTaskToReadyList+0xc8>)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005ea6:	4b20      	ldr	r3, [pc, #128]	@ (8005f28 <prvAddNewTaskToReadyList+0xd0>)
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	3301      	adds	r3, #1
 8005eac:	4a1e      	ldr	r2, [pc, #120]	@ (8005f28 <prvAddNewTaskToReadyList+0xd0>)
 8005eae:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8005eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8005f28 <prvAddNewTaskToReadyList+0xd0>)
 8005eb2:	681a      	ldr	r2, [r3, #0]
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ebc:	4b1b      	ldr	r3, [pc, #108]	@ (8005f2c <prvAddNewTaskToReadyList+0xd4>)
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	429a      	cmp	r2, r3
 8005ec2:	d903      	bls.n	8005ecc <prvAddNewTaskToReadyList+0x74>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ec8:	4a18      	ldr	r2, [pc, #96]	@ (8005f2c <prvAddNewTaskToReadyList+0xd4>)
 8005eca:	6013      	str	r3, [r2, #0]
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005ed0:	4613      	mov	r3, r2
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4413      	add	r3, r2
 8005ed6:	009b      	lsls	r3, r3, #2
 8005ed8:	4a15      	ldr	r2, [pc, #84]	@ (8005f30 <prvAddNewTaskToReadyList+0xd8>)
 8005eda:	441a      	add	r2, r3
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	3304      	adds	r3, #4
 8005ee0:	4619      	mov	r1, r3
 8005ee2:	4610      	mov	r0, r2
 8005ee4:	f7ff f901 	bl	80050ea <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005ee8:	f001 fa48 	bl	800737c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005eec:	4b0d      	ldr	r3, [pc, #52]	@ (8005f24 <prvAddNewTaskToReadyList+0xcc>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	2b00      	cmp	r3, #0
 8005ef2:	d00e      	beq.n	8005f12 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005ef4:	4b0a      	ldr	r3, [pc, #40]	@ (8005f20 <prvAddNewTaskToReadyList+0xc8>)
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005efe:	429a      	cmp	r2, r3
 8005f00:	d207      	bcs.n	8005f12 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005f02:	4b0c      	ldr	r3, [pc, #48]	@ (8005f34 <prvAddNewTaskToReadyList+0xdc>)
 8005f04:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f08:	601a      	str	r2, [r3, #0]
 8005f0a:	f3bf 8f4f 	dsb	sy
 8005f0e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f12:	bf00      	nop
 8005f14:	3708      	adds	r7, #8
 8005f16:	46bd      	mov	sp, r7
 8005f18:	bd80      	pop	{r7, pc}
 8005f1a:	bf00      	nop
 8005f1c:	20000ed4 	.word	0x20000ed4
 8005f20:	20000a00 	.word	0x20000a00
 8005f24:	20000ee0 	.word	0x20000ee0
 8005f28:	20000ef0 	.word	0x20000ef0
 8005f2c:	20000edc 	.word	0x20000edc
 8005f30:	20000a04 	.word	0x20000a04
 8005f34:	e000ed04 	.word	0xe000ed04

08005f38 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8005f38:	b580      	push	{r7, lr}
 8005f3a:	b084      	sub	sp, #16
 8005f3c:	af00      	add	r7, sp, #0
 8005f3e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005f40:	2300      	movs	r3, #0
 8005f42:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d018      	beq.n	8005f7c <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8005f4a:	4b14      	ldr	r3, [pc, #80]	@ (8005f9c <vTaskDelay+0x64>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d00b      	beq.n	8005f6a <vTaskDelay+0x32>
	__asm volatile
 8005f52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f56:	f383 8811 	msr	BASEPRI, r3
 8005f5a:	f3bf 8f6f 	isb	sy
 8005f5e:	f3bf 8f4f 	dsb	sy
 8005f62:	60bb      	str	r3, [r7, #8]
}
 8005f64:	bf00      	nop
 8005f66:	bf00      	nop
 8005f68:	e7fd      	b.n	8005f66 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8005f6a:	f000 f883 	bl	8006074 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005f6e:	2100      	movs	r1, #0
 8005f70:	6878      	ldr	r0, [r7, #4]
 8005f72:	f000 fcf3 	bl	800695c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8005f76:	f000 f88b 	bl	8006090 <xTaskResumeAll>
 8005f7a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d107      	bne.n	8005f92 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005f82:	4b07      	ldr	r3, [pc, #28]	@ (8005fa0 <vTaskDelay+0x68>)
 8005f84:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f88:	601a      	str	r2, [r3, #0]
 8005f8a:	f3bf 8f4f 	dsb	sy
 8005f8e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005f92:	bf00      	nop
 8005f94:	3710      	adds	r7, #16
 8005f96:	46bd      	mov	sp, r7
 8005f98:	bd80      	pop	{r7, pc}
 8005f9a:	bf00      	nop
 8005f9c:	20000efc 	.word	0x20000efc
 8005fa0:	e000ed04 	.word	0xe000ed04

08005fa4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b08a      	sub	sp, #40	@ 0x28
 8005fa8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8005faa:	2300      	movs	r3, #0
 8005fac:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8005fae:	2300      	movs	r3, #0
 8005fb0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8005fb2:	463a      	mov	r2, r7
 8005fb4:	1d39      	adds	r1, r7, #4
 8005fb6:	f107 0308 	add.w	r3, r7, #8
 8005fba:	4618      	mov	r0, r3
 8005fbc:	f7ff f834 	bl	8005028 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005fc0:	6839      	ldr	r1, [r7, #0]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	68ba      	ldr	r2, [r7, #8]
 8005fc6:	9202      	str	r2, [sp, #8]
 8005fc8:	9301      	str	r3, [sp, #4]
 8005fca:	2300      	movs	r3, #0
 8005fcc:	9300      	str	r3, [sp, #0]
 8005fce:	2300      	movs	r3, #0
 8005fd0:	460a      	mov	r2, r1
 8005fd2:	4922      	ldr	r1, [pc, #136]	@ (800605c <vTaskStartScheduler+0xb8>)
 8005fd4:	4822      	ldr	r0, [pc, #136]	@ (8006060 <vTaskStartScheduler+0xbc>)
 8005fd6:	f7ff fe09 	bl	8005bec <xTaskCreateStatic>
 8005fda:	4603      	mov	r3, r0
 8005fdc:	4a21      	ldr	r2, [pc, #132]	@ (8006064 <vTaskStartScheduler+0xc0>)
 8005fde:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005fe0:	4b20      	ldr	r3, [pc, #128]	@ (8006064 <vTaskStartScheduler+0xc0>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d002      	beq.n	8005fee <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8005fe8:	2301      	movs	r3, #1
 8005fea:	617b      	str	r3, [r7, #20]
 8005fec:	e001      	b.n	8005ff2 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005fee:	2300      	movs	r3, #0
 8005ff0:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005ff2:	697b      	ldr	r3, [r7, #20]
 8005ff4:	2b01      	cmp	r3, #1
 8005ff6:	d102      	bne.n	8005ffe <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8005ff8:	f000 fd04 	bl	8006a04 <xTimerCreateTimerTask>
 8005ffc:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	2b01      	cmp	r3, #1
 8006002:	d116      	bne.n	8006032 <vTaskStartScheduler+0x8e>
	__asm volatile
 8006004:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006008:	f383 8811 	msr	BASEPRI, r3
 800600c:	f3bf 8f6f 	isb	sy
 8006010:	f3bf 8f4f 	dsb	sy
 8006014:	613b      	str	r3, [r7, #16]
}
 8006016:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006018:	4b13      	ldr	r3, [pc, #76]	@ (8006068 <vTaskStartScheduler+0xc4>)
 800601a:	f04f 32ff 	mov.w	r2, #4294967295
 800601e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006020:	4b12      	ldr	r3, [pc, #72]	@ (800606c <vTaskStartScheduler+0xc8>)
 8006022:	2201      	movs	r2, #1
 8006024:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006026:	4b12      	ldr	r3, [pc, #72]	@ (8006070 <vTaskStartScheduler+0xcc>)
 8006028:	2200      	movs	r2, #0
 800602a:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800602c:	f001 f8d0 	bl	80071d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006030:	e00f      	b.n	8006052 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006032:	697b      	ldr	r3, [r7, #20]
 8006034:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006038:	d10b      	bne.n	8006052 <vTaskStartScheduler+0xae>
	__asm volatile
 800603a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800603e:	f383 8811 	msr	BASEPRI, r3
 8006042:	f3bf 8f6f 	isb	sy
 8006046:	f3bf 8f4f 	dsb	sy
 800604a:	60fb      	str	r3, [r7, #12]
}
 800604c:	bf00      	nop
 800604e:	bf00      	nop
 8006050:	e7fd      	b.n	800604e <vTaskStartScheduler+0xaa>
}
 8006052:	bf00      	nop
 8006054:	3718      	adds	r7, #24
 8006056:	46bd      	mov	sp, r7
 8006058:	bd80      	pop	{r7, pc}
 800605a:	bf00      	nop
 800605c:	08008b10 	.word	0x08008b10
 8006060:	08006695 	.word	0x08006695
 8006064:	20000ef8 	.word	0x20000ef8
 8006068:	20000ef4 	.word	0x20000ef4
 800606c:	20000ee0 	.word	0x20000ee0
 8006070:	20000ed8 	.word	0x20000ed8

08006074 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006074:	b480      	push	{r7}
 8006076:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006078:	4b04      	ldr	r3, [pc, #16]	@ (800608c <vTaskSuspendAll+0x18>)
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	3301      	adds	r3, #1
 800607e:	4a03      	ldr	r2, [pc, #12]	@ (800608c <vTaskSuspendAll+0x18>)
 8006080:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006082:	bf00      	nop
 8006084:	46bd      	mov	sp, r7
 8006086:	f85d 7b04 	ldr.w	r7, [sp], #4
 800608a:	4770      	bx	lr
 800608c:	20000efc 	.word	0x20000efc

08006090 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006090:	b580      	push	{r7, lr}
 8006092:	b084      	sub	sp, #16
 8006094:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006096:	2300      	movs	r3, #0
 8006098:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800609a:	2300      	movs	r3, #0
 800609c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800609e:	4b42      	ldr	r3, [pc, #264]	@ (80061a8 <xTaskResumeAll+0x118>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d10b      	bne.n	80060be <xTaskResumeAll+0x2e>
	__asm volatile
 80060a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060aa:	f383 8811 	msr	BASEPRI, r3
 80060ae:	f3bf 8f6f 	isb	sy
 80060b2:	f3bf 8f4f 	dsb	sy
 80060b6:	603b      	str	r3, [r7, #0]
}
 80060b8:	bf00      	nop
 80060ba:	bf00      	nop
 80060bc:	e7fd      	b.n	80060ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80060be:	f001 f92b 	bl	8007318 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80060c2:	4b39      	ldr	r3, [pc, #228]	@ (80061a8 <xTaskResumeAll+0x118>)
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	3b01      	subs	r3, #1
 80060c8:	4a37      	ldr	r2, [pc, #220]	@ (80061a8 <xTaskResumeAll+0x118>)
 80060ca:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80060cc:	4b36      	ldr	r3, [pc, #216]	@ (80061a8 <xTaskResumeAll+0x118>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d162      	bne.n	800619a <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80060d4:	4b35      	ldr	r3, [pc, #212]	@ (80061ac <xTaskResumeAll+0x11c>)
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d05e      	beq.n	800619a <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80060dc:	e02f      	b.n	800613e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80060de:	4b34      	ldr	r3, [pc, #208]	@ (80061b0 <xTaskResumeAll+0x120>)
 80060e0:	68db      	ldr	r3, [r3, #12]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	3318      	adds	r3, #24
 80060ea:	4618      	mov	r0, r3
 80060ec:	f7ff f85a 	bl	80051a4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	3304      	adds	r3, #4
 80060f4:	4618      	mov	r0, r3
 80060f6:	f7ff f855 	bl	80051a4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80060fe:	4b2d      	ldr	r3, [pc, #180]	@ (80061b4 <xTaskResumeAll+0x124>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	429a      	cmp	r2, r3
 8006104:	d903      	bls.n	800610e <xTaskResumeAll+0x7e>
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800610a:	4a2a      	ldr	r2, [pc, #168]	@ (80061b4 <xTaskResumeAll+0x124>)
 800610c:	6013      	str	r3, [r2, #0]
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006112:	4613      	mov	r3, r2
 8006114:	009b      	lsls	r3, r3, #2
 8006116:	4413      	add	r3, r2
 8006118:	009b      	lsls	r3, r3, #2
 800611a:	4a27      	ldr	r2, [pc, #156]	@ (80061b8 <xTaskResumeAll+0x128>)
 800611c:	441a      	add	r2, r3
 800611e:	68fb      	ldr	r3, [r7, #12]
 8006120:	3304      	adds	r3, #4
 8006122:	4619      	mov	r1, r3
 8006124:	4610      	mov	r0, r2
 8006126:	f7fe ffe0 	bl	80050ea <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800612e:	4b23      	ldr	r3, [pc, #140]	@ (80061bc <xTaskResumeAll+0x12c>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006134:	429a      	cmp	r2, r3
 8006136:	d302      	bcc.n	800613e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006138:	4b21      	ldr	r3, [pc, #132]	@ (80061c0 <xTaskResumeAll+0x130>)
 800613a:	2201      	movs	r2, #1
 800613c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800613e:	4b1c      	ldr	r3, [pc, #112]	@ (80061b0 <xTaskResumeAll+0x120>)
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1cb      	bne.n	80060de <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d001      	beq.n	8006150 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800614c:	f000 fb58 	bl	8006800 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006150:	4b1c      	ldr	r3, [pc, #112]	@ (80061c4 <xTaskResumeAll+0x134>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d010      	beq.n	800617e <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800615c:	f000 f846 	bl	80061ec <xTaskIncrementTick>
 8006160:	4603      	mov	r3, r0
 8006162:	2b00      	cmp	r3, #0
 8006164:	d002      	beq.n	800616c <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006166:	4b16      	ldr	r3, [pc, #88]	@ (80061c0 <xTaskResumeAll+0x130>)
 8006168:	2201      	movs	r2, #1
 800616a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	3b01      	subs	r3, #1
 8006170:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	2b00      	cmp	r3, #0
 8006176:	d1f1      	bne.n	800615c <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006178:	4b12      	ldr	r3, [pc, #72]	@ (80061c4 <xTaskResumeAll+0x134>)
 800617a:	2200      	movs	r2, #0
 800617c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800617e:	4b10      	ldr	r3, [pc, #64]	@ (80061c0 <xTaskResumeAll+0x130>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d009      	beq.n	800619a <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006186:	2301      	movs	r3, #1
 8006188:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800618a:	4b0f      	ldr	r3, [pc, #60]	@ (80061c8 <xTaskResumeAll+0x138>)
 800618c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006190:	601a      	str	r2, [r3, #0]
 8006192:	f3bf 8f4f 	dsb	sy
 8006196:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800619a:	f001 f8ef 	bl	800737c <vPortExitCritical>

	return xAlreadyYielded;
 800619e:	68bb      	ldr	r3, [r7, #8]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	20000efc 	.word	0x20000efc
 80061ac:	20000ed4 	.word	0x20000ed4
 80061b0:	20000e94 	.word	0x20000e94
 80061b4:	20000edc 	.word	0x20000edc
 80061b8:	20000a04 	.word	0x20000a04
 80061bc:	20000a00 	.word	0x20000a00
 80061c0:	20000ee8 	.word	0x20000ee8
 80061c4:	20000ee4 	.word	0x20000ee4
 80061c8:	e000ed04 	.word	0xe000ed04

080061cc <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80061cc:	b480      	push	{r7}
 80061ce:	b083      	sub	sp, #12
 80061d0:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80061d2:	4b05      	ldr	r3, [pc, #20]	@ (80061e8 <xTaskGetTickCount+0x1c>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80061d8:	687b      	ldr	r3, [r7, #4]
}
 80061da:	4618      	mov	r0, r3
 80061dc:	370c      	adds	r7, #12
 80061de:	46bd      	mov	sp, r7
 80061e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e4:	4770      	bx	lr
 80061e6:	bf00      	nop
 80061e8:	20000ed8 	.word	0x20000ed8

080061ec <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b086      	sub	sp, #24
 80061f0:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80061f2:	2300      	movs	r3, #0
 80061f4:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80061f6:	4b4f      	ldr	r3, [pc, #316]	@ (8006334 <xTaskIncrementTick+0x148>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	f040 8090 	bne.w	8006320 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006200:	4b4d      	ldr	r3, [pc, #308]	@ (8006338 <xTaskIncrementTick+0x14c>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	3301      	adds	r3, #1
 8006206:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006208:	4a4b      	ldr	r2, [pc, #300]	@ (8006338 <xTaskIncrementTick+0x14c>)
 800620a:	693b      	ldr	r3, [r7, #16]
 800620c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800620e:	693b      	ldr	r3, [r7, #16]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d121      	bne.n	8006258 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006214:	4b49      	ldr	r3, [pc, #292]	@ (800633c <xTaskIncrementTick+0x150>)
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	2b00      	cmp	r3, #0
 800621c:	d00b      	beq.n	8006236 <xTaskIncrementTick+0x4a>
	__asm volatile
 800621e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006222:	f383 8811 	msr	BASEPRI, r3
 8006226:	f3bf 8f6f 	isb	sy
 800622a:	f3bf 8f4f 	dsb	sy
 800622e:	603b      	str	r3, [r7, #0]
}
 8006230:	bf00      	nop
 8006232:	bf00      	nop
 8006234:	e7fd      	b.n	8006232 <xTaskIncrementTick+0x46>
 8006236:	4b41      	ldr	r3, [pc, #260]	@ (800633c <xTaskIncrementTick+0x150>)
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	60fb      	str	r3, [r7, #12]
 800623c:	4b40      	ldr	r3, [pc, #256]	@ (8006340 <xTaskIncrementTick+0x154>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a3e      	ldr	r2, [pc, #248]	@ (800633c <xTaskIncrementTick+0x150>)
 8006242:	6013      	str	r3, [r2, #0]
 8006244:	4a3e      	ldr	r2, [pc, #248]	@ (8006340 <xTaskIncrementTick+0x154>)
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	6013      	str	r3, [r2, #0]
 800624a:	4b3e      	ldr	r3, [pc, #248]	@ (8006344 <xTaskIncrementTick+0x158>)
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	3301      	adds	r3, #1
 8006250:	4a3c      	ldr	r2, [pc, #240]	@ (8006344 <xTaskIncrementTick+0x158>)
 8006252:	6013      	str	r3, [r2, #0]
 8006254:	f000 fad4 	bl	8006800 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006258:	4b3b      	ldr	r3, [pc, #236]	@ (8006348 <xTaskIncrementTick+0x15c>)
 800625a:	681b      	ldr	r3, [r3, #0]
 800625c:	693a      	ldr	r2, [r7, #16]
 800625e:	429a      	cmp	r2, r3
 8006260:	d349      	bcc.n	80062f6 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006262:	4b36      	ldr	r3, [pc, #216]	@ (800633c <xTaskIncrementTick+0x150>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d104      	bne.n	8006276 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800626c:	4b36      	ldr	r3, [pc, #216]	@ (8006348 <xTaskIncrementTick+0x15c>)
 800626e:	f04f 32ff 	mov.w	r2, #4294967295
 8006272:	601a      	str	r2, [r3, #0]
					break;
 8006274:	e03f      	b.n	80062f6 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006276:	4b31      	ldr	r3, [pc, #196]	@ (800633c <xTaskIncrementTick+0x150>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	68db      	ldr	r3, [r3, #12]
 800627e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006280:	68bb      	ldr	r3, [r7, #8]
 8006282:	685b      	ldr	r3, [r3, #4]
 8006284:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	429a      	cmp	r2, r3
 800628c:	d203      	bcs.n	8006296 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800628e:	4a2e      	ldr	r2, [pc, #184]	@ (8006348 <xTaskIncrementTick+0x15c>)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006294:	e02f      	b.n	80062f6 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	3304      	adds	r3, #4
 800629a:	4618      	mov	r0, r3
 800629c:	f7fe ff82 	bl	80051a4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d004      	beq.n	80062b2 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	3318      	adds	r3, #24
 80062ac:	4618      	mov	r0, r3
 80062ae:	f7fe ff79 	bl	80051a4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80062b2:	68bb      	ldr	r3, [r7, #8]
 80062b4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062b6:	4b25      	ldr	r3, [pc, #148]	@ (800634c <xTaskIncrementTick+0x160>)
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	429a      	cmp	r2, r3
 80062bc:	d903      	bls.n	80062c6 <xTaskIncrementTick+0xda>
 80062be:	68bb      	ldr	r3, [r7, #8]
 80062c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c2:	4a22      	ldr	r2, [pc, #136]	@ (800634c <xTaskIncrementTick+0x160>)
 80062c4:	6013      	str	r3, [r2, #0]
 80062c6:	68bb      	ldr	r3, [r7, #8]
 80062c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062ca:	4613      	mov	r3, r2
 80062cc:	009b      	lsls	r3, r3, #2
 80062ce:	4413      	add	r3, r2
 80062d0:	009b      	lsls	r3, r3, #2
 80062d2:	4a1f      	ldr	r2, [pc, #124]	@ (8006350 <xTaskIncrementTick+0x164>)
 80062d4:	441a      	add	r2, r3
 80062d6:	68bb      	ldr	r3, [r7, #8]
 80062d8:	3304      	adds	r3, #4
 80062da:	4619      	mov	r1, r3
 80062dc:	4610      	mov	r0, r2
 80062de:	f7fe ff04 	bl	80050ea <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80062e2:	68bb      	ldr	r3, [r7, #8]
 80062e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062e6:	4b1b      	ldr	r3, [pc, #108]	@ (8006354 <xTaskIncrementTick+0x168>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d3b8      	bcc.n	8006262 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80062f0:	2301      	movs	r3, #1
 80062f2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062f4:	e7b5      	b.n	8006262 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80062f6:	4b17      	ldr	r3, [pc, #92]	@ (8006354 <xTaskIncrementTick+0x168>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80062fc:	4914      	ldr	r1, [pc, #80]	@ (8006350 <xTaskIncrementTick+0x164>)
 80062fe:	4613      	mov	r3, r2
 8006300:	009b      	lsls	r3, r3, #2
 8006302:	4413      	add	r3, r2
 8006304:	009b      	lsls	r3, r3, #2
 8006306:	440b      	add	r3, r1
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	2b01      	cmp	r3, #1
 800630c:	d901      	bls.n	8006312 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800630e:	2301      	movs	r3, #1
 8006310:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006312:	4b11      	ldr	r3, [pc, #68]	@ (8006358 <xTaskIncrementTick+0x16c>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	2b00      	cmp	r3, #0
 8006318:	d007      	beq.n	800632a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800631a:	2301      	movs	r3, #1
 800631c:	617b      	str	r3, [r7, #20]
 800631e:	e004      	b.n	800632a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006320:	4b0e      	ldr	r3, [pc, #56]	@ (800635c <xTaskIncrementTick+0x170>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	3301      	adds	r3, #1
 8006326:	4a0d      	ldr	r2, [pc, #52]	@ (800635c <xTaskIncrementTick+0x170>)
 8006328:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800632a:	697b      	ldr	r3, [r7, #20]
}
 800632c:	4618      	mov	r0, r3
 800632e:	3718      	adds	r7, #24
 8006330:	46bd      	mov	sp, r7
 8006332:	bd80      	pop	{r7, pc}
 8006334:	20000efc 	.word	0x20000efc
 8006338:	20000ed8 	.word	0x20000ed8
 800633c:	20000e8c 	.word	0x20000e8c
 8006340:	20000e90 	.word	0x20000e90
 8006344:	20000eec 	.word	0x20000eec
 8006348:	20000ef4 	.word	0x20000ef4
 800634c:	20000edc 	.word	0x20000edc
 8006350:	20000a04 	.word	0x20000a04
 8006354:	20000a00 	.word	0x20000a00
 8006358:	20000ee8 	.word	0x20000ee8
 800635c:	20000ee4 	.word	0x20000ee4

08006360 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006360:	b480      	push	{r7}
 8006362:	b085      	sub	sp, #20
 8006364:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006366:	4b28      	ldr	r3, [pc, #160]	@ (8006408 <vTaskSwitchContext+0xa8>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d003      	beq.n	8006376 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800636e:	4b27      	ldr	r3, [pc, #156]	@ (800640c <vTaskSwitchContext+0xac>)
 8006370:	2201      	movs	r2, #1
 8006372:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006374:	e042      	b.n	80063fc <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8006376:	4b25      	ldr	r3, [pc, #148]	@ (800640c <vTaskSwitchContext+0xac>)
 8006378:	2200      	movs	r2, #0
 800637a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800637c:	4b24      	ldr	r3, [pc, #144]	@ (8006410 <vTaskSwitchContext+0xb0>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	60fb      	str	r3, [r7, #12]
 8006382:	e011      	b.n	80063a8 <vTaskSwitchContext+0x48>
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	2b00      	cmp	r3, #0
 8006388:	d10b      	bne.n	80063a2 <vTaskSwitchContext+0x42>
	__asm volatile
 800638a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638e:	f383 8811 	msr	BASEPRI, r3
 8006392:	f3bf 8f6f 	isb	sy
 8006396:	f3bf 8f4f 	dsb	sy
 800639a:	607b      	str	r3, [r7, #4]
}
 800639c:	bf00      	nop
 800639e:	bf00      	nop
 80063a0:	e7fd      	b.n	800639e <vTaskSwitchContext+0x3e>
 80063a2:	68fb      	ldr	r3, [r7, #12]
 80063a4:	3b01      	subs	r3, #1
 80063a6:	60fb      	str	r3, [r7, #12]
 80063a8:	491a      	ldr	r1, [pc, #104]	@ (8006414 <vTaskSwitchContext+0xb4>)
 80063aa:	68fa      	ldr	r2, [r7, #12]
 80063ac:	4613      	mov	r3, r2
 80063ae:	009b      	lsls	r3, r3, #2
 80063b0:	4413      	add	r3, r2
 80063b2:	009b      	lsls	r3, r3, #2
 80063b4:	440b      	add	r3, r1
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d0e3      	beq.n	8006384 <vTaskSwitchContext+0x24>
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	4613      	mov	r3, r2
 80063c0:	009b      	lsls	r3, r3, #2
 80063c2:	4413      	add	r3, r2
 80063c4:	009b      	lsls	r3, r3, #2
 80063c6:	4a13      	ldr	r2, [pc, #76]	@ (8006414 <vTaskSwitchContext+0xb4>)
 80063c8:	4413      	add	r3, r2
 80063ca:	60bb      	str	r3, [r7, #8]
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	685b      	ldr	r3, [r3, #4]
 80063d0:	685a      	ldr	r2, [r3, #4]
 80063d2:	68bb      	ldr	r3, [r7, #8]
 80063d4:	605a      	str	r2, [r3, #4]
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	685a      	ldr	r2, [r3, #4]
 80063da:	68bb      	ldr	r3, [r7, #8]
 80063dc:	3308      	adds	r3, #8
 80063de:	429a      	cmp	r2, r3
 80063e0:	d104      	bne.n	80063ec <vTaskSwitchContext+0x8c>
 80063e2:	68bb      	ldr	r3, [r7, #8]
 80063e4:	685b      	ldr	r3, [r3, #4]
 80063e6:	685a      	ldr	r2, [r3, #4]
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	605a      	str	r2, [r3, #4]
 80063ec:	68bb      	ldr	r3, [r7, #8]
 80063ee:	685b      	ldr	r3, [r3, #4]
 80063f0:	68db      	ldr	r3, [r3, #12]
 80063f2:	4a09      	ldr	r2, [pc, #36]	@ (8006418 <vTaskSwitchContext+0xb8>)
 80063f4:	6013      	str	r3, [r2, #0]
 80063f6:	4a06      	ldr	r2, [pc, #24]	@ (8006410 <vTaskSwitchContext+0xb0>)
 80063f8:	68fb      	ldr	r3, [r7, #12]
 80063fa:	6013      	str	r3, [r2, #0]
}
 80063fc:	bf00      	nop
 80063fe:	3714      	adds	r7, #20
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	20000efc 	.word	0x20000efc
 800640c:	20000ee8 	.word	0x20000ee8
 8006410:	20000edc 	.word	0x20000edc
 8006414:	20000a04 	.word	0x20000a04
 8006418:	20000a00 	.word	0x20000a00

0800641c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800641c:	b580      	push	{r7, lr}
 800641e:	b084      	sub	sp, #16
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
 8006424:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2b00      	cmp	r3, #0
 800642a:	d10b      	bne.n	8006444 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 800642c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006430:	f383 8811 	msr	BASEPRI, r3
 8006434:	f3bf 8f6f 	isb	sy
 8006438:	f3bf 8f4f 	dsb	sy
 800643c:	60fb      	str	r3, [r7, #12]
}
 800643e:	bf00      	nop
 8006440:	bf00      	nop
 8006442:	e7fd      	b.n	8006440 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006444:	4b07      	ldr	r3, [pc, #28]	@ (8006464 <vTaskPlaceOnEventList+0x48>)
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	3318      	adds	r3, #24
 800644a:	4619      	mov	r1, r3
 800644c:	6878      	ldr	r0, [r7, #4]
 800644e:	f7fe fe70 	bl	8005132 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006452:	2101      	movs	r1, #1
 8006454:	6838      	ldr	r0, [r7, #0]
 8006456:	f000 fa81 	bl	800695c <prvAddCurrentTaskToDelayedList>
}
 800645a:	bf00      	nop
 800645c:	3710      	adds	r7, #16
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}
 8006462:	bf00      	nop
 8006464:	20000a00 	.word	0x20000a00

08006468 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006468:	b580      	push	{r7, lr}
 800646a:	b086      	sub	sp, #24
 800646c:	af00      	add	r7, sp, #0
 800646e:	60f8      	str	r0, [r7, #12]
 8006470:	60b9      	str	r1, [r7, #8]
 8006472:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	2b00      	cmp	r3, #0
 8006478:	d10b      	bne.n	8006492 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 800647a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800647e:	f383 8811 	msr	BASEPRI, r3
 8006482:	f3bf 8f6f 	isb	sy
 8006486:	f3bf 8f4f 	dsb	sy
 800648a:	617b      	str	r3, [r7, #20]
}
 800648c:	bf00      	nop
 800648e:	bf00      	nop
 8006490:	e7fd      	b.n	800648e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006492:	4b0a      	ldr	r3, [pc, #40]	@ (80064bc <vTaskPlaceOnEventListRestricted+0x54>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	3318      	adds	r3, #24
 8006498:	4619      	mov	r1, r3
 800649a:	68f8      	ldr	r0, [r7, #12]
 800649c:	f7fe fe25 	bl	80050ea <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d002      	beq.n	80064ac <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80064a6:	f04f 33ff 	mov.w	r3, #4294967295
 80064aa:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80064ac:	6879      	ldr	r1, [r7, #4]
 80064ae:	68b8      	ldr	r0, [r7, #8]
 80064b0:	f000 fa54 	bl	800695c <prvAddCurrentTaskToDelayedList>
	}
 80064b4:	bf00      	nop
 80064b6:	3718      	adds	r7, #24
 80064b8:	46bd      	mov	sp, r7
 80064ba:	bd80      	pop	{r7, pc}
 80064bc:	20000a00 	.word	0x20000a00

080064c0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b086      	sub	sp, #24
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	68db      	ldr	r3, [r3, #12]
 80064ce:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80064d0:	693b      	ldr	r3, [r7, #16]
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d10b      	bne.n	80064ee <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80064d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064da:	f383 8811 	msr	BASEPRI, r3
 80064de:	f3bf 8f6f 	isb	sy
 80064e2:	f3bf 8f4f 	dsb	sy
 80064e6:	60fb      	str	r3, [r7, #12]
}
 80064e8:	bf00      	nop
 80064ea:	bf00      	nop
 80064ec:	e7fd      	b.n	80064ea <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80064ee:	693b      	ldr	r3, [r7, #16]
 80064f0:	3318      	adds	r3, #24
 80064f2:	4618      	mov	r0, r3
 80064f4:	f7fe fe56 	bl	80051a4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80064f8:	4b1d      	ldr	r3, [pc, #116]	@ (8006570 <xTaskRemoveFromEventList+0xb0>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	2b00      	cmp	r3, #0
 80064fe:	d11d      	bne.n	800653c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006500:	693b      	ldr	r3, [r7, #16]
 8006502:	3304      	adds	r3, #4
 8006504:	4618      	mov	r0, r3
 8006506:	f7fe fe4d 	bl	80051a4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800650a:	693b      	ldr	r3, [r7, #16]
 800650c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800650e:	4b19      	ldr	r3, [pc, #100]	@ (8006574 <xTaskRemoveFromEventList+0xb4>)
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	429a      	cmp	r2, r3
 8006514:	d903      	bls.n	800651e <xTaskRemoveFromEventList+0x5e>
 8006516:	693b      	ldr	r3, [r7, #16]
 8006518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800651a:	4a16      	ldr	r2, [pc, #88]	@ (8006574 <xTaskRemoveFromEventList+0xb4>)
 800651c:	6013      	str	r3, [r2, #0]
 800651e:	693b      	ldr	r3, [r7, #16]
 8006520:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006522:	4613      	mov	r3, r2
 8006524:	009b      	lsls	r3, r3, #2
 8006526:	4413      	add	r3, r2
 8006528:	009b      	lsls	r3, r3, #2
 800652a:	4a13      	ldr	r2, [pc, #76]	@ (8006578 <xTaskRemoveFromEventList+0xb8>)
 800652c:	441a      	add	r2, r3
 800652e:	693b      	ldr	r3, [r7, #16]
 8006530:	3304      	adds	r3, #4
 8006532:	4619      	mov	r1, r3
 8006534:	4610      	mov	r0, r2
 8006536:	f7fe fdd8 	bl	80050ea <vListInsertEnd>
 800653a:	e005      	b.n	8006548 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800653c:	693b      	ldr	r3, [r7, #16]
 800653e:	3318      	adds	r3, #24
 8006540:	4619      	mov	r1, r3
 8006542:	480e      	ldr	r0, [pc, #56]	@ (800657c <xTaskRemoveFromEventList+0xbc>)
 8006544:	f7fe fdd1 	bl	80050ea <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800654c:	4b0c      	ldr	r3, [pc, #48]	@ (8006580 <xTaskRemoveFromEventList+0xc0>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006552:	429a      	cmp	r2, r3
 8006554:	d905      	bls.n	8006562 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006556:	2301      	movs	r3, #1
 8006558:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800655a:	4b0a      	ldr	r3, [pc, #40]	@ (8006584 <xTaskRemoveFromEventList+0xc4>)
 800655c:	2201      	movs	r2, #1
 800655e:	601a      	str	r2, [r3, #0]
 8006560:	e001      	b.n	8006566 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006562:	2300      	movs	r3, #0
 8006564:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006566:	697b      	ldr	r3, [r7, #20]
}
 8006568:	4618      	mov	r0, r3
 800656a:	3718      	adds	r7, #24
 800656c:	46bd      	mov	sp, r7
 800656e:	bd80      	pop	{r7, pc}
 8006570:	20000efc 	.word	0x20000efc
 8006574:	20000edc 	.word	0x20000edc
 8006578:	20000a04 	.word	0x20000a04
 800657c:	20000e94 	.word	0x20000e94
 8006580:	20000a00 	.word	0x20000a00
 8006584:	20000ee8 	.word	0x20000ee8

08006588 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
 800658e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8006590:	4b06      	ldr	r3, [pc, #24]	@ (80065ac <vTaskInternalSetTimeOutState+0x24>)
 8006592:	681a      	ldr	r2, [r3, #0]
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8006598:	4b05      	ldr	r3, [pc, #20]	@ (80065b0 <vTaskInternalSetTimeOutState+0x28>)
 800659a:	681a      	ldr	r2, [r3, #0]
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	605a      	str	r2, [r3, #4]
}
 80065a0:	bf00      	nop
 80065a2:	370c      	adds	r7, #12
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr
 80065ac:	20000eec 	.word	0x20000eec
 80065b0:	20000ed8 	.word	0x20000ed8

080065b4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80065b4:	b580      	push	{r7, lr}
 80065b6:	b088      	sub	sp, #32
 80065b8:	af00      	add	r7, sp, #0
 80065ba:	6078      	str	r0, [r7, #4]
 80065bc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d10b      	bne.n	80065dc <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80065c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065c8:	f383 8811 	msr	BASEPRI, r3
 80065cc:	f3bf 8f6f 	isb	sy
 80065d0:	f3bf 8f4f 	dsb	sy
 80065d4:	613b      	str	r3, [r7, #16]
}
 80065d6:	bf00      	nop
 80065d8:	bf00      	nop
 80065da:	e7fd      	b.n	80065d8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d10b      	bne.n	80065fa <xTaskCheckForTimeOut+0x46>
	__asm volatile
 80065e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80065e6:	f383 8811 	msr	BASEPRI, r3
 80065ea:	f3bf 8f6f 	isb	sy
 80065ee:	f3bf 8f4f 	dsb	sy
 80065f2:	60fb      	str	r3, [r7, #12]
}
 80065f4:	bf00      	nop
 80065f6:	bf00      	nop
 80065f8:	e7fd      	b.n	80065f6 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80065fa:	f000 fe8d 	bl	8007318 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80065fe:	4b1d      	ldr	r3, [pc, #116]	@ (8006674 <xTaskCheckForTimeOut+0xc0>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	69ba      	ldr	r2, [r7, #24]
 800660a:	1ad3      	subs	r3, r2, r3
 800660c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006616:	d102      	bne.n	800661e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8006618:	2300      	movs	r3, #0
 800661a:	61fb      	str	r3, [r7, #28]
 800661c:	e023      	b.n	8006666 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	681a      	ldr	r2, [r3, #0]
 8006622:	4b15      	ldr	r3, [pc, #84]	@ (8006678 <xTaskCheckForTimeOut+0xc4>)
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	429a      	cmp	r2, r3
 8006628:	d007      	beq.n	800663a <xTaskCheckForTimeOut+0x86>
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	685b      	ldr	r3, [r3, #4]
 800662e:	69ba      	ldr	r2, [r7, #24]
 8006630:	429a      	cmp	r2, r3
 8006632:	d302      	bcc.n	800663a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8006634:	2301      	movs	r3, #1
 8006636:	61fb      	str	r3, [r7, #28]
 8006638:	e015      	b.n	8006666 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800663a:	683b      	ldr	r3, [r7, #0]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	697a      	ldr	r2, [r7, #20]
 8006640:	429a      	cmp	r2, r3
 8006642:	d20b      	bcs.n	800665c <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8006644:	683b      	ldr	r3, [r7, #0]
 8006646:	681a      	ldr	r2, [r3, #0]
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	1ad2      	subs	r2, r2, r3
 800664c:	683b      	ldr	r3, [r7, #0]
 800664e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8006650:	6878      	ldr	r0, [r7, #4]
 8006652:	f7ff ff99 	bl	8006588 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8006656:	2300      	movs	r3, #0
 8006658:	61fb      	str	r3, [r7, #28]
 800665a:	e004      	b.n	8006666 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 800665c:	683b      	ldr	r3, [r7, #0]
 800665e:	2200      	movs	r2, #0
 8006660:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8006662:	2301      	movs	r3, #1
 8006664:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8006666:	f000 fe89 	bl	800737c <vPortExitCritical>

	return xReturn;
 800666a:	69fb      	ldr	r3, [r7, #28]
}
 800666c:	4618      	mov	r0, r3
 800666e:	3720      	adds	r7, #32
 8006670:	46bd      	mov	sp, r7
 8006672:	bd80      	pop	{r7, pc}
 8006674:	20000ed8 	.word	0x20000ed8
 8006678:	20000eec 	.word	0x20000eec

0800667c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800667c:	b480      	push	{r7}
 800667e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8006680:	4b03      	ldr	r3, [pc, #12]	@ (8006690 <vTaskMissedYield+0x14>)
 8006682:	2201      	movs	r2, #1
 8006684:	601a      	str	r2, [r3, #0]
}
 8006686:	bf00      	nop
 8006688:	46bd      	mov	sp, r7
 800668a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800668e:	4770      	bx	lr
 8006690:	20000ee8 	.word	0x20000ee8

08006694 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8006694:	b580      	push	{r7, lr}
 8006696:	b082      	sub	sp, #8
 8006698:	af00      	add	r7, sp, #0
 800669a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800669c:	f000 f852 	bl	8006744 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80066a0:	4b06      	ldr	r3, [pc, #24]	@ (80066bc <prvIdleTask+0x28>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d9f9      	bls.n	800669c <prvIdleTask+0x8>
			{
				taskYIELD();
 80066a8:	4b05      	ldr	r3, [pc, #20]	@ (80066c0 <prvIdleTask+0x2c>)
 80066aa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80066ae:	601a      	str	r2, [r3, #0]
 80066b0:	f3bf 8f4f 	dsb	sy
 80066b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80066b8:	e7f0      	b.n	800669c <prvIdleTask+0x8>
 80066ba:	bf00      	nop
 80066bc:	20000a04 	.word	0x20000a04
 80066c0:	e000ed04 	.word	0xe000ed04

080066c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80066c4:	b580      	push	{r7, lr}
 80066c6:	b082      	sub	sp, #8
 80066c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066ca:	2300      	movs	r3, #0
 80066cc:	607b      	str	r3, [r7, #4]
 80066ce:	e00c      	b.n	80066ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80066d0:	687a      	ldr	r2, [r7, #4]
 80066d2:	4613      	mov	r3, r2
 80066d4:	009b      	lsls	r3, r3, #2
 80066d6:	4413      	add	r3, r2
 80066d8:	009b      	lsls	r3, r3, #2
 80066da:	4a12      	ldr	r2, [pc, #72]	@ (8006724 <prvInitialiseTaskLists+0x60>)
 80066dc:	4413      	add	r3, r2
 80066de:	4618      	mov	r0, r3
 80066e0:	f7fe fcd6 	bl	8005090 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	3301      	adds	r3, #1
 80066e8:	607b      	str	r3, [r7, #4]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	2b37      	cmp	r3, #55	@ 0x37
 80066ee:	d9ef      	bls.n	80066d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80066f0:	480d      	ldr	r0, [pc, #52]	@ (8006728 <prvInitialiseTaskLists+0x64>)
 80066f2:	f7fe fccd 	bl	8005090 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80066f6:	480d      	ldr	r0, [pc, #52]	@ (800672c <prvInitialiseTaskLists+0x68>)
 80066f8:	f7fe fcca 	bl	8005090 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80066fc:	480c      	ldr	r0, [pc, #48]	@ (8006730 <prvInitialiseTaskLists+0x6c>)
 80066fe:	f7fe fcc7 	bl	8005090 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8006702:	480c      	ldr	r0, [pc, #48]	@ (8006734 <prvInitialiseTaskLists+0x70>)
 8006704:	f7fe fcc4 	bl	8005090 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006708:	480b      	ldr	r0, [pc, #44]	@ (8006738 <prvInitialiseTaskLists+0x74>)
 800670a:	f7fe fcc1 	bl	8005090 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800670e:	4b0b      	ldr	r3, [pc, #44]	@ (800673c <prvInitialiseTaskLists+0x78>)
 8006710:	4a05      	ldr	r2, [pc, #20]	@ (8006728 <prvInitialiseTaskLists+0x64>)
 8006712:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8006714:	4b0a      	ldr	r3, [pc, #40]	@ (8006740 <prvInitialiseTaskLists+0x7c>)
 8006716:	4a05      	ldr	r2, [pc, #20]	@ (800672c <prvInitialiseTaskLists+0x68>)
 8006718:	601a      	str	r2, [r3, #0]
}
 800671a:	bf00      	nop
 800671c:	3708      	adds	r7, #8
 800671e:	46bd      	mov	sp, r7
 8006720:	bd80      	pop	{r7, pc}
 8006722:	bf00      	nop
 8006724:	20000a04 	.word	0x20000a04
 8006728:	20000e64 	.word	0x20000e64
 800672c:	20000e78 	.word	0x20000e78
 8006730:	20000e94 	.word	0x20000e94
 8006734:	20000ea8 	.word	0x20000ea8
 8006738:	20000ec0 	.word	0x20000ec0
 800673c:	20000e8c 	.word	0x20000e8c
 8006740:	20000e90 	.word	0x20000e90

08006744 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8006744:	b580      	push	{r7, lr}
 8006746:	b082      	sub	sp, #8
 8006748:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800674a:	e019      	b.n	8006780 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800674c:	f000 fde4 	bl	8007318 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006750:	4b10      	ldr	r3, [pc, #64]	@ (8006794 <prvCheckTasksWaitingTermination+0x50>)
 8006752:	68db      	ldr	r3, [r3, #12]
 8006754:	68db      	ldr	r3, [r3, #12]
 8006756:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	3304      	adds	r3, #4
 800675c:	4618      	mov	r0, r3
 800675e:	f7fe fd21 	bl	80051a4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8006762:	4b0d      	ldr	r3, [pc, #52]	@ (8006798 <prvCheckTasksWaitingTermination+0x54>)
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	3b01      	subs	r3, #1
 8006768:	4a0b      	ldr	r2, [pc, #44]	@ (8006798 <prvCheckTasksWaitingTermination+0x54>)
 800676a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800676c:	4b0b      	ldr	r3, [pc, #44]	@ (800679c <prvCheckTasksWaitingTermination+0x58>)
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	3b01      	subs	r3, #1
 8006772:	4a0a      	ldr	r2, [pc, #40]	@ (800679c <prvCheckTasksWaitingTermination+0x58>)
 8006774:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8006776:	f000 fe01 	bl	800737c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800677a:	6878      	ldr	r0, [r7, #4]
 800677c:	f000 f810 	bl	80067a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006780:	4b06      	ldr	r3, [pc, #24]	@ (800679c <prvCheckTasksWaitingTermination+0x58>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d1e1      	bne.n	800674c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8006788:	bf00      	nop
 800678a:	bf00      	nop
 800678c:	3708      	adds	r7, #8
 800678e:	46bd      	mov	sp, r7
 8006790:	bd80      	pop	{r7, pc}
 8006792:	bf00      	nop
 8006794:	20000ea8 	.word	0x20000ea8
 8006798:	20000ed4 	.word	0x20000ed4
 800679c:	20000ebc 	.word	0x20000ebc

080067a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80067a0:	b580      	push	{r7, lr}
 80067a2:	b084      	sub	sp, #16
 80067a4:	af00      	add	r7, sp, #0
 80067a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d108      	bne.n	80067c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80067b6:	4618      	mov	r0, r3
 80067b8:	f000 ff9e 	bl	80076f8 <vPortFree>
				vPortFree( pxTCB );
 80067bc:	6878      	ldr	r0, [r7, #4]
 80067be:	f000 ff9b 	bl	80076f8 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80067c2:	e019      	b.n	80067f8 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d103      	bne.n	80067d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80067ce:	6878      	ldr	r0, [r7, #4]
 80067d0:	f000 ff92 	bl	80076f8 <vPortFree>
	}
 80067d4:	e010      	b.n	80067f8 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80067dc:	2b02      	cmp	r3, #2
 80067de:	d00b      	beq.n	80067f8 <prvDeleteTCB+0x58>
	__asm volatile
 80067e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067e4:	f383 8811 	msr	BASEPRI, r3
 80067e8:	f3bf 8f6f 	isb	sy
 80067ec:	f3bf 8f4f 	dsb	sy
 80067f0:	60fb      	str	r3, [r7, #12]
}
 80067f2:	bf00      	nop
 80067f4:	bf00      	nop
 80067f6:	e7fd      	b.n	80067f4 <prvDeleteTCB+0x54>
	}
 80067f8:	bf00      	nop
 80067fa:	3710      	adds	r7, #16
 80067fc:	46bd      	mov	sp, r7
 80067fe:	bd80      	pop	{r7, pc}

08006800 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006806:	4b0c      	ldr	r3, [pc, #48]	@ (8006838 <prvResetNextTaskUnblockTime+0x38>)
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d104      	bne.n	800681a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006810:	4b0a      	ldr	r3, [pc, #40]	@ (800683c <prvResetNextTaskUnblockTime+0x3c>)
 8006812:	f04f 32ff 	mov.w	r2, #4294967295
 8006816:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8006818:	e008      	b.n	800682c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800681a:	4b07      	ldr	r3, [pc, #28]	@ (8006838 <prvResetNextTaskUnblockTime+0x38>)
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	68db      	ldr	r3, [r3, #12]
 8006822:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	685b      	ldr	r3, [r3, #4]
 8006828:	4a04      	ldr	r2, [pc, #16]	@ (800683c <prvResetNextTaskUnblockTime+0x3c>)
 800682a:	6013      	str	r3, [r2, #0]
}
 800682c:	bf00      	nop
 800682e:	370c      	adds	r7, #12
 8006830:	46bd      	mov	sp, r7
 8006832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006836:	4770      	bx	lr
 8006838:	20000e8c 	.word	0x20000e8c
 800683c:	20000ef4 	.word	0x20000ef4

08006840 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006840:	b480      	push	{r7}
 8006842:	b083      	sub	sp, #12
 8006844:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8006846:	4b0b      	ldr	r3, [pc, #44]	@ (8006874 <xTaskGetSchedulerState+0x34>)
 8006848:	681b      	ldr	r3, [r3, #0]
 800684a:	2b00      	cmp	r3, #0
 800684c:	d102      	bne.n	8006854 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800684e:	2301      	movs	r3, #1
 8006850:	607b      	str	r3, [r7, #4]
 8006852:	e008      	b.n	8006866 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006854:	4b08      	ldr	r3, [pc, #32]	@ (8006878 <xTaskGetSchedulerState+0x38>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	2b00      	cmp	r3, #0
 800685a:	d102      	bne.n	8006862 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800685c:	2302      	movs	r3, #2
 800685e:	607b      	str	r3, [r7, #4]
 8006860:	e001      	b.n	8006866 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8006862:	2300      	movs	r3, #0
 8006864:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8006866:	687b      	ldr	r3, [r7, #4]
	}
 8006868:	4618      	mov	r0, r3
 800686a:	370c      	adds	r7, #12
 800686c:	46bd      	mov	sp, r7
 800686e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006872:	4770      	bx	lr
 8006874:	20000ee0 	.word	0x20000ee0
 8006878:	20000efc 	.word	0x20000efc

0800687c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800687c:	b580      	push	{r7, lr}
 800687e:	b086      	sub	sp, #24
 8006880:	af00      	add	r7, sp, #0
 8006882:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8006888:	2300      	movs	r3, #0
 800688a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d058      	beq.n	8006944 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8006892:	4b2f      	ldr	r3, [pc, #188]	@ (8006950 <xTaskPriorityDisinherit+0xd4>)
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	693a      	ldr	r2, [r7, #16]
 8006898:	429a      	cmp	r2, r3
 800689a:	d00b      	beq.n	80068b4 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800689c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068a0:	f383 8811 	msr	BASEPRI, r3
 80068a4:	f3bf 8f6f 	isb	sy
 80068a8:	f3bf 8f4f 	dsb	sy
 80068ac:	60fb      	str	r3, [r7, #12]
}
 80068ae:	bf00      	nop
 80068b0:	bf00      	nop
 80068b2:	e7fd      	b.n	80068b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80068b4:	693b      	ldr	r3, [r7, #16]
 80068b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10b      	bne.n	80068d4 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c0:	f383 8811 	msr	BASEPRI, r3
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	60bb      	str	r3, [r7, #8]
}
 80068ce:	bf00      	nop
 80068d0:	bf00      	nop
 80068d2:	e7fd      	b.n	80068d0 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068d8:	1e5a      	subs	r2, r3, #1
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80068de:	693b      	ldr	r3, [r7, #16]
 80068e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068e2:	693b      	ldr	r3, [r7, #16]
 80068e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d02c      	beq.n	8006944 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d128      	bne.n	8006944 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80068f2:	693b      	ldr	r3, [r7, #16]
 80068f4:	3304      	adds	r3, #4
 80068f6:	4618      	mov	r0, r3
 80068f8:	f7fe fc54 	bl	80051a4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006900:	693b      	ldr	r3, [r7, #16]
 8006902:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006904:	693b      	ldr	r3, [r7, #16]
 8006906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006908:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800690c:	693b      	ldr	r3, [r7, #16]
 800690e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006910:	693b      	ldr	r3, [r7, #16]
 8006912:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006914:	4b0f      	ldr	r3, [pc, #60]	@ (8006954 <xTaskPriorityDisinherit+0xd8>)
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	429a      	cmp	r2, r3
 800691a:	d903      	bls.n	8006924 <xTaskPriorityDisinherit+0xa8>
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006920:	4a0c      	ldr	r2, [pc, #48]	@ (8006954 <xTaskPriorityDisinherit+0xd8>)
 8006922:	6013      	str	r3, [r2, #0]
 8006924:	693b      	ldr	r3, [r7, #16]
 8006926:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006928:	4613      	mov	r3, r2
 800692a:	009b      	lsls	r3, r3, #2
 800692c:	4413      	add	r3, r2
 800692e:	009b      	lsls	r3, r3, #2
 8006930:	4a09      	ldr	r2, [pc, #36]	@ (8006958 <xTaskPriorityDisinherit+0xdc>)
 8006932:	441a      	add	r2, r3
 8006934:	693b      	ldr	r3, [r7, #16]
 8006936:	3304      	adds	r3, #4
 8006938:	4619      	mov	r1, r3
 800693a:	4610      	mov	r0, r2
 800693c:	f7fe fbd5 	bl	80050ea <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006940:	2301      	movs	r3, #1
 8006942:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006944:	697b      	ldr	r3, [r7, #20]
	}
 8006946:	4618      	mov	r0, r3
 8006948:	3718      	adds	r7, #24
 800694a:	46bd      	mov	sp, r7
 800694c:	bd80      	pop	{r7, pc}
 800694e:	bf00      	nop
 8006950:	20000a00 	.word	0x20000a00
 8006954:	20000edc 	.word	0x20000edc
 8006958:	20000a04 	.word	0x20000a04

0800695c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800695c:	b580      	push	{r7, lr}
 800695e:	b084      	sub	sp, #16
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
 8006964:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8006966:	4b21      	ldr	r3, [pc, #132]	@ (80069ec <prvAddCurrentTaskToDelayedList+0x90>)
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800696c:	4b20      	ldr	r3, [pc, #128]	@ (80069f0 <prvAddCurrentTaskToDelayedList+0x94>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	3304      	adds	r3, #4
 8006972:	4618      	mov	r0, r3
 8006974:	f7fe fc16 	bl	80051a4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800697e:	d10a      	bne.n	8006996 <prvAddCurrentTaskToDelayedList+0x3a>
 8006980:	683b      	ldr	r3, [r7, #0]
 8006982:	2b00      	cmp	r3, #0
 8006984:	d007      	beq.n	8006996 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006986:	4b1a      	ldr	r3, [pc, #104]	@ (80069f0 <prvAddCurrentTaskToDelayedList+0x94>)
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	3304      	adds	r3, #4
 800698c:	4619      	mov	r1, r3
 800698e:	4819      	ldr	r0, [pc, #100]	@ (80069f4 <prvAddCurrentTaskToDelayedList+0x98>)
 8006990:	f7fe fbab 	bl	80050ea <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8006994:	e026      	b.n	80069e4 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8006996:	68fa      	ldr	r2, [r7, #12]
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	4413      	add	r3, r2
 800699c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800699e:	4b14      	ldr	r3, [pc, #80]	@ (80069f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	68ba      	ldr	r2, [r7, #8]
 80069a4:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80069a6:	68ba      	ldr	r2, [r7, #8]
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	429a      	cmp	r2, r3
 80069ac:	d209      	bcs.n	80069c2 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069ae:	4b12      	ldr	r3, [pc, #72]	@ (80069f8 <prvAddCurrentTaskToDelayedList+0x9c>)
 80069b0:	681a      	ldr	r2, [r3, #0]
 80069b2:	4b0f      	ldr	r3, [pc, #60]	@ (80069f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	3304      	adds	r3, #4
 80069b8:	4619      	mov	r1, r3
 80069ba:	4610      	mov	r0, r2
 80069bc:	f7fe fbb9 	bl	8005132 <vListInsert>
}
 80069c0:	e010      	b.n	80069e4 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80069c2:	4b0e      	ldr	r3, [pc, #56]	@ (80069fc <prvAddCurrentTaskToDelayedList+0xa0>)
 80069c4:	681a      	ldr	r2, [r3, #0]
 80069c6:	4b0a      	ldr	r3, [pc, #40]	@ (80069f0 <prvAddCurrentTaskToDelayedList+0x94>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	3304      	adds	r3, #4
 80069cc:	4619      	mov	r1, r3
 80069ce:	4610      	mov	r0, r2
 80069d0:	f7fe fbaf 	bl	8005132 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80069d4:	4b0a      	ldr	r3, [pc, #40]	@ (8006a00 <prvAddCurrentTaskToDelayedList+0xa4>)
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68ba      	ldr	r2, [r7, #8]
 80069da:	429a      	cmp	r2, r3
 80069dc:	d202      	bcs.n	80069e4 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 80069de:	4a08      	ldr	r2, [pc, #32]	@ (8006a00 <prvAddCurrentTaskToDelayedList+0xa4>)
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	6013      	str	r3, [r2, #0]
}
 80069e4:	bf00      	nop
 80069e6:	3710      	adds	r7, #16
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}
 80069ec:	20000ed8 	.word	0x20000ed8
 80069f0:	20000a00 	.word	0x20000a00
 80069f4:	20000ec0 	.word	0x20000ec0
 80069f8:	20000e90 	.word	0x20000e90
 80069fc:	20000e8c 	.word	0x20000e8c
 8006a00:	20000ef4 	.word	0x20000ef4

08006a04 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006a04:	b580      	push	{r7, lr}
 8006a06:	b08a      	sub	sp, #40	@ 0x28
 8006a08:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006a0e:	f000 fb13 	bl	8007038 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006a12:	4b1d      	ldr	r3, [pc, #116]	@ (8006a88 <xTimerCreateTimerTask+0x84>)
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	2b00      	cmp	r3, #0
 8006a18:	d021      	beq.n	8006a5e <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006a1e:	2300      	movs	r3, #0
 8006a20:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006a22:	1d3a      	adds	r2, r7, #4
 8006a24:	f107 0108 	add.w	r1, r7, #8
 8006a28:	f107 030c 	add.w	r3, r7, #12
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f7fe fb15 	bl	800505c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006a32:	6879      	ldr	r1, [r7, #4]
 8006a34:	68bb      	ldr	r3, [r7, #8]
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	9202      	str	r2, [sp, #8]
 8006a3a:	9301      	str	r3, [sp, #4]
 8006a3c:	2302      	movs	r3, #2
 8006a3e:	9300      	str	r3, [sp, #0]
 8006a40:	2300      	movs	r3, #0
 8006a42:	460a      	mov	r2, r1
 8006a44:	4911      	ldr	r1, [pc, #68]	@ (8006a8c <xTimerCreateTimerTask+0x88>)
 8006a46:	4812      	ldr	r0, [pc, #72]	@ (8006a90 <xTimerCreateTimerTask+0x8c>)
 8006a48:	f7ff f8d0 	bl	8005bec <xTaskCreateStatic>
 8006a4c:	4603      	mov	r3, r0
 8006a4e:	4a11      	ldr	r2, [pc, #68]	@ (8006a94 <xTimerCreateTimerTask+0x90>)
 8006a50:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006a52:	4b10      	ldr	r3, [pc, #64]	@ (8006a94 <xTimerCreateTimerTask+0x90>)
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	2b00      	cmp	r3, #0
 8006a58:	d001      	beq.n	8006a5e <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8006a5a:	2301      	movs	r3, #1
 8006a5c:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d10b      	bne.n	8006a7c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8006a64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a68:	f383 8811 	msr	BASEPRI, r3
 8006a6c:	f3bf 8f6f 	isb	sy
 8006a70:	f3bf 8f4f 	dsb	sy
 8006a74:	613b      	str	r3, [r7, #16]
}
 8006a76:	bf00      	nop
 8006a78:	bf00      	nop
 8006a7a:	e7fd      	b.n	8006a78 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8006a7c:	697b      	ldr	r3, [r7, #20]
}
 8006a7e:	4618      	mov	r0, r3
 8006a80:	3718      	adds	r7, #24
 8006a82:	46bd      	mov	sp, r7
 8006a84:	bd80      	pop	{r7, pc}
 8006a86:	bf00      	nop
 8006a88:	20000f30 	.word	0x20000f30
 8006a8c:	08008b18 	.word	0x08008b18
 8006a90:	08006bd1 	.word	0x08006bd1
 8006a94:	20000f34 	.word	0x20000f34

08006a98 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8006a98:	b580      	push	{r7, lr}
 8006a9a:	b08a      	sub	sp, #40	@ 0x28
 8006a9c:	af00      	add	r7, sp, #0
 8006a9e:	60f8      	str	r0, [r7, #12]
 8006aa0:	60b9      	str	r1, [r7, #8]
 8006aa2:	607a      	str	r2, [r7, #4]
 8006aa4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8006aa6:	2300      	movs	r3, #0
 8006aa8:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d10b      	bne.n	8006ac8 <xTimerGenericCommand+0x30>
	__asm volatile
 8006ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ab4:	f383 8811 	msr	BASEPRI, r3
 8006ab8:	f3bf 8f6f 	isb	sy
 8006abc:	f3bf 8f4f 	dsb	sy
 8006ac0:	623b      	str	r3, [r7, #32]
}
 8006ac2:	bf00      	nop
 8006ac4:	bf00      	nop
 8006ac6:	e7fd      	b.n	8006ac4 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8006ac8:	4b19      	ldr	r3, [pc, #100]	@ (8006b30 <xTimerGenericCommand+0x98>)
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d02a      	beq.n	8006b26 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8006ad8:	68fb      	ldr	r3, [r7, #12]
 8006ada:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006adc:	68bb      	ldr	r3, [r7, #8]
 8006ade:	2b05      	cmp	r3, #5
 8006ae0:	dc18      	bgt.n	8006b14 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006ae2:	f7ff fead 	bl	8006840 <xTaskGetSchedulerState>
 8006ae6:	4603      	mov	r3, r0
 8006ae8:	2b02      	cmp	r3, #2
 8006aea:	d109      	bne.n	8006b00 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006aec:	4b10      	ldr	r3, [pc, #64]	@ (8006b30 <xTimerGenericCommand+0x98>)
 8006aee:	6818      	ldr	r0, [r3, #0]
 8006af0:	f107 0110 	add.w	r1, r7, #16
 8006af4:	2300      	movs	r3, #0
 8006af6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006af8:	f7fe fc88 	bl	800540c <xQueueGenericSend>
 8006afc:	6278      	str	r0, [r7, #36]	@ 0x24
 8006afe:	e012      	b.n	8006b26 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006b00:	4b0b      	ldr	r3, [pc, #44]	@ (8006b30 <xTimerGenericCommand+0x98>)
 8006b02:	6818      	ldr	r0, [r3, #0]
 8006b04:	f107 0110 	add.w	r1, r7, #16
 8006b08:	2300      	movs	r3, #0
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	f7fe fc7e 	bl	800540c <xQueueGenericSend>
 8006b10:	6278      	str	r0, [r7, #36]	@ 0x24
 8006b12:	e008      	b.n	8006b26 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006b14:	4b06      	ldr	r3, [pc, #24]	@ (8006b30 <xTimerGenericCommand+0x98>)
 8006b16:	6818      	ldr	r0, [r3, #0]
 8006b18:	f107 0110 	add.w	r1, r7, #16
 8006b1c:	2300      	movs	r3, #0
 8006b1e:	683a      	ldr	r2, [r7, #0]
 8006b20:	f7fe fd76 	bl	8005610 <xQueueGenericSendFromISR>
 8006b24:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8006b26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8006b28:	4618      	mov	r0, r3
 8006b2a:	3728      	adds	r7, #40	@ 0x28
 8006b2c:	46bd      	mov	sp, r7
 8006b2e:	bd80      	pop	{r7, pc}
 8006b30:	20000f30 	.word	0x20000f30

08006b34 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006b34:	b580      	push	{r7, lr}
 8006b36:	b088      	sub	sp, #32
 8006b38:	af02      	add	r7, sp, #8
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b3e:	4b23      	ldr	r3, [pc, #140]	@ (8006bcc <prvProcessExpiredTimer+0x98>)
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	68db      	ldr	r3, [r3, #12]
 8006b44:	68db      	ldr	r3, [r3, #12]
 8006b46:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006b48:	697b      	ldr	r3, [r7, #20]
 8006b4a:	3304      	adds	r3, #4
 8006b4c:	4618      	mov	r0, r3
 8006b4e:	f7fe fb29 	bl	80051a4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006b52:	697b      	ldr	r3, [r7, #20]
 8006b54:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006b58:	f003 0304 	and.w	r3, r3, #4
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	d023      	beq.n	8006ba8 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8006b60:	697b      	ldr	r3, [r7, #20]
 8006b62:	699a      	ldr	r2, [r3, #24]
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	18d1      	adds	r1, r2, r3
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	683a      	ldr	r2, [r7, #0]
 8006b6c:	6978      	ldr	r0, [r7, #20]
 8006b6e:	f000 f8d5 	bl	8006d1c <prvInsertTimerInActiveList>
 8006b72:	4603      	mov	r3, r0
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d020      	beq.n	8006bba <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006b78:	2300      	movs	r3, #0
 8006b7a:	9300      	str	r3, [sp, #0]
 8006b7c:	2300      	movs	r3, #0
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	2100      	movs	r1, #0
 8006b82:	6978      	ldr	r0, [r7, #20]
 8006b84:	f7ff ff88 	bl	8006a98 <xTimerGenericCommand>
 8006b88:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d114      	bne.n	8006bba <prvProcessExpiredTimer+0x86>
	__asm volatile
 8006b90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b94:	f383 8811 	msr	BASEPRI, r3
 8006b98:	f3bf 8f6f 	isb	sy
 8006b9c:	f3bf 8f4f 	dsb	sy
 8006ba0:	60fb      	str	r3, [r7, #12]
}
 8006ba2:	bf00      	nop
 8006ba4:	bf00      	nop
 8006ba6:	e7fd      	b.n	8006ba4 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006ba8:	697b      	ldr	r3, [r7, #20]
 8006baa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006bae:	f023 0301 	bic.w	r3, r3, #1
 8006bb2:	b2da      	uxtb	r2, r3
 8006bb4:	697b      	ldr	r3, [r7, #20]
 8006bb6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006bba:	697b      	ldr	r3, [r7, #20]
 8006bbc:	6a1b      	ldr	r3, [r3, #32]
 8006bbe:	6978      	ldr	r0, [r7, #20]
 8006bc0:	4798      	blx	r3
}
 8006bc2:	bf00      	nop
 8006bc4:	3718      	adds	r7, #24
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	bd80      	pop	{r7, pc}
 8006bca:	bf00      	nop
 8006bcc:	20000f28 	.word	0x20000f28

08006bd0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006bd8:	f107 0308 	add.w	r3, r7, #8
 8006bdc:	4618      	mov	r0, r3
 8006bde:	f000 f859 	bl	8006c94 <prvGetNextExpireTime>
 8006be2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	4619      	mov	r1, r3
 8006be8:	68f8      	ldr	r0, [r7, #12]
 8006bea:	f000 f805 	bl	8006bf8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006bee:	f000 f8d7 	bl	8006da0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006bf2:	bf00      	nop
 8006bf4:	e7f0      	b.n	8006bd8 <prvTimerTask+0x8>
	...

08006bf8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b084      	sub	sp, #16
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
 8006c00:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006c02:	f7ff fa37 	bl	8006074 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006c06:	f107 0308 	add.w	r3, r7, #8
 8006c0a:	4618      	mov	r0, r3
 8006c0c:	f000 f866 	bl	8006cdc <prvSampleTimeNow>
 8006c10:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006c12:	68bb      	ldr	r3, [r7, #8]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d130      	bne.n	8006c7a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8006c18:	683b      	ldr	r3, [r7, #0]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d10a      	bne.n	8006c34 <prvProcessTimerOrBlockTask+0x3c>
 8006c1e:	687a      	ldr	r2, [r7, #4]
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	429a      	cmp	r2, r3
 8006c24:	d806      	bhi.n	8006c34 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8006c26:	f7ff fa33 	bl	8006090 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8006c2a:	68f9      	ldr	r1, [r7, #12]
 8006c2c:	6878      	ldr	r0, [r7, #4]
 8006c2e:	f7ff ff81 	bl	8006b34 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006c32:	e024      	b.n	8006c7e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	2b00      	cmp	r3, #0
 8006c38:	d008      	beq.n	8006c4c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8006c3a:	4b13      	ldr	r3, [pc, #76]	@ (8006c88 <prvProcessTimerOrBlockTask+0x90>)
 8006c3c:	681b      	ldr	r3, [r3, #0]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d101      	bne.n	8006c48 <prvProcessTimerOrBlockTask+0x50>
 8006c44:	2301      	movs	r3, #1
 8006c46:	e000      	b.n	8006c4a <prvProcessTimerOrBlockTask+0x52>
 8006c48:	2300      	movs	r3, #0
 8006c4a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8006c8c <prvProcessTimerOrBlockTask+0x94>)
 8006c4e:	6818      	ldr	r0, [r3, #0]
 8006c50:	687a      	ldr	r2, [r7, #4]
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	1ad3      	subs	r3, r2, r3
 8006c56:	683a      	ldr	r2, [r7, #0]
 8006c58:	4619      	mov	r1, r3
 8006c5a:	f7fe ff93 	bl	8005b84 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8006c5e:	f7ff fa17 	bl	8006090 <xTaskResumeAll>
 8006c62:	4603      	mov	r3, r0
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d10a      	bne.n	8006c7e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8006c68:	4b09      	ldr	r3, [pc, #36]	@ (8006c90 <prvProcessTimerOrBlockTask+0x98>)
 8006c6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c6e:	601a      	str	r2, [r3, #0]
 8006c70:	f3bf 8f4f 	dsb	sy
 8006c74:	f3bf 8f6f 	isb	sy
}
 8006c78:	e001      	b.n	8006c7e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8006c7a:	f7ff fa09 	bl	8006090 <xTaskResumeAll>
}
 8006c7e:	bf00      	nop
 8006c80:	3710      	adds	r7, #16
 8006c82:	46bd      	mov	sp, r7
 8006c84:	bd80      	pop	{r7, pc}
 8006c86:	bf00      	nop
 8006c88:	20000f2c 	.word	0x20000f2c
 8006c8c:	20000f30 	.word	0x20000f30
 8006c90:	e000ed04 	.word	0xe000ed04

08006c94 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8006c94:	b480      	push	{r7}
 8006c96:	b085      	sub	sp, #20
 8006c98:	af00      	add	r7, sp, #0
 8006c9a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8006c9c:	4b0e      	ldr	r3, [pc, #56]	@ (8006cd8 <prvGetNextExpireTime+0x44>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d101      	bne.n	8006caa <prvGetNextExpireTime+0x16>
 8006ca6:	2201      	movs	r2, #1
 8006ca8:	e000      	b.n	8006cac <prvGetNextExpireTime+0x18>
 8006caa:	2200      	movs	r2, #0
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	d105      	bne.n	8006cc4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006cb8:	4b07      	ldr	r3, [pc, #28]	@ (8006cd8 <prvGetNextExpireTime+0x44>)
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	68db      	ldr	r3, [r3, #12]
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	60fb      	str	r3, [r7, #12]
 8006cc2:	e001      	b.n	8006cc8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006cc4:	2300      	movs	r3, #0
 8006cc6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
}
 8006cca:	4618      	mov	r0, r3
 8006ccc:	3714      	adds	r7, #20
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	20000f28 	.word	0x20000f28

08006cdc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	b084      	sub	sp, #16
 8006ce0:	af00      	add	r7, sp, #0
 8006ce2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006ce4:	f7ff fa72 	bl	80061cc <xTaskGetTickCount>
 8006ce8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8006cea:	4b0b      	ldr	r3, [pc, #44]	@ (8006d18 <prvSampleTimeNow+0x3c>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68fa      	ldr	r2, [r7, #12]
 8006cf0:	429a      	cmp	r2, r3
 8006cf2:	d205      	bcs.n	8006d00 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006cf4:	f000 f93a 	bl	8006f6c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	2201      	movs	r2, #1
 8006cfc:	601a      	str	r2, [r3, #0]
 8006cfe:	e002      	b.n	8006d06 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	2200      	movs	r2, #0
 8006d04:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8006d06:	4a04      	ldr	r2, [pc, #16]	@ (8006d18 <prvSampleTimeNow+0x3c>)
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006d0c:	68fb      	ldr	r3, [r7, #12]
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3710      	adds	r7, #16
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}
 8006d16:	bf00      	nop
 8006d18:	20000f38 	.word	0x20000f38

08006d1c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	b086      	sub	sp, #24
 8006d20:	af00      	add	r7, sp, #0
 8006d22:	60f8      	str	r0, [r7, #12]
 8006d24:	60b9      	str	r1, [r7, #8]
 8006d26:	607a      	str	r2, [r7, #4]
 8006d28:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8006d2a:	2300      	movs	r3, #0
 8006d2c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	68ba      	ldr	r2, [r7, #8]
 8006d32:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	68fa      	ldr	r2, [r7, #12]
 8006d38:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8006d3a:	68ba      	ldr	r2, [r7, #8]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	429a      	cmp	r2, r3
 8006d40:	d812      	bhi.n	8006d68 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006d42:	687a      	ldr	r2, [r7, #4]
 8006d44:	683b      	ldr	r3, [r7, #0]
 8006d46:	1ad2      	subs	r2, r2, r3
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	699b      	ldr	r3, [r3, #24]
 8006d4c:	429a      	cmp	r2, r3
 8006d4e:	d302      	bcc.n	8006d56 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006d50:	2301      	movs	r3, #1
 8006d52:	617b      	str	r3, [r7, #20]
 8006d54:	e01b      	b.n	8006d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8006d56:	4b10      	ldr	r3, [pc, #64]	@ (8006d98 <prvInsertTimerInActiveList+0x7c>)
 8006d58:	681a      	ldr	r2, [r3, #0]
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	3304      	adds	r3, #4
 8006d5e:	4619      	mov	r1, r3
 8006d60:	4610      	mov	r0, r2
 8006d62:	f7fe f9e6 	bl	8005132 <vListInsert>
 8006d66:	e012      	b.n	8006d8e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8006d68:	687a      	ldr	r2, [r7, #4]
 8006d6a:	683b      	ldr	r3, [r7, #0]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d206      	bcs.n	8006d7e <prvInsertTimerInActiveList+0x62>
 8006d70:	68ba      	ldr	r2, [r7, #8]
 8006d72:	683b      	ldr	r3, [r7, #0]
 8006d74:	429a      	cmp	r2, r3
 8006d76:	d302      	bcc.n	8006d7e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8006d78:	2301      	movs	r3, #1
 8006d7a:	617b      	str	r3, [r7, #20]
 8006d7c:	e007      	b.n	8006d8e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006d7e:	4b07      	ldr	r3, [pc, #28]	@ (8006d9c <prvInsertTimerInActiveList+0x80>)
 8006d80:	681a      	ldr	r2, [r3, #0]
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	3304      	adds	r3, #4
 8006d86:	4619      	mov	r1, r3
 8006d88:	4610      	mov	r0, r2
 8006d8a:	f7fe f9d2 	bl	8005132 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8006d8e:	697b      	ldr	r3, [r7, #20]
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	3718      	adds	r7, #24
 8006d94:	46bd      	mov	sp, r7
 8006d96:	bd80      	pop	{r7, pc}
 8006d98:	20000f2c 	.word	0x20000f2c
 8006d9c:	20000f28 	.word	0x20000f28

08006da0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8006da0:	b580      	push	{r7, lr}
 8006da2:	b08e      	sub	sp, #56	@ 0x38
 8006da4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006da6:	e0ce      	b.n	8006f46 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	da19      	bge.n	8006de2 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8006dae:	1d3b      	adds	r3, r7, #4
 8006db0:	3304      	adds	r3, #4
 8006db2:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8006db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d10b      	bne.n	8006dd2 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8006dba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dbe:	f383 8811 	msr	BASEPRI, r3
 8006dc2:	f3bf 8f6f 	isb	sy
 8006dc6:	f3bf 8f4f 	dsb	sy
 8006dca:	61fb      	str	r3, [r7, #28]
}
 8006dcc:	bf00      	nop
 8006dce:	bf00      	nop
 8006dd0:	e7fd      	b.n	8006dce <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006dd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006dd8:	6850      	ldr	r0, [r2, #4]
 8006dda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ddc:	6892      	ldr	r2, [r2, #8]
 8006dde:	4611      	mov	r1, r2
 8006de0:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	f2c0 80ae 	blt.w	8006f46 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df0:	695b      	ldr	r3, [r3, #20]
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d004      	beq.n	8006e00 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006df8:	3304      	adds	r3, #4
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	f7fe f9d2 	bl	80051a4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006e00:	463b      	mov	r3, r7
 8006e02:	4618      	mov	r0, r3
 8006e04:	f7ff ff6a 	bl	8006cdc <prvSampleTimeNow>
 8006e08:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2b09      	cmp	r3, #9
 8006e0e:	f200 8097 	bhi.w	8006f40 <prvProcessReceivedCommands+0x1a0>
 8006e12:	a201      	add	r2, pc, #4	@ (adr r2, 8006e18 <prvProcessReceivedCommands+0x78>)
 8006e14:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006e18:	08006e41 	.word	0x08006e41
 8006e1c:	08006e41 	.word	0x08006e41
 8006e20:	08006e41 	.word	0x08006e41
 8006e24:	08006eb7 	.word	0x08006eb7
 8006e28:	08006ecb 	.word	0x08006ecb
 8006e2c:	08006f17 	.word	0x08006f17
 8006e30:	08006e41 	.word	0x08006e41
 8006e34:	08006e41 	.word	0x08006e41
 8006e38:	08006eb7 	.word	0x08006eb7
 8006e3c:	08006ecb 	.word	0x08006ecb
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e42:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e46:	f043 0301 	orr.w	r3, r3, #1
 8006e4a:	b2da      	uxtb	r2, r3
 8006e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e4e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006e52:	68ba      	ldr	r2, [r7, #8]
 8006e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e56:	699b      	ldr	r3, [r3, #24]
 8006e58:	18d1      	adds	r1, r2, r3
 8006e5a:	68bb      	ldr	r3, [r7, #8]
 8006e5c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e60:	f7ff ff5c 	bl	8006d1c <prvInsertTimerInActiveList>
 8006e64:	4603      	mov	r3, r0
 8006e66:	2b00      	cmp	r3, #0
 8006e68:	d06c      	beq.n	8006f44 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e6c:	6a1b      	ldr	r3, [r3, #32]
 8006e6e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e70:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006e72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e74:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006e78:	f003 0304 	and.w	r3, r3, #4
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d061      	beq.n	8006f44 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8006e80:	68ba      	ldr	r2, [r7, #8]
 8006e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006e84:	699b      	ldr	r3, [r3, #24]
 8006e86:	441a      	add	r2, r3
 8006e88:	2300      	movs	r3, #0
 8006e8a:	9300      	str	r3, [sp, #0]
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	2100      	movs	r1, #0
 8006e90:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006e92:	f7ff fe01 	bl	8006a98 <xTimerGenericCommand>
 8006e96:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8006e98:	6a3b      	ldr	r3, [r7, #32]
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d152      	bne.n	8006f44 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8006e9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ea2:	f383 8811 	msr	BASEPRI, r3
 8006ea6:	f3bf 8f6f 	isb	sy
 8006eaa:	f3bf 8f4f 	dsb	sy
 8006eae:	61bb      	str	r3, [r7, #24]
}
 8006eb0:	bf00      	nop
 8006eb2:	bf00      	nop
 8006eb4:	e7fd      	b.n	8006eb2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006eb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ebc:	f023 0301 	bic.w	r3, r3, #1
 8006ec0:	b2da      	uxtb	r2, r3
 8006ec2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ec4:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006ec8:	e03d      	b.n	8006f46 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ecc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006ed0:	f043 0301 	orr.w	r3, r3, #1
 8006ed4:	b2da      	uxtb	r2, r3
 8006ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ed8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006edc:	68ba      	ldr	r2, [r7, #8]
 8006ede:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee0:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006ee2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ee4:	699b      	ldr	r3, [r3, #24]
 8006ee6:	2b00      	cmp	r3, #0
 8006ee8:	d10b      	bne.n	8006f02 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8006eea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eee:	f383 8811 	msr	BASEPRI, r3
 8006ef2:	f3bf 8f6f 	isb	sy
 8006ef6:	f3bf 8f4f 	dsb	sy
 8006efa:	617b      	str	r3, [r7, #20]
}
 8006efc:	bf00      	nop
 8006efe:	bf00      	nop
 8006f00:	e7fd      	b.n	8006efe <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006f02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f04:	699a      	ldr	r2, [r3, #24]
 8006f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f08:	18d1      	adds	r1, r2, r3
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f10:	f7ff ff04 	bl	8006d1c <prvInsertTimerInActiveList>
					break;
 8006f14:	e017      	b.n	8006f46 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f18:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f1c:	f003 0302 	and.w	r3, r3, #2
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d103      	bne.n	8006f2c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006f24:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006f26:	f000 fbe7 	bl	80076f8 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8006f2a:	e00c      	b.n	8006f46 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006f32:	f023 0301 	bic.w	r3, r3, #1
 8006f36:	b2da      	uxtb	r2, r3
 8006f38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f3a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006f3e:	e002      	b.n	8006f46 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006f40:	bf00      	nop
 8006f42:	e000      	b.n	8006f46 <prvProcessReceivedCommands+0x1a6>
					break;
 8006f44:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8006f46:	4b08      	ldr	r3, [pc, #32]	@ (8006f68 <prvProcessReceivedCommands+0x1c8>)
 8006f48:	681b      	ldr	r3, [r3, #0]
 8006f4a:	1d39      	adds	r1, r7, #4
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	4618      	mov	r0, r3
 8006f50:	f7fe fbfc 	bl	800574c <xQueueReceive>
 8006f54:	4603      	mov	r3, r0
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	f47f af26 	bne.w	8006da8 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8006f5c:	bf00      	nop
 8006f5e:	bf00      	nop
 8006f60:	3730      	adds	r7, #48	@ 0x30
 8006f62:	46bd      	mov	sp, r7
 8006f64:	bd80      	pop	{r7, pc}
 8006f66:	bf00      	nop
 8006f68:	20000f30 	.word	0x20000f30

08006f6c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8006f6c:	b580      	push	{r7, lr}
 8006f6e:	b088      	sub	sp, #32
 8006f70:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006f72:	e049      	b.n	8007008 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006f74:	4b2e      	ldr	r3, [pc, #184]	@ (8007030 <prvSwitchTimerLists+0xc4>)
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	68db      	ldr	r3, [r3, #12]
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f7e:	4b2c      	ldr	r3, [pc, #176]	@ (8007030 <prvSwitchTimerLists+0xc4>)
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	68db      	ldr	r3, [r3, #12]
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	3304      	adds	r3, #4
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7fe f909 	bl	80051a4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	6a1b      	ldr	r3, [r3, #32]
 8006f96:	68f8      	ldr	r0, [r7, #12]
 8006f98:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006fa0:	f003 0304 	and.w	r3, r3, #4
 8006fa4:	2b00      	cmp	r3, #0
 8006fa6:	d02f      	beq.n	8007008 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	699b      	ldr	r3, [r3, #24]
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	4413      	add	r3, r2
 8006fb0:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8006fb2:	68ba      	ldr	r2, [r7, #8]
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	429a      	cmp	r2, r3
 8006fb8:	d90e      	bls.n	8006fd8 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	68ba      	ldr	r2, [r7, #8]
 8006fbe:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	68fa      	ldr	r2, [r7, #12]
 8006fc4:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8006fc6:	4b1a      	ldr	r3, [pc, #104]	@ (8007030 <prvSwitchTimerLists+0xc4>)
 8006fc8:	681a      	ldr	r2, [r3, #0]
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	3304      	adds	r3, #4
 8006fce:	4619      	mov	r1, r3
 8006fd0:	4610      	mov	r0, r2
 8006fd2:	f7fe f8ae 	bl	8005132 <vListInsert>
 8006fd6:	e017      	b.n	8007008 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8006fd8:	2300      	movs	r3, #0
 8006fda:	9300      	str	r3, [sp, #0]
 8006fdc:	2300      	movs	r3, #0
 8006fde:	693a      	ldr	r2, [r7, #16]
 8006fe0:	2100      	movs	r1, #0
 8006fe2:	68f8      	ldr	r0, [r7, #12]
 8006fe4:	f7ff fd58 	bl	8006a98 <xTimerGenericCommand>
 8006fe8:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d10b      	bne.n	8007008 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006ff0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006ff4:	f383 8811 	msr	BASEPRI, r3
 8006ff8:	f3bf 8f6f 	isb	sy
 8006ffc:	f3bf 8f4f 	dsb	sy
 8007000:	603b      	str	r3, [r7, #0]
}
 8007002:	bf00      	nop
 8007004:	bf00      	nop
 8007006:	e7fd      	b.n	8007004 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007008:	4b09      	ldr	r3, [pc, #36]	@ (8007030 <prvSwitchTimerLists+0xc4>)
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	2b00      	cmp	r3, #0
 8007010:	d1b0      	bne.n	8006f74 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007012:	4b07      	ldr	r3, [pc, #28]	@ (8007030 <prvSwitchTimerLists+0xc4>)
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007018:	4b06      	ldr	r3, [pc, #24]	@ (8007034 <prvSwitchTimerLists+0xc8>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a04      	ldr	r2, [pc, #16]	@ (8007030 <prvSwitchTimerLists+0xc4>)
 800701e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007020:	4a04      	ldr	r2, [pc, #16]	@ (8007034 <prvSwitchTimerLists+0xc8>)
 8007022:	697b      	ldr	r3, [r7, #20]
 8007024:	6013      	str	r3, [r2, #0]
}
 8007026:	bf00      	nop
 8007028:	3718      	adds	r7, #24
 800702a:	46bd      	mov	sp, r7
 800702c:	bd80      	pop	{r7, pc}
 800702e:	bf00      	nop
 8007030:	20000f28 	.word	0x20000f28
 8007034:	20000f2c 	.word	0x20000f2c

08007038 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b082      	sub	sp, #8
 800703c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800703e:	f000 f96b 	bl	8007318 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007042:	4b15      	ldr	r3, [pc, #84]	@ (8007098 <prvCheckForValidListAndQueue+0x60>)
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	2b00      	cmp	r3, #0
 8007048:	d120      	bne.n	800708c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800704a:	4814      	ldr	r0, [pc, #80]	@ (800709c <prvCheckForValidListAndQueue+0x64>)
 800704c:	f7fe f820 	bl	8005090 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007050:	4813      	ldr	r0, [pc, #76]	@ (80070a0 <prvCheckForValidListAndQueue+0x68>)
 8007052:	f7fe f81d 	bl	8005090 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007056:	4b13      	ldr	r3, [pc, #76]	@ (80070a4 <prvCheckForValidListAndQueue+0x6c>)
 8007058:	4a10      	ldr	r2, [pc, #64]	@ (800709c <prvCheckForValidListAndQueue+0x64>)
 800705a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800705c:	4b12      	ldr	r3, [pc, #72]	@ (80070a8 <prvCheckForValidListAndQueue+0x70>)
 800705e:	4a10      	ldr	r2, [pc, #64]	@ (80070a0 <prvCheckForValidListAndQueue+0x68>)
 8007060:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007062:	2300      	movs	r3, #0
 8007064:	9300      	str	r3, [sp, #0]
 8007066:	4b11      	ldr	r3, [pc, #68]	@ (80070ac <prvCheckForValidListAndQueue+0x74>)
 8007068:	4a11      	ldr	r2, [pc, #68]	@ (80070b0 <prvCheckForValidListAndQueue+0x78>)
 800706a:	2110      	movs	r1, #16
 800706c:	200a      	movs	r0, #10
 800706e:	f7fe f92d 	bl	80052cc <xQueueGenericCreateStatic>
 8007072:	4603      	mov	r3, r0
 8007074:	4a08      	ldr	r2, [pc, #32]	@ (8007098 <prvCheckForValidListAndQueue+0x60>)
 8007076:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007078:	4b07      	ldr	r3, [pc, #28]	@ (8007098 <prvCheckForValidListAndQueue+0x60>)
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d005      	beq.n	800708c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007080:	4b05      	ldr	r3, [pc, #20]	@ (8007098 <prvCheckForValidListAndQueue+0x60>)
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	490b      	ldr	r1, [pc, #44]	@ (80070b4 <prvCheckForValidListAndQueue+0x7c>)
 8007086:	4618      	mov	r0, r3
 8007088:	f7fe fd52 	bl	8005b30 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800708c:	f000 f976 	bl	800737c <vPortExitCritical>
}
 8007090:	bf00      	nop
 8007092:	46bd      	mov	sp, r7
 8007094:	bd80      	pop	{r7, pc}
 8007096:	bf00      	nop
 8007098:	20000f30 	.word	0x20000f30
 800709c:	20000f00 	.word	0x20000f00
 80070a0:	20000f14 	.word	0x20000f14
 80070a4:	20000f28 	.word	0x20000f28
 80070a8:	20000f2c 	.word	0x20000f2c
 80070ac:	20000fdc 	.word	0x20000fdc
 80070b0:	20000f3c 	.word	0x20000f3c
 80070b4:	08008b20 	.word	0x08008b20

080070b8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80070b8:	b480      	push	{r7}
 80070ba:	b085      	sub	sp, #20
 80070bc:	af00      	add	r7, sp, #0
 80070be:	60f8      	str	r0, [r7, #12]
 80070c0:	60b9      	str	r1, [r7, #8]
 80070c2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	3b04      	subs	r3, #4
 80070c8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 80070d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	3b04      	subs	r3, #4
 80070d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 80070d8:	68bb      	ldr	r3, [r7, #8]
 80070da:	f023 0201 	bic.w	r2, r3, #1
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	3b04      	subs	r3, #4
 80070e6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 80070e8:	4a0c      	ldr	r2, [pc, #48]	@ (800711c <pxPortInitialiseStack+0x64>)
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	3b14      	subs	r3, #20
 80070f2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 80070f4:	687a      	ldr	r2, [r7, #4]
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	3b04      	subs	r3, #4
 80070fe:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	f06f 0202 	mvn.w	r2, #2
 8007106:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	3b20      	subs	r3, #32
 800710c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800710e:	68fb      	ldr	r3, [r7, #12]
}
 8007110:	4618      	mov	r0, r3
 8007112:	3714      	adds	r7, #20
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr
 800711c:	08007121 	.word	0x08007121

08007120 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007120:	b480      	push	{r7}
 8007122:	b085      	sub	sp, #20
 8007124:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007126:	2300      	movs	r3, #0
 8007128:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800712a:	4b13      	ldr	r3, [pc, #76]	@ (8007178 <prvTaskExitError+0x58>)
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007132:	d00b      	beq.n	800714c <prvTaskExitError+0x2c>
	__asm volatile
 8007134:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007138:	f383 8811 	msr	BASEPRI, r3
 800713c:	f3bf 8f6f 	isb	sy
 8007140:	f3bf 8f4f 	dsb	sy
 8007144:	60fb      	str	r3, [r7, #12]
}
 8007146:	bf00      	nop
 8007148:	bf00      	nop
 800714a:	e7fd      	b.n	8007148 <prvTaskExitError+0x28>
	__asm volatile
 800714c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007150:	f383 8811 	msr	BASEPRI, r3
 8007154:	f3bf 8f6f 	isb	sy
 8007158:	f3bf 8f4f 	dsb	sy
 800715c:	60bb      	str	r3, [r7, #8]
}
 800715e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007160:	bf00      	nop
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	2b00      	cmp	r3, #0
 8007166:	d0fc      	beq.n	8007162 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007168:	bf00      	nop
 800716a:	bf00      	nop
 800716c:	3714      	adds	r7, #20
 800716e:	46bd      	mov	sp, r7
 8007170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007174:	4770      	bx	lr
 8007176:	bf00      	nop
 8007178:	20000014 	.word	0x20000014
 800717c:	00000000 	.word	0x00000000

08007180 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007180:	4b07      	ldr	r3, [pc, #28]	@ (80071a0 <pxCurrentTCBConst2>)
 8007182:	6819      	ldr	r1, [r3, #0]
 8007184:	6808      	ldr	r0, [r1, #0]
 8007186:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800718a:	f380 8809 	msr	PSP, r0
 800718e:	f3bf 8f6f 	isb	sy
 8007192:	f04f 0000 	mov.w	r0, #0
 8007196:	f380 8811 	msr	BASEPRI, r0
 800719a:	4770      	bx	lr
 800719c:	f3af 8000 	nop.w

080071a0 <pxCurrentTCBConst2>:
 80071a0:	20000a00 	.word	0x20000a00
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80071a4:	bf00      	nop
 80071a6:	bf00      	nop

080071a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80071a8:	4808      	ldr	r0, [pc, #32]	@ (80071cc <prvPortStartFirstTask+0x24>)
 80071aa:	6800      	ldr	r0, [r0, #0]
 80071ac:	6800      	ldr	r0, [r0, #0]
 80071ae:	f380 8808 	msr	MSP, r0
 80071b2:	f04f 0000 	mov.w	r0, #0
 80071b6:	f380 8814 	msr	CONTROL, r0
 80071ba:	b662      	cpsie	i
 80071bc:	b661      	cpsie	f
 80071be:	f3bf 8f4f 	dsb	sy
 80071c2:	f3bf 8f6f 	isb	sy
 80071c6:	df00      	svc	0
 80071c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80071ca:	bf00      	nop
 80071cc:	e000ed08 	.word	0xe000ed08

080071d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b086      	sub	sp, #24
 80071d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 80071d6:	4b47      	ldr	r3, [pc, #284]	@ (80072f4 <xPortStartScheduler+0x124>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a47      	ldr	r2, [pc, #284]	@ (80072f8 <xPortStartScheduler+0x128>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d10b      	bne.n	80071f8 <xPortStartScheduler+0x28>
	__asm volatile
 80071e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80071e4:	f383 8811 	msr	BASEPRI, r3
 80071e8:	f3bf 8f6f 	isb	sy
 80071ec:	f3bf 8f4f 	dsb	sy
 80071f0:	613b      	str	r3, [r7, #16]
}
 80071f2:	bf00      	nop
 80071f4:	bf00      	nop
 80071f6:	e7fd      	b.n	80071f4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80071f8:	4b3e      	ldr	r3, [pc, #248]	@ (80072f4 <xPortStartScheduler+0x124>)
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	4a3f      	ldr	r2, [pc, #252]	@ (80072fc <xPortStartScheduler+0x12c>)
 80071fe:	4293      	cmp	r3, r2
 8007200:	d10b      	bne.n	800721a <xPortStartScheduler+0x4a>
	__asm volatile
 8007202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007206:	f383 8811 	msr	BASEPRI, r3
 800720a:	f3bf 8f6f 	isb	sy
 800720e:	f3bf 8f4f 	dsb	sy
 8007212:	60fb      	str	r3, [r7, #12]
}
 8007214:	bf00      	nop
 8007216:	bf00      	nop
 8007218:	e7fd      	b.n	8007216 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800721a:	4b39      	ldr	r3, [pc, #228]	@ (8007300 <xPortStartScheduler+0x130>)
 800721c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	781b      	ldrb	r3, [r3, #0]
 8007222:	b2db      	uxtb	r3, r3
 8007224:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	22ff      	movs	r2, #255	@ 0xff
 800722a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	b2db      	uxtb	r3, r3
 8007232:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007234:	78fb      	ldrb	r3, [r7, #3]
 8007236:	b2db      	uxtb	r3, r3
 8007238:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800723c:	b2da      	uxtb	r2, r3
 800723e:	4b31      	ldr	r3, [pc, #196]	@ (8007304 <xPortStartScheduler+0x134>)
 8007240:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007242:	4b31      	ldr	r3, [pc, #196]	@ (8007308 <xPortStartScheduler+0x138>)
 8007244:	2207      	movs	r2, #7
 8007246:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007248:	e009      	b.n	800725e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800724a:	4b2f      	ldr	r3, [pc, #188]	@ (8007308 <xPortStartScheduler+0x138>)
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	3b01      	subs	r3, #1
 8007250:	4a2d      	ldr	r2, [pc, #180]	@ (8007308 <xPortStartScheduler+0x138>)
 8007252:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007254:	78fb      	ldrb	r3, [r7, #3]
 8007256:	b2db      	uxtb	r3, r3
 8007258:	005b      	lsls	r3, r3, #1
 800725a:	b2db      	uxtb	r3, r3
 800725c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800725e:	78fb      	ldrb	r3, [r7, #3]
 8007260:	b2db      	uxtb	r3, r3
 8007262:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007266:	2b80      	cmp	r3, #128	@ 0x80
 8007268:	d0ef      	beq.n	800724a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800726a:	4b27      	ldr	r3, [pc, #156]	@ (8007308 <xPortStartScheduler+0x138>)
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	f1c3 0307 	rsb	r3, r3, #7
 8007272:	2b04      	cmp	r3, #4
 8007274:	d00b      	beq.n	800728e <xPortStartScheduler+0xbe>
	__asm volatile
 8007276:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800727a:	f383 8811 	msr	BASEPRI, r3
 800727e:	f3bf 8f6f 	isb	sy
 8007282:	f3bf 8f4f 	dsb	sy
 8007286:	60bb      	str	r3, [r7, #8]
}
 8007288:	bf00      	nop
 800728a:	bf00      	nop
 800728c:	e7fd      	b.n	800728a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800728e:	4b1e      	ldr	r3, [pc, #120]	@ (8007308 <xPortStartScheduler+0x138>)
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	021b      	lsls	r3, r3, #8
 8007294:	4a1c      	ldr	r2, [pc, #112]	@ (8007308 <xPortStartScheduler+0x138>)
 8007296:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007298:	4b1b      	ldr	r3, [pc, #108]	@ (8007308 <xPortStartScheduler+0x138>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80072a0:	4a19      	ldr	r2, [pc, #100]	@ (8007308 <xPortStartScheduler+0x138>)
 80072a2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	b2da      	uxtb	r2, r3
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80072ac:	4b17      	ldr	r3, [pc, #92]	@ (800730c <xPortStartScheduler+0x13c>)
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	4a16      	ldr	r2, [pc, #88]	@ (800730c <xPortStartScheduler+0x13c>)
 80072b2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80072b6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80072b8:	4b14      	ldr	r3, [pc, #80]	@ (800730c <xPortStartScheduler+0x13c>)
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	4a13      	ldr	r2, [pc, #76]	@ (800730c <xPortStartScheduler+0x13c>)
 80072be:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80072c2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80072c4:	f000 f8da 	bl	800747c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80072c8:	4b11      	ldr	r3, [pc, #68]	@ (8007310 <xPortStartScheduler+0x140>)
 80072ca:	2200      	movs	r2, #0
 80072cc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80072ce:	f000 f8f9 	bl	80074c4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80072d2:	4b10      	ldr	r3, [pc, #64]	@ (8007314 <xPortStartScheduler+0x144>)
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	4a0f      	ldr	r2, [pc, #60]	@ (8007314 <xPortStartScheduler+0x144>)
 80072d8:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80072dc:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80072de:	f7ff ff63 	bl	80071a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80072e2:	f7ff f83d 	bl	8006360 <vTaskSwitchContext>
	prvTaskExitError();
 80072e6:	f7ff ff1b 	bl	8007120 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80072ea:	2300      	movs	r3, #0
}
 80072ec:	4618      	mov	r0, r3
 80072ee:	3718      	adds	r7, #24
 80072f0:	46bd      	mov	sp, r7
 80072f2:	bd80      	pop	{r7, pc}
 80072f4:	e000ed00 	.word	0xe000ed00
 80072f8:	410fc271 	.word	0x410fc271
 80072fc:	410fc270 	.word	0x410fc270
 8007300:	e000e400 	.word	0xe000e400
 8007304:	2000102c 	.word	0x2000102c
 8007308:	20001030 	.word	0x20001030
 800730c:	e000ed20 	.word	0xe000ed20
 8007310:	20000014 	.word	0x20000014
 8007314:	e000ef34 	.word	0xe000ef34

08007318 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007318:	b480      	push	{r7}
 800731a:	b083      	sub	sp, #12
 800731c:	af00      	add	r7, sp, #0
	__asm volatile
 800731e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007322:	f383 8811 	msr	BASEPRI, r3
 8007326:	f3bf 8f6f 	isb	sy
 800732a:	f3bf 8f4f 	dsb	sy
 800732e:	607b      	str	r3, [r7, #4]
}
 8007330:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007332:	4b10      	ldr	r3, [pc, #64]	@ (8007374 <vPortEnterCritical+0x5c>)
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	3301      	adds	r3, #1
 8007338:	4a0e      	ldr	r2, [pc, #56]	@ (8007374 <vPortEnterCritical+0x5c>)
 800733a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800733c:	4b0d      	ldr	r3, [pc, #52]	@ (8007374 <vPortEnterCritical+0x5c>)
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	2b01      	cmp	r3, #1
 8007342:	d110      	bne.n	8007366 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007344:	4b0c      	ldr	r3, [pc, #48]	@ (8007378 <vPortEnterCritical+0x60>)
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b00      	cmp	r3, #0
 800734c:	d00b      	beq.n	8007366 <vPortEnterCritical+0x4e>
	__asm volatile
 800734e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007352:	f383 8811 	msr	BASEPRI, r3
 8007356:	f3bf 8f6f 	isb	sy
 800735a:	f3bf 8f4f 	dsb	sy
 800735e:	603b      	str	r3, [r7, #0]
}
 8007360:	bf00      	nop
 8007362:	bf00      	nop
 8007364:	e7fd      	b.n	8007362 <vPortEnterCritical+0x4a>
	}
}
 8007366:	bf00      	nop
 8007368:	370c      	adds	r7, #12
 800736a:	46bd      	mov	sp, r7
 800736c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007370:	4770      	bx	lr
 8007372:	bf00      	nop
 8007374:	20000014 	.word	0x20000014
 8007378:	e000ed04 	.word	0xe000ed04

0800737c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800737c:	b480      	push	{r7}
 800737e:	b083      	sub	sp, #12
 8007380:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007382:	4b12      	ldr	r3, [pc, #72]	@ (80073cc <vPortExitCritical+0x50>)
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d10b      	bne.n	80073a2 <vPortExitCritical+0x26>
	__asm volatile
 800738a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800738e:	f383 8811 	msr	BASEPRI, r3
 8007392:	f3bf 8f6f 	isb	sy
 8007396:	f3bf 8f4f 	dsb	sy
 800739a:	607b      	str	r3, [r7, #4]
}
 800739c:	bf00      	nop
 800739e:	bf00      	nop
 80073a0:	e7fd      	b.n	800739e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80073a2:	4b0a      	ldr	r3, [pc, #40]	@ (80073cc <vPortExitCritical+0x50>)
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	3b01      	subs	r3, #1
 80073a8:	4a08      	ldr	r2, [pc, #32]	@ (80073cc <vPortExitCritical+0x50>)
 80073aa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80073ac:	4b07      	ldr	r3, [pc, #28]	@ (80073cc <vPortExitCritical+0x50>)
 80073ae:	681b      	ldr	r3, [r3, #0]
 80073b0:	2b00      	cmp	r3, #0
 80073b2:	d105      	bne.n	80073c0 <vPortExitCritical+0x44>
 80073b4:	2300      	movs	r3, #0
 80073b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80073b8:	683b      	ldr	r3, [r7, #0]
 80073ba:	f383 8811 	msr	BASEPRI, r3
}
 80073be:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80073c0:	bf00      	nop
 80073c2:	370c      	adds	r7, #12
 80073c4:	46bd      	mov	sp, r7
 80073c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073ca:	4770      	bx	lr
 80073cc:	20000014 	.word	0x20000014

080073d0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80073d0:	f3ef 8009 	mrs	r0, PSP
 80073d4:	f3bf 8f6f 	isb	sy
 80073d8:	4b15      	ldr	r3, [pc, #84]	@ (8007430 <pxCurrentTCBConst>)
 80073da:	681a      	ldr	r2, [r3, #0]
 80073dc:	f01e 0f10 	tst.w	lr, #16
 80073e0:	bf08      	it	eq
 80073e2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80073e6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073ea:	6010      	str	r0, [r2, #0]
 80073ec:	e92d 0009 	stmdb	sp!, {r0, r3}
 80073f0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 80073f4:	f380 8811 	msr	BASEPRI, r0
 80073f8:	f3bf 8f4f 	dsb	sy
 80073fc:	f3bf 8f6f 	isb	sy
 8007400:	f7fe ffae 	bl	8006360 <vTaskSwitchContext>
 8007404:	f04f 0000 	mov.w	r0, #0
 8007408:	f380 8811 	msr	BASEPRI, r0
 800740c:	bc09      	pop	{r0, r3}
 800740e:	6819      	ldr	r1, [r3, #0]
 8007410:	6808      	ldr	r0, [r1, #0]
 8007412:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007416:	f01e 0f10 	tst.w	lr, #16
 800741a:	bf08      	it	eq
 800741c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007420:	f380 8809 	msr	PSP, r0
 8007424:	f3bf 8f6f 	isb	sy
 8007428:	4770      	bx	lr
 800742a:	bf00      	nop
 800742c:	f3af 8000 	nop.w

08007430 <pxCurrentTCBConst>:
 8007430:	20000a00 	.word	0x20000a00
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007434:	bf00      	nop
 8007436:	bf00      	nop

08007438 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b082      	sub	sp, #8
 800743c:	af00      	add	r7, sp, #0
	__asm volatile
 800743e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007442:	f383 8811 	msr	BASEPRI, r3
 8007446:	f3bf 8f6f 	isb	sy
 800744a:	f3bf 8f4f 	dsb	sy
 800744e:	607b      	str	r3, [r7, #4]
}
 8007450:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8007452:	f7fe fecb 	bl	80061ec <xTaskIncrementTick>
 8007456:	4603      	mov	r3, r0
 8007458:	2b00      	cmp	r3, #0
 800745a:	d003      	beq.n	8007464 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800745c:	4b06      	ldr	r3, [pc, #24]	@ (8007478 <xPortSysTickHandler+0x40>)
 800745e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007462:	601a      	str	r2, [r3, #0]
 8007464:	2300      	movs	r3, #0
 8007466:	603b      	str	r3, [r7, #0]
	__asm volatile
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	f383 8811 	msr	BASEPRI, r3
}
 800746e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8007470:	bf00      	nop
 8007472:	3708      	adds	r7, #8
 8007474:	46bd      	mov	sp, r7
 8007476:	bd80      	pop	{r7, pc}
 8007478:	e000ed04 	.word	0xe000ed04

0800747c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800747c:	b480      	push	{r7}
 800747e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8007480:	4b0b      	ldr	r3, [pc, #44]	@ (80074b0 <vPortSetupTimerInterrupt+0x34>)
 8007482:	2200      	movs	r2, #0
 8007484:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8007486:	4b0b      	ldr	r3, [pc, #44]	@ (80074b4 <vPortSetupTimerInterrupt+0x38>)
 8007488:	2200      	movs	r2, #0
 800748a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800748c:	4b0a      	ldr	r3, [pc, #40]	@ (80074b8 <vPortSetupTimerInterrupt+0x3c>)
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	4a0a      	ldr	r2, [pc, #40]	@ (80074bc <vPortSetupTimerInterrupt+0x40>)
 8007492:	fba2 2303 	umull	r2, r3, r2, r3
 8007496:	099b      	lsrs	r3, r3, #6
 8007498:	4a09      	ldr	r2, [pc, #36]	@ (80074c0 <vPortSetupTimerInterrupt+0x44>)
 800749a:	3b01      	subs	r3, #1
 800749c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800749e:	4b04      	ldr	r3, [pc, #16]	@ (80074b0 <vPortSetupTimerInterrupt+0x34>)
 80074a0:	2207      	movs	r2, #7
 80074a2:	601a      	str	r2, [r3, #0]
}
 80074a4:	bf00      	nop
 80074a6:	46bd      	mov	sp, r7
 80074a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ac:	4770      	bx	lr
 80074ae:	bf00      	nop
 80074b0:	e000e010 	.word	0xe000e010
 80074b4:	e000e018 	.word	0xe000e018
 80074b8:	20000008 	.word	0x20000008
 80074bc:	10624dd3 	.word	0x10624dd3
 80074c0:	e000e014 	.word	0xe000e014

080074c4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80074c4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80074d4 <vPortEnableVFP+0x10>
 80074c8:	6801      	ldr	r1, [r0, #0]
 80074ca:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80074ce:	6001      	str	r1, [r0, #0]
 80074d0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80074d2:	bf00      	nop
 80074d4:	e000ed88 	.word	0xe000ed88

080074d8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80074d8:	b480      	push	{r7}
 80074da:	b085      	sub	sp, #20
 80074dc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80074de:	f3ef 8305 	mrs	r3, IPSR
 80074e2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80074e4:	68fb      	ldr	r3, [r7, #12]
 80074e6:	2b0f      	cmp	r3, #15
 80074e8:	d915      	bls.n	8007516 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80074ea:	4a18      	ldr	r2, [pc, #96]	@ (800754c <vPortValidateInterruptPriority+0x74>)
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	4413      	add	r3, r2
 80074f0:	781b      	ldrb	r3, [r3, #0]
 80074f2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80074f4:	4b16      	ldr	r3, [pc, #88]	@ (8007550 <vPortValidateInterruptPriority+0x78>)
 80074f6:	781b      	ldrb	r3, [r3, #0]
 80074f8:	7afa      	ldrb	r2, [r7, #11]
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d20b      	bcs.n	8007516 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 80074fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007502:	f383 8811 	msr	BASEPRI, r3
 8007506:	f3bf 8f6f 	isb	sy
 800750a:	f3bf 8f4f 	dsb	sy
 800750e:	607b      	str	r3, [r7, #4]
}
 8007510:	bf00      	nop
 8007512:	bf00      	nop
 8007514:	e7fd      	b.n	8007512 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8007516:	4b0f      	ldr	r3, [pc, #60]	@ (8007554 <vPortValidateInterruptPriority+0x7c>)
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800751e:	4b0e      	ldr	r3, [pc, #56]	@ (8007558 <vPortValidateInterruptPriority+0x80>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	429a      	cmp	r2, r3
 8007524:	d90b      	bls.n	800753e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8007526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800752a:	f383 8811 	msr	BASEPRI, r3
 800752e:	f3bf 8f6f 	isb	sy
 8007532:	f3bf 8f4f 	dsb	sy
 8007536:	603b      	str	r3, [r7, #0]
}
 8007538:	bf00      	nop
 800753a:	bf00      	nop
 800753c:	e7fd      	b.n	800753a <vPortValidateInterruptPriority+0x62>
	}
 800753e:	bf00      	nop
 8007540:	3714      	adds	r7, #20
 8007542:	46bd      	mov	sp, r7
 8007544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007548:	4770      	bx	lr
 800754a:	bf00      	nop
 800754c:	e000e3f0 	.word	0xe000e3f0
 8007550:	2000102c 	.word	0x2000102c
 8007554:	e000ed0c 	.word	0xe000ed0c
 8007558:	20001030 	.word	0x20001030

0800755c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800755c:	b580      	push	{r7, lr}
 800755e:	b08a      	sub	sp, #40	@ 0x28
 8007560:	af00      	add	r7, sp, #0
 8007562:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8007564:	2300      	movs	r3, #0
 8007566:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8007568:	f7fe fd84 	bl	8006074 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800756c:	4b5c      	ldr	r3, [pc, #368]	@ (80076e0 <pvPortMalloc+0x184>)
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	2b00      	cmp	r3, #0
 8007572:	d101      	bne.n	8007578 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8007574:	f000 f924 	bl	80077c0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8007578:	4b5a      	ldr	r3, [pc, #360]	@ (80076e4 <pvPortMalloc+0x188>)
 800757a:	681a      	ldr	r2, [r3, #0]
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	4013      	ands	r3, r2
 8007580:	2b00      	cmp	r3, #0
 8007582:	f040 8095 	bne.w	80076b0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	2b00      	cmp	r3, #0
 800758a:	d01e      	beq.n	80075ca <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800758c:	2208      	movs	r2, #8
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	4413      	add	r3, r2
 8007592:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	f003 0307 	and.w	r3, r3, #7
 800759a:	2b00      	cmp	r3, #0
 800759c:	d015      	beq.n	80075ca <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	f023 0307 	bic.w	r3, r3, #7
 80075a4:	3308      	adds	r3, #8
 80075a6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	f003 0307 	and.w	r3, r3, #7
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d00b      	beq.n	80075ca <pvPortMalloc+0x6e>
	__asm volatile
 80075b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075b6:	f383 8811 	msr	BASEPRI, r3
 80075ba:	f3bf 8f6f 	isb	sy
 80075be:	f3bf 8f4f 	dsb	sy
 80075c2:	617b      	str	r3, [r7, #20]
}
 80075c4:	bf00      	nop
 80075c6:	bf00      	nop
 80075c8:	e7fd      	b.n	80075c6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d06f      	beq.n	80076b0 <pvPortMalloc+0x154>
 80075d0:	4b45      	ldr	r3, [pc, #276]	@ (80076e8 <pvPortMalloc+0x18c>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	687a      	ldr	r2, [r7, #4]
 80075d6:	429a      	cmp	r2, r3
 80075d8:	d86a      	bhi.n	80076b0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80075da:	4b44      	ldr	r3, [pc, #272]	@ (80076ec <pvPortMalloc+0x190>)
 80075dc:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80075de:	4b43      	ldr	r3, [pc, #268]	@ (80076ec <pvPortMalloc+0x190>)
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075e4:	e004      	b.n	80075f0 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 80075e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80075ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80075f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075f2:	685b      	ldr	r3, [r3, #4]
 80075f4:	687a      	ldr	r2, [r7, #4]
 80075f6:	429a      	cmp	r2, r3
 80075f8:	d903      	bls.n	8007602 <pvPortMalloc+0xa6>
 80075fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1f1      	bne.n	80075e6 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8007602:	4b37      	ldr	r3, [pc, #220]	@ (80076e0 <pvPortMalloc+0x184>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007608:	429a      	cmp	r2, r3
 800760a:	d051      	beq.n	80076b0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800760c:	6a3b      	ldr	r3, [r7, #32]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	2208      	movs	r2, #8
 8007612:	4413      	add	r3, r2
 8007614:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8007616:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007618:	681a      	ldr	r2, [r3, #0]
 800761a:	6a3b      	ldr	r3, [r7, #32]
 800761c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800761e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007620:	685a      	ldr	r2, [r3, #4]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	1ad2      	subs	r2, r2, r3
 8007626:	2308      	movs	r3, #8
 8007628:	005b      	lsls	r3, r3, #1
 800762a:	429a      	cmp	r2, r3
 800762c:	d920      	bls.n	8007670 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800762e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	4413      	add	r3, r2
 8007634:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	f003 0307 	and.w	r3, r3, #7
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00b      	beq.n	8007658 <pvPortMalloc+0xfc>
	__asm volatile
 8007640:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007644:	f383 8811 	msr	BASEPRI, r3
 8007648:	f3bf 8f6f 	isb	sy
 800764c:	f3bf 8f4f 	dsb	sy
 8007650:	613b      	str	r3, [r7, #16]
}
 8007652:	bf00      	nop
 8007654:	bf00      	nop
 8007656:	e7fd      	b.n	8007654 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8007658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800765a:	685a      	ldr	r2, [r3, #4]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	1ad2      	subs	r2, r2, r3
 8007660:	69bb      	ldr	r3, [r7, #24]
 8007662:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8007664:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007666:	687a      	ldr	r2, [r7, #4]
 8007668:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800766a:	69b8      	ldr	r0, [r7, #24]
 800766c:	f000 f90a 	bl	8007884 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8007670:	4b1d      	ldr	r3, [pc, #116]	@ (80076e8 <pvPortMalloc+0x18c>)
 8007672:	681a      	ldr	r2, [r3, #0]
 8007674:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007676:	685b      	ldr	r3, [r3, #4]
 8007678:	1ad3      	subs	r3, r2, r3
 800767a:	4a1b      	ldr	r2, [pc, #108]	@ (80076e8 <pvPortMalloc+0x18c>)
 800767c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800767e:	4b1a      	ldr	r3, [pc, #104]	@ (80076e8 <pvPortMalloc+0x18c>)
 8007680:	681a      	ldr	r2, [r3, #0]
 8007682:	4b1b      	ldr	r3, [pc, #108]	@ (80076f0 <pvPortMalloc+0x194>)
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	429a      	cmp	r2, r3
 8007688:	d203      	bcs.n	8007692 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800768a:	4b17      	ldr	r3, [pc, #92]	@ (80076e8 <pvPortMalloc+0x18c>)
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	4a18      	ldr	r2, [pc, #96]	@ (80076f0 <pvPortMalloc+0x194>)
 8007690:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8007692:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007694:	685a      	ldr	r2, [r3, #4]
 8007696:	4b13      	ldr	r3, [pc, #76]	@ (80076e4 <pvPortMalloc+0x188>)
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	431a      	orrs	r2, r3
 800769c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800769e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80076a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076a2:	2200      	movs	r2, #0
 80076a4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80076a6:	4b13      	ldr	r3, [pc, #76]	@ (80076f4 <pvPortMalloc+0x198>)
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	3301      	adds	r3, #1
 80076ac:	4a11      	ldr	r2, [pc, #68]	@ (80076f4 <pvPortMalloc+0x198>)
 80076ae:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80076b0:	f7fe fcee 	bl	8006090 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80076b4:	69fb      	ldr	r3, [r7, #28]
 80076b6:	f003 0307 	and.w	r3, r3, #7
 80076ba:	2b00      	cmp	r3, #0
 80076bc:	d00b      	beq.n	80076d6 <pvPortMalloc+0x17a>
	__asm volatile
 80076be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076c2:	f383 8811 	msr	BASEPRI, r3
 80076c6:	f3bf 8f6f 	isb	sy
 80076ca:	f3bf 8f4f 	dsb	sy
 80076ce:	60fb      	str	r3, [r7, #12]
}
 80076d0:	bf00      	nop
 80076d2:	bf00      	nop
 80076d4:	e7fd      	b.n	80076d2 <pvPortMalloc+0x176>
	return pvReturn;
 80076d6:	69fb      	ldr	r3, [r7, #28]
}
 80076d8:	4618      	mov	r0, r3
 80076da:	3728      	adds	r7, #40	@ 0x28
 80076dc:	46bd      	mov	sp, r7
 80076de:	bd80      	pop	{r7, pc}
 80076e0:	20004c3c 	.word	0x20004c3c
 80076e4:	20004c50 	.word	0x20004c50
 80076e8:	20004c40 	.word	0x20004c40
 80076ec:	20004c34 	.word	0x20004c34
 80076f0:	20004c44 	.word	0x20004c44
 80076f4:	20004c48 	.word	0x20004c48

080076f8 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2b00      	cmp	r3, #0
 8007708:	d04f      	beq.n	80077aa <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800770a:	2308      	movs	r3, #8
 800770c:	425b      	negs	r3, r3
 800770e:	697a      	ldr	r2, [r7, #20]
 8007710:	4413      	add	r3, r2
 8007712:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8007714:	697b      	ldr	r3, [r7, #20]
 8007716:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8007718:	693b      	ldr	r3, [r7, #16]
 800771a:	685a      	ldr	r2, [r3, #4]
 800771c:	4b25      	ldr	r3, [pc, #148]	@ (80077b4 <vPortFree+0xbc>)
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	4013      	ands	r3, r2
 8007722:	2b00      	cmp	r3, #0
 8007724:	d10b      	bne.n	800773e <vPortFree+0x46>
	__asm volatile
 8007726:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800772a:	f383 8811 	msr	BASEPRI, r3
 800772e:	f3bf 8f6f 	isb	sy
 8007732:	f3bf 8f4f 	dsb	sy
 8007736:	60fb      	str	r3, [r7, #12]
}
 8007738:	bf00      	nop
 800773a:	bf00      	nop
 800773c:	e7fd      	b.n	800773a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800773e:	693b      	ldr	r3, [r7, #16]
 8007740:	681b      	ldr	r3, [r3, #0]
 8007742:	2b00      	cmp	r3, #0
 8007744:	d00b      	beq.n	800775e <vPortFree+0x66>
	__asm volatile
 8007746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800774a:	f383 8811 	msr	BASEPRI, r3
 800774e:	f3bf 8f6f 	isb	sy
 8007752:	f3bf 8f4f 	dsb	sy
 8007756:	60bb      	str	r3, [r7, #8]
}
 8007758:	bf00      	nop
 800775a:	bf00      	nop
 800775c:	e7fd      	b.n	800775a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800775e:	693b      	ldr	r3, [r7, #16]
 8007760:	685a      	ldr	r2, [r3, #4]
 8007762:	4b14      	ldr	r3, [pc, #80]	@ (80077b4 <vPortFree+0xbc>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4013      	ands	r3, r2
 8007768:	2b00      	cmp	r3, #0
 800776a:	d01e      	beq.n	80077aa <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800776c:	693b      	ldr	r3, [r7, #16]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d11a      	bne.n	80077aa <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8007774:	693b      	ldr	r3, [r7, #16]
 8007776:	685a      	ldr	r2, [r3, #4]
 8007778:	4b0e      	ldr	r3, [pc, #56]	@ (80077b4 <vPortFree+0xbc>)
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	43db      	mvns	r3, r3
 800777e:	401a      	ands	r2, r3
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8007784:	f7fe fc76 	bl	8006074 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8007788:	693b      	ldr	r3, [r7, #16]
 800778a:	685a      	ldr	r2, [r3, #4]
 800778c:	4b0a      	ldr	r3, [pc, #40]	@ (80077b8 <vPortFree+0xc0>)
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	4413      	add	r3, r2
 8007792:	4a09      	ldr	r2, [pc, #36]	@ (80077b8 <vPortFree+0xc0>)
 8007794:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8007796:	6938      	ldr	r0, [r7, #16]
 8007798:	f000 f874 	bl	8007884 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800779c:	4b07      	ldr	r3, [pc, #28]	@ (80077bc <vPortFree+0xc4>)
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	3301      	adds	r3, #1
 80077a2:	4a06      	ldr	r2, [pc, #24]	@ (80077bc <vPortFree+0xc4>)
 80077a4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80077a6:	f7fe fc73 	bl	8006090 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80077aa:	bf00      	nop
 80077ac:	3718      	adds	r7, #24
 80077ae:	46bd      	mov	sp, r7
 80077b0:	bd80      	pop	{r7, pc}
 80077b2:	bf00      	nop
 80077b4:	20004c50 	.word	0x20004c50
 80077b8:	20004c40 	.word	0x20004c40
 80077bc:	20004c4c 	.word	0x20004c4c

080077c0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80077c0:	b480      	push	{r7}
 80077c2:	b085      	sub	sp, #20
 80077c4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80077c6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80077ca:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80077cc:	4b27      	ldr	r3, [pc, #156]	@ (800786c <prvHeapInit+0xac>)
 80077ce:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	f003 0307 	and.w	r3, r3, #7
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d00c      	beq.n	80077f4 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	3307      	adds	r3, #7
 80077de:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	f023 0307 	bic.w	r3, r3, #7
 80077e6:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80077e8:	68ba      	ldr	r2, [r7, #8]
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	1ad3      	subs	r3, r2, r3
 80077ee:	4a1f      	ldr	r2, [pc, #124]	@ (800786c <prvHeapInit+0xac>)
 80077f0:	4413      	add	r3, r2
 80077f2:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80077f8:	4a1d      	ldr	r2, [pc, #116]	@ (8007870 <prvHeapInit+0xb0>)
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 80077fe:	4b1c      	ldr	r3, [pc, #112]	@ (8007870 <prvHeapInit+0xb0>)
 8007800:	2200      	movs	r2, #0
 8007802:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	68ba      	ldr	r2, [r7, #8]
 8007808:	4413      	add	r3, r2
 800780a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800780c:	2208      	movs	r2, #8
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	1a9b      	subs	r3, r3, r2
 8007812:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f023 0307 	bic.w	r3, r3, #7
 800781a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	4a15      	ldr	r2, [pc, #84]	@ (8007874 <prvHeapInit+0xb4>)
 8007820:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007822:	4b14      	ldr	r3, [pc, #80]	@ (8007874 <prvHeapInit+0xb4>)
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2200      	movs	r2, #0
 8007828:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800782a:	4b12      	ldr	r3, [pc, #72]	@ (8007874 <prvHeapInit+0xb4>)
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	2200      	movs	r2, #0
 8007830:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007836:	683b      	ldr	r3, [r7, #0]
 8007838:	68fa      	ldr	r2, [r7, #12]
 800783a:	1ad2      	subs	r2, r2, r3
 800783c:	683b      	ldr	r3, [r7, #0]
 800783e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007840:	4b0c      	ldr	r3, [pc, #48]	@ (8007874 <prvHeapInit+0xb4>)
 8007842:	681a      	ldr	r2, [r3, #0]
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007848:	683b      	ldr	r3, [r7, #0]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	4a0a      	ldr	r2, [pc, #40]	@ (8007878 <prvHeapInit+0xb8>)
 800784e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007850:	683b      	ldr	r3, [r7, #0]
 8007852:	685b      	ldr	r3, [r3, #4]
 8007854:	4a09      	ldr	r2, [pc, #36]	@ (800787c <prvHeapInit+0xbc>)
 8007856:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007858:	4b09      	ldr	r3, [pc, #36]	@ (8007880 <prvHeapInit+0xc0>)
 800785a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800785e:	601a      	str	r2, [r3, #0]
}
 8007860:	bf00      	nop
 8007862:	3714      	adds	r7, #20
 8007864:	46bd      	mov	sp, r7
 8007866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800786a:	4770      	bx	lr
 800786c:	20001034 	.word	0x20001034
 8007870:	20004c34 	.word	0x20004c34
 8007874:	20004c3c 	.word	0x20004c3c
 8007878:	20004c44 	.word	0x20004c44
 800787c:	20004c40 	.word	0x20004c40
 8007880:	20004c50 	.word	0x20004c50

08007884 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8007884:	b480      	push	{r7}
 8007886:	b085      	sub	sp, #20
 8007888:	af00      	add	r7, sp, #0
 800788a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800788c:	4b28      	ldr	r3, [pc, #160]	@ (8007930 <prvInsertBlockIntoFreeList+0xac>)
 800788e:	60fb      	str	r3, [r7, #12]
 8007890:	e002      	b.n	8007898 <prvInsertBlockIntoFreeList+0x14>
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	60fb      	str	r3, [r7, #12]
 8007898:	68fb      	ldr	r3, [r7, #12]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	429a      	cmp	r2, r3
 80078a0:	d8f7      	bhi.n	8007892 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	68ba      	ldr	r2, [r7, #8]
 80078ac:	4413      	add	r3, r2
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	429a      	cmp	r2, r3
 80078b2:	d108      	bne.n	80078c6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	685a      	ldr	r2, [r3, #4]
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	685b      	ldr	r3, [r3, #4]
 80078bc:	441a      	add	r2, r3
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	685b      	ldr	r3, [r3, #4]
 80078ce:	68ba      	ldr	r2, [r7, #8]
 80078d0:	441a      	add	r2, r3
 80078d2:	68fb      	ldr	r3, [r7, #12]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	429a      	cmp	r2, r3
 80078d8:	d118      	bne.n	800790c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	4b15      	ldr	r3, [pc, #84]	@ (8007934 <prvInsertBlockIntoFreeList+0xb0>)
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d00d      	beq.n	8007902 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	685a      	ldr	r2, [r3, #4]
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	685b      	ldr	r3, [r3, #4]
 80078f0:	441a      	add	r2, r3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	601a      	str	r2, [r3, #0]
 8007900:	e008      	b.n	8007914 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007902:	4b0c      	ldr	r3, [pc, #48]	@ (8007934 <prvInsertBlockIntoFreeList+0xb0>)
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	601a      	str	r2, [r3, #0]
 800790a:	e003      	b.n	8007914 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	681a      	ldr	r2, [r3, #0]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007914:	68fa      	ldr	r2, [r7, #12]
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	429a      	cmp	r2, r3
 800791a:	d002      	beq.n	8007922 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	687a      	ldr	r2, [r7, #4]
 8007920:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007922:	bf00      	nop
 8007924:	3714      	adds	r7, #20
 8007926:	46bd      	mov	sp, r7
 8007928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800792c:	4770      	bx	lr
 800792e:	bf00      	nop
 8007930:	20004c34 	.word	0x20004c34
 8007934:	20004c3c 	.word	0x20004c3c

08007938 <cos>:
 8007938:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800793a:	ec53 2b10 	vmov	r2, r3, d0
 800793e:	4826      	ldr	r0, [pc, #152]	@ (80079d8 <cos+0xa0>)
 8007940:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8007944:	4281      	cmp	r1, r0
 8007946:	d806      	bhi.n	8007956 <cos+0x1e>
 8007948:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80079d0 <cos+0x98>
 800794c:	b005      	add	sp, #20
 800794e:	f85d eb04 	ldr.w	lr, [sp], #4
 8007952:	f000 b899 	b.w	8007a88 <__kernel_cos>
 8007956:	4821      	ldr	r0, [pc, #132]	@ (80079dc <cos+0xa4>)
 8007958:	4281      	cmp	r1, r0
 800795a:	d908      	bls.n	800796e <cos+0x36>
 800795c:	4610      	mov	r0, r2
 800795e:	4619      	mov	r1, r3
 8007960:	f7f8 fc5a 	bl	8000218 <__aeabi_dsub>
 8007964:	ec41 0b10 	vmov	d0, r0, r1
 8007968:	b005      	add	sp, #20
 800796a:	f85d fb04 	ldr.w	pc, [sp], #4
 800796e:	4668      	mov	r0, sp
 8007970:	f000 fa0e 	bl	8007d90 <__ieee754_rem_pio2>
 8007974:	f000 0003 	and.w	r0, r0, #3
 8007978:	2801      	cmp	r0, #1
 800797a:	d00b      	beq.n	8007994 <cos+0x5c>
 800797c:	2802      	cmp	r0, #2
 800797e:	d015      	beq.n	80079ac <cos+0x74>
 8007980:	b9d8      	cbnz	r0, 80079ba <cos+0x82>
 8007982:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007986:	ed9d 0b00 	vldr	d0, [sp]
 800798a:	f000 f87d 	bl	8007a88 <__kernel_cos>
 800798e:	ec51 0b10 	vmov	r0, r1, d0
 8007992:	e7e7      	b.n	8007964 <cos+0x2c>
 8007994:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007998:	ed9d 0b00 	vldr	d0, [sp]
 800799c:	f000 f93c 	bl	8007c18 <__kernel_sin>
 80079a0:	ec53 2b10 	vmov	r2, r3, d0
 80079a4:	4610      	mov	r0, r2
 80079a6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80079aa:	e7db      	b.n	8007964 <cos+0x2c>
 80079ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 80079b0:	ed9d 0b00 	vldr	d0, [sp]
 80079b4:	f000 f868 	bl	8007a88 <__kernel_cos>
 80079b8:	e7f2      	b.n	80079a0 <cos+0x68>
 80079ba:	ed9d 1b02 	vldr	d1, [sp, #8]
 80079be:	ed9d 0b00 	vldr	d0, [sp]
 80079c2:	2001      	movs	r0, #1
 80079c4:	f000 f928 	bl	8007c18 <__kernel_sin>
 80079c8:	e7e1      	b.n	800798e <cos+0x56>
 80079ca:	bf00      	nop
 80079cc:	f3af 8000 	nop.w
	...
 80079d8:	3fe921fb 	.word	0x3fe921fb
 80079dc:	7fefffff 	.word	0x7fefffff

080079e0 <sin>:
 80079e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80079e2:	ec53 2b10 	vmov	r2, r3, d0
 80079e6:	4826      	ldr	r0, [pc, #152]	@ (8007a80 <sin+0xa0>)
 80079e8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80079ec:	4281      	cmp	r1, r0
 80079ee:	d807      	bhi.n	8007a00 <sin+0x20>
 80079f0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8007a78 <sin+0x98>
 80079f4:	2000      	movs	r0, #0
 80079f6:	b005      	add	sp, #20
 80079f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80079fc:	f000 b90c 	b.w	8007c18 <__kernel_sin>
 8007a00:	4820      	ldr	r0, [pc, #128]	@ (8007a84 <sin+0xa4>)
 8007a02:	4281      	cmp	r1, r0
 8007a04:	d908      	bls.n	8007a18 <sin+0x38>
 8007a06:	4610      	mov	r0, r2
 8007a08:	4619      	mov	r1, r3
 8007a0a:	f7f8 fc05 	bl	8000218 <__aeabi_dsub>
 8007a0e:	ec41 0b10 	vmov	d0, r0, r1
 8007a12:	b005      	add	sp, #20
 8007a14:	f85d fb04 	ldr.w	pc, [sp], #4
 8007a18:	4668      	mov	r0, sp
 8007a1a:	f000 f9b9 	bl	8007d90 <__ieee754_rem_pio2>
 8007a1e:	f000 0003 	and.w	r0, r0, #3
 8007a22:	2801      	cmp	r0, #1
 8007a24:	d00c      	beq.n	8007a40 <sin+0x60>
 8007a26:	2802      	cmp	r0, #2
 8007a28:	d011      	beq.n	8007a4e <sin+0x6e>
 8007a2a:	b9e8      	cbnz	r0, 8007a68 <sin+0x88>
 8007a2c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a30:	ed9d 0b00 	vldr	d0, [sp]
 8007a34:	2001      	movs	r0, #1
 8007a36:	f000 f8ef 	bl	8007c18 <__kernel_sin>
 8007a3a:	ec51 0b10 	vmov	r0, r1, d0
 8007a3e:	e7e6      	b.n	8007a0e <sin+0x2e>
 8007a40:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a44:	ed9d 0b00 	vldr	d0, [sp]
 8007a48:	f000 f81e 	bl	8007a88 <__kernel_cos>
 8007a4c:	e7f5      	b.n	8007a3a <sin+0x5a>
 8007a4e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a52:	ed9d 0b00 	vldr	d0, [sp]
 8007a56:	2001      	movs	r0, #1
 8007a58:	f000 f8de 	bl	8007c18 <__kernel_sin>
 8007a5c:	ec53 2b10 	vmov	r2, r3, d0
 8007a60:	4610      	mov	r0, r2
 8007a62:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8007a66:	e7d2      	b.n	8007a0e <sin+0x2e>
 8007a68:	ed9d 1b02 	vldr	d1, [sp, #8]
 8007a6c:	ed9d 0b00 	vldr	d0, [sp]
 8007a70:	f000 f80a 	bl	8007a88 <__kernel_cos>
 8007a74:	e7f2      	b.n	8007a5c <sin+0x7c>
 8007a76:	bf00      	nop
	...
 8007a80:	3fe921fb 	.word	0x3fe921fb
 8007a84:	7fefffff 	.word	0x7fefffff

08007a88 <__kernel_cos>:
 8007a88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a8c:	ec57 6b10 	vmov	r6, r7, d0
 8007a90:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007a94:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8007a98:	ed8d 1b00 	vstr	d1, [sp]
 8007a9c:	d206      	bcs.n	8007aac <__kernel_cos+0x24>
 8007a9e:	4630      	mov	r0, r6
 8007aa0:	4639      	mov	r1, r7
 8007aa2:	f7f9 f80b 	bl	8000abc <__aeabi_d2iz>
 8007aa6:	2800      	cmp	r0, #0
 8007aa8:	f000 8088 	beq.w	8007bbc <__kernel_cos+0x134>
 8007aac:	4632      	mov	r2, r6
 8007aae:	463b      	mov	r3, r7
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	4639      	mov	r1, r7
 8007ab4:	f7f8 fd68 	bl	8000588 <__aeabi_dmul>
 8007ab8:	4b51      	ldr	r3, [pc, #324]	@ (8007c00 <__kernel_cos+0x178>)
 8007aba:	2200      	movs	r2, #0
 8007abc:	4604      	mov	r4, r0
 8007abe:	460d      	mov	r5, r1
 8007ac0:	f7f8 fd62 	bl	8000588 <__aeabi_dmul>
 8007ac4:	a340      	add	r3, pc, #256	@ (adr r3, 8007bc8 <__kernel_cos+0x140>)
 8007ac6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aca:	4682      	mov	sl, r0
 8007acc:	468b      	mov	fp, r1
 8007ace:	4620      	mov	r0, r4
 8007ad0:	4629      	mov	r1, r5
 8007ad2:	f7f8 fd59 	bl	8000588 <__aeabi_dmul>
 8007ad6:	a33e      	add	r3, pc, #248	@ (adr r3, 8007bd0 <__kernel_cos+0x148>)
 8007ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007adc:	f7f8 fb9e 	bl	800021c <__adddf3>
 8007ae0:	4622      	mov	r2, r4
 8007ae2:	462b      	mov	r3, r5
 8007ae4:	f7f8 fd50 	bl	8000588 <__aeabi_dmul>
 8007ae8:	a33b      	add	r3, pc, #236	@ (adr r3, 8007bd8 <__kernel_cos+0x150>)
 8007aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007aee:	f7f8 fb93 	bl	8000218 <__aeabi_dsub>
 8007af2:	4622      	mov	r2, r4
 8007af4:	462b      	mov	r3, r5
 8007af6:	f7f8 fd47 	bl	8000588 <__aeabi_dmul>
 8007afa:	a339      	add	r3, pc, #228	@ (adr r3, 8007be0 <__kernel_cos+0x158>)
 8007afc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b00:	f7f8 fb8c 	bl	800021c <__adddf3>
 8007b04:	4622      	mov	r2, r4
 8007b06:	462b      	mov	r3, r5
 8007b08:	f7f8 fd3e 	bl	8000588 <__aeabi_dmul>
 8007b0c:	a336      	add	r3, pc, #216	@ (adr r3, 8007be8 <__kernel_cos+0x160>)
 8007b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b12:	f7f8 fb81 	bl	8000218 <__aeabi_dsub>
 8007b16:	4622      	mov	r2, r4
 8007b18:	462b      	mov	r3, r5
 8007b1a:	f7f8 fd35 	bl	8000588 <__aeabi_dmul>
 8007b1e:	a334      	add	r3, pc, #208	@ (adr r3, 8007bf0 <__kernel_cos+0x168>)
 8007b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b24:	f7f8 fb7a 	bl	800021c <__adddf3>
 8007b28:	4622      	mov	r2, r4
 8007b2a:	462b      	mov	r3, r5
 8007b2c:	f7f8 fd2c 	bl	8000588 <__aeabi_dmul>
 8007b30:	4622      	mov	r2, r4
 8007b32:	462b      	mov	r3, r5
 8007b34:	f7f8 fd28 	bl	8000588 <__aeabi_dmul>
 8007b38:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	460d      	mov	r5, r1
 8007b40:	4630      	mov	r0, r6
 8007b42:	4639      	mov	r1, r7
 8007b44:	f7f8 fd20 	bl	8000588 <__aeabi_dmul>
 8007b48:	460b      	mov	r3, r1
 8007b4a:	4602      	mov	r2, r0
 8007b4c:	4629      	mov	r1, r5
 8007b4e:	4620      	mov	r0, r4
 8007b50:	f7f8 fb62 	bl	8000218 <__aeabi_dsub>
 8007b54:	4b2b      	ldr	r3, [pc, #172]	@ (8007c04 <__kernel_cos+0x17c>)
 8007b56:	4598      	cmp	r8, r3
 8007b58:	4606      	mov	r6, r0
 8007b5a:	460f      	mov	r7, r1
 8007b5c:	d810      	bhi.n	8007b80 <__kernel_cos+0xf8>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	460b      	mov	r3, r1
 8007b62:	4650      	mov	r0, sl
 8007b64:	4659      	mov	r1, fp
 8007b66:	f7f8 fb57 	bl	8000218 <__aeabi_dsub>
 8007b6a:	460b      	mov	r3, r1
 8007b6c:	4926      	ldr	r1, [pc, #152]	@ (8007c08 <__kernel_cos+0x180>)
 8007b6e:	4602      	mov	r2, r0
 8007b70:	2000      	movs	r0, #0
 8007b72:	f7f8 fb51 	bl	8000218 <__aeabi_dsub>
 8007b76:	ec41 0b10 	vmov	d0, r0, r1
 8007b7a:	b003      	add	sp, #12
 8007b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b80:	4b22      	ldr	r3, [pc, #136]	@ (8007c0c <__kernel_cos+0x184>)
 8007b82:	4921      	ldr	r1, [pc, #132]	@ (8007c08 <__kernel_cos+0x180>)
 8007b84:	4598      	cmp	r8, r3
 8007b86:	bf8c      	ite	hi
 8007b88:	4d21      	ldrhi	r5, [pc, #132]	@ (8007c10 <__kernel_cos+0x188>)
 8007b8a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 8007b8e:	2400      	movs	r4, #0
 8007b90:	4622      	mov	r2, r4
 8007b92:	462b      	mov	r3, r5
 8007b94:	2000      	movs	r0, #0
 8007b96:	f7f8 fb3f 	bl	8000218 <__aeabi_dsub>
 8007b9a:	4622      	mov	r2, r4
 8007b9c:	4680      	mov	r8, r0
 8007b9e:	4689      	mov	r9, r1
 8007ba0:	462b      	mov	r3, r5
 8007ba2:	4650      	mov	r0, sl
 8007ba4:	4659      	mov	r1, fp
 8007ba6:	f7f8 fb37 	bl	8000218 <__aeabi_dsub>
 8007baa:	4632      	mov	r2, r6
 8007bac:	463b      	mov	r3, r7
 8007bae:	f7f8 fb33 	bl	8000218 <__aeabi_dsub>
 8007bb2:	4602      	mov	r2, r0
 8007bb4:	460b      	mov	r3, r1
 8007bb6:	4640      	mov	r0, r8
 8007bb8:	4649      	mov	r1, r9
 8007bba:	e7da      	b.n	8007b72 <__kernel_cos+0xea>
 8007bbc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 8007bf8 <__kernel_cos+0x170>
 8007bc0:	e7db      	b.n	8007b7a <__kernel_cos+0xf2>
 8007bc2:	bf00      	nop
 8007bc4:	f3af 8000 	nop.w
 8007bc8:	be8838d4 	.word	0xbe8838d4
 8007bcc:	bda8fae9 	.word	0xbda8fae9
 8007bd0:	bdb4b1c4 	.word	0xbdb4b1c4
 8007bd4:	3e21ee9e 	.word	0x3e21ee9e
 8007bd8:	809c52ad 	.word	0x809c52ad
 8007bdc:	3e927e4f 	.word	0x3e927e4f
 8007be0:	19cb1590 	.word	0x19cb1590
 8007be4:	3efa01a0 	.word	0x3efa01a0
 8007be8:	16c15177 	.word	0x16c15177
 8007bec:	3f56c16c 	.word	0x3f56c16c
 8007bf0:	5555554c 	.word	0x5555554c
 8007bf4:	3fa55555 	.word	0x3fa55555
 8007bf8:	00000000 	.word	0x00000000
 8007bfc:	3ff00000 	.word	0x3ff00000
 8007c00:	3fe00000 	.word	0x3fe00000
 8007c04:	3fd33332 	.word	0x3fd33332
 8007c08:	3ff00000 	.word	0x3ff00000
 8007c0c:	3fe90000 	.word	0x3fe90000
 8007c10:	3fd20000 	.word	0x3fd20000
 8007c14:	00000000 	.word	0x00000000

08007c18 <__kernel_sin>:
 8007c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c1c:	ec55 4b10 	vmov	r4, r5, d0
 8007c20:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8007c24:	b085      	sub	sp, #20
 8007c26:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 8007c2a:	ed8d 1b02 	vstr	d1, [sp, #8]
 8007c2e:	4680      	mov	r8, r0
 8007c30:	d205      	bcs.n	8007c3e <__kernel_sin+0x26>
 8007c32:	4620      	mov	r0, r4
 8007c34:	4629      	mov	r1, r5
 8007c36:	f7f8 ff41 	bl	8000abc <__aeabi_d2iz>
 8007c3a:	2800      	cmp	r0, #0
 8007c3c:	d052      	beq.n	8007ce4 <__kernel_sin+0xcc>
 8007c3e:	4622      	mov	r2, r4
 8007c40:	462b      	mov	r3, r5
 8007c42:	4620      	mov	r0, r4
 8007c44:	4629      	mov	r1, r5
 8007c46:	f7f8 fc9f 	bl	8000588 <__aeabi_dmul>
 8007c4a:	4682      	mov	sl, r0
 8007c4c:	468b      	mov	fp, r1
 8007c4e:	4602      	mov	r2, r0
 8007c50:	460b      	mov	r3, r1
 8007c52:	4620      	mov	r0, r4
 8007c54:	4629      	mov	r1, r5
 8007c56:	f7f8 fc97 	bl	8000588 <__aeabi_dmul>
 8007c5a:	a342      	add	r3, pc, #264	@ (adr r3, 8007d64 <__kernel_sin+0x14c>)
 8007c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c60:	e9cd 0100 	strd	r0, r1, [sp]
 8007c64:	4650      	mov	r0, sl
 8007c66:	4659      	mov	r1, fp
 8007c68:	f7f8 fc8e 	bl	8000588 <__aeabi_dmul>
 8007c6c:	a33f      	add	r3, pc, #252	@ (adr r3, 8007d6c <__kernel_sin+0x154>)
 8007c6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c72:	f7f8 fad1 	bl	8000218 <__aeabi_dsub>
 8007c76:	4652      	mov	r2, sl
 8007c78:	465b      	mov	r3, fp
 8007c7a:	f7f8 fc85 	bl	8000588 <__aeabi_dmul>
 8007c7e:	a33d      	add	r3, pc, #244	@ (adr r3, 8007d74 <__kernel_sin+0x15c>)
 8007c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c84:	f7f8 faca 	bl	800021c <__adddf3>
 8007c88:	4652      	mov	r2, sl
 8007c8a:	465b      	mov	r3, fp
 8007c8c:	f7f8 fc7c 	bl	8000588 <__aeabi_dmul>
 8007c90:	a33a      	add	r3, pc, #232	@ (adr r3, 8007d7c <__kernel_sin+0x164>)
 8007c92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c96:	f7f8 fabf 	bl	8000218 <__aeabi_dsub>
 8007c9a:	4652      	mov	r2, sl
 8007c9c:	465b      	mov	r3, fp
 8007c9e:	f7f8 fc73 	bl	8000588 <__aeabi_dmul>
 8007ca2:	a338      	add	r3, pc, #224	@ (adr r3, 8007d84 <__kernel_sin+0x16c>)
 8007ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca8:	f7f8 fab8 	bl	800021c <__adddf3>
 8007cac:	4606      	mov	r6, r0
 8007cae:	460f      	mov	r7, r1
 8007cb0:	f1b8 0f00 	cmp.w	r8, #0
 8007cb4:	d11b      	bne.n	8007cee <__kernel_sin+0xd6>
 8007cb6:	4602      	mov	r2, r0
 8007cb8:	460b      	mov	r3, r1
 8007cba:	4650      	mov	r0, sl
 8007cbc:	4659      	mov	r1, fp
 8007cbe:	f7f8 fc63 	bl	8000588 <__aeabi_dmul>
 8007cc2:	a325      	add	r3, pc, #148	@ (adr r3, 8007d58 <__kernel_sin+0x140>)
 8007cc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc8:	f7f8 faa6 	bl	8000218 <__aeabi_dsub>
 8007ccc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007cd0:	f7f8 fc5a 	bl	8000588 <__aeabi_dmul>
 8007cd4:	4602      	mov	r2, r0
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	4620      	mov	r0, r4
 8007cda:	4629      	mov	r1, r5
 8007cdc:	f7f8 fa9e 	bl	800021c <__adddf3>
 8007ce0:	4604      	mov	r4, r0
 8007ce2:	460d      	mov	r5, r1
 8007ce4:	ec45 4b10 	vmov	d0, r4, r5
 8007ce8:	b005      	add	sp, #20
 8007cea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007cf2:	4b1b      	ldr	r3, [pc, #108]	@ (8007d60 <__kernel_sin+0x148>)
 8007cf4:	2200      	movs	r2, #0
 8007cf6:	f7f8 fc47 	bl	8000588 <__aeabi_dmul>
 8007cfa:	4632      	mov	r2, r6
 8007cfc:	4680      	mov	r8, r0
 8007cfe:	4689      	mov	r9, r1
 8007d00:	463b      	mov	r3, r7
 8007d02:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d06:	f7f8 fc3f 	bl	8000588 <__aeabi_dmul>
 8007d0a:	4602      	mov	r2, r0
 8007d0c:	460b      	mov	r3, r1
 8007d0e:	4640      	mov	r0, r8
 8007d10:	4649      	mov	r1, r9
 8007d12:	f7f8 fa81 	bl	8000218 <__aeabi_dsub>
 8007d16:	4652      	mov	r2, sl
 8007d18:	465b      	mov	r3, fp
 8007d1a:	f7f8 fc35 	bl	8000588 <__aeabi_dmul>
 8007d1e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d22:	f7f8 fa79 	bl	8000218 <__aeabi_dsub>
 8007d26:	a30c      	add	r3, pc, #48	@ (adr r3, 8007d58 <__kernel_sin+0x140>)
 8007d28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d2c:	4606      	mov	r6, r0
 8007d2e:	460f      	mov	r7, r1
 8007d30:	e9dd 0100 	ldrd	r0, r1, [sp]
 8007d34:	f7f8 fc28 	bl	8000588 <__aeabi_dmul>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	4630      	mov	r0, r6
 8007d3e:	4639      	mov	r1, r7
 8007d40:	f7f8 fa6c 	bl	800021c <__adddf3>
 8007d44:	4602      	mov	r2, r0
 8007d46:	460b      	mov	r3, r1
 8007d48:	4620      	mov	r0, r4
 8007d4a:	4629      	mov	r1, r5
 8007d4c:	f7f8 fa64 	bl	8000218 <__aeabi_dsub>
 8007d50:	e7c6      	b.n	8007ce0 <__kernel_sin+0xc8>
 8007d52:	bf00      	nop
 8007d54:	f3af 8000 	nop.w
 8007d58:	55555549 	.word	0x55555549
 8007d5c:	3fc55555 	.word	0x3fc55555
 8007d60:	3fe00000 	.word	0x3fe00000
 8007d64:	5acfd57c 	.word	0x5acfd57c
 8007d68:	3de5d93a 	.word	0x3de5d93a
 8007d6c:	8a2b9ceb 	.word	0x8a2b9ceb
 8007d70:	3e5ae5e6 	.word	0x3e5ae5e6
 8007d74:	57b1fe7d 	.word	0x57b1fe7d
 8007d78:	3ec71de3 	.word	0x3ec71de3
 8007d7c:	19c161d5 	.word	0x19c161d5
 8007d80:	3f2a01a0 	.word	0x3f2a01a0
 8007d84:	1110f8a6 	.word	0x1110f8a6
 8007d88:	3f811111 	.word	0x3f811111
 8007d8c:	00000000 	.word	0x00000000

08007d90 <__ieee754_rem_pio2>:
 8007d90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d94:	ec57 6b10 	vmov	r6, r7, d0
 8007d98:	4bc5      	ldr	r3, [pc, #788]	@ (80080b0 <__ieee754_rem_pio2+0x320>)
 8007d9a:	b08d      	sub	sp, #52	@ 0x34
 8007d9c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8007da0:	4598      	cmp	r8, r3
 8007da2:	4604      	mov	r4, r0
 8007da4:	9704      	str	r7, [sp, #16]
 8007da6:	d807      	bhi.n	8007db8 <__ieee754_rem_pio2+0x28>
 8007da8:	2200      	movs	r2, #0
 8007daa:	2300      	movs	r3, #0
 8007dac:	ed80 0b00 	vstr	d0, [r0]
 8007db0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8007db4:	2500      	movs	r5, #0
 8007db6:	e028      	b.n	8007e0a <__ieee754_rem_pio2+0x7a>
 8007db8:	4bbe      	ldr	r3, [pc, #760]	@ (80080b4 <__ieee754_rem_pio2+0x324>)
 8007dba:	4598      	cmp	r8, r3
 8007dbc:	d878      	bhi.n	8007eb0 <__ieee754_rem_pio2+0x120>
 8007dbe:	9b04      	ldr	r3, [sp, #16]
 8007dc0:	4dbd      	ldr	r5, [pc, #756]	@ (80080b8 <__ieee754_rem_pio2+0x328>)
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	4630      	mov	r0, r6
 8007dc6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8008078 <__ieee754_rem_pio2+0x2e8>)
 8007dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dcc:	4639      	mov	r1, r7
 8007dce:	dd38      	ble.n	8007e42 <__ieee754_rem_pio2+0xb2>
 8007dd0:	f7f8 fa22 	bl	8000218 <__aeabi_dsub>
 8007dd4:	45a8      	cmp	r8, r5
 8007dd6:	4606      	mov	r6, r0
 8007dd8:	460f      	mov	r7, r1
 8007dda:	d01a      	beq.n	8007e12 <__ieee754_rem_pio2+0x82>
 8007ddc:	a3a8      	add	r3, pc, #672	@ (adr r3, 8008080 <__ieee754_rem_pio2+0x2f0>)
 8007dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007de2:	f7f8 fa19 	bl	8000218 <__aeabi_dsub>
 8007de6:	4602      	mov	r2, r0
 8007de8:	460b      	mov	r3, r1
 8007dea:	4680      	mov	r8, r0
 8007dec:	4689      	mov	r9, r1
 8007dee:	4630      	mov	r0, r6
 8007df0:	4639      	mov	r1, r7
 8007df2:	f7f8 fa11 	bl	8000218 <__aeabi_dsub>
 8007df6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8008080 <__ieee754_rem_pio2+0x2f0>)
 8007df8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dfc:	f7f8 fa0c 	bl	8000218 <__aeabi_dsub>
 8007e00:	e9c4 8900 	strd	r8, r9, [r4]
 8007e04:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007e08:	2501      	movs	r5, #1
 8007e0a:	4628      	mov	r0, r5
 8007e0c:	b00d      	add	sp, #52	@ 0x34
 8007e0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007e12:	a39d      	add	r3, pc, #628	@ (adr r3, 8008088 <__ieee754_rem_pio2+0x2f8>)
 8007e14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e18:	f7f8 f9fe 	bl	8000218 <__aeabi_dsub>
 8007e1c:	a39c      	add	r3, pc, #624	@ (adr r3, 8008090 <__ieee754_rem_pio2+0x300>)
 8007e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e22:	4606      	mov	r6, r0
 8007e24:	460f      	mov	r7, r1
 8007e26:	f7f8 f9f7 	bl	8000218 <__aeabi_dsub>
 8007e2a:	4602      	mov	r2, r0
 8007e2c:	460b      	mov	r3, r1
 8007e2e:	4680      	mov	r8, r0
 8007e30:	4689      	mov	r9, r1
 8007e32:	4630      	mov	r0, r6
 8007e34:	4639      	mov	r1, r7
 8007e36:	f7f8 f9ef 	bl	8000218 <__aeabi_dsub>
 8007e3a:	a395      	add	r3, pc, #596	@ (adr r3, 8008090 <__ieee754_rem_pio2+0x300>)
 8007e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e40:	e7dc      	b.n	8007dfc <__ieee754_rem_pio2+0x6c>
 8007e42:	f7f8 f9eb 	bl	800021c <__adddf3>
 8007e46:	45a8      	cmp	r8, r5
 8007e48:	4606      	mov	r6, r0
 8007e4a:	460f      	mov	r7, r1
 8007e4c:	d018      	beq.n	8007e80 <__ieee754_rem_pio2+0xf0>
 8007e4e:	a38c      	add	r3, pc, #560	@ (adr r3, 8008080 <__ieee754_rem_pio2+0x2f0>)
 8007e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e54:	f7f8 f9e2 	bl	800021c <__adddf3>
 8007e58:	4602      	mov	r2, r0
 8007e5a:	460b      	mov	r3, r1
 8007e5c:	4680      	mov	r8, r0
 8007e5e:	4689      	mov	r9, r1
 8007e60:	4630      	mov	r0, r6
 8007e62:	4639      	mov	r1, r7
 8007e64:	f7f8 f9d8 	bl	8000218 <__aeabi_dsub>
 8007e68:	a385      	add	r3, pc, #532	@ (adr r3, 8008080 <__ieee754_rem_pio2+0x2f0>)
 8007e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6e:	f7f8 f9d5 	bl	800021c <__adddf3>
 8007e72:	f04f 35ff 	mov.w	r5, #4294967295
 8007e76:	e9c4 8900 	strd	r8, r9, [r4]
 8007e7a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007e7e:	e7c4      	b.n	8007e0a <__ieee754_rem_pio2+0x7a>
 8007e80:	a381      	add	r3, pc, #516	@ (adr r3, 8008088 <__ieee754_rem_pio2+0x2f8>)
 8007e82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e86:	f7f8 f9c9 	bl	800021c <__adddf3>
 8007e8a:	a381      	add	r3, pc, #516	@ (adr r3, 8008090 <__ieee754_rem_pio2+0x300>)
 8007e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e90:	4606      	mov	r6, r0
 8007e92:	460f      	mov	r7, r1
 8007e94:	f7f8 f9c2 	bl	800021c <__adddf3>
 8007e98:	4602      	mov	r2, r0
 8007e9a:	460b      	mov	r3, r1
 8007e9c:	4680      	mov	r8, r0
 8007e9e:	4689      	mov	r9, r1
 8007ea0:	4630      	mov	r0, r6
 8007ea2:	4639      	mov	r1, r7
 8007ea4:	f7f8 f9b8 	bl	8000218 <__aeabi_dsub>
 8007ea8:	a379      	add	r3, pc, #484	@ (adr r3, 8008090 <__ieee754_rem_pio2+0x300>)
 8007eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eae:	e7de      	b.n	8007e6e <__ieee754_rem_pio2+0xde>
 8007eb0:	4b82      	ldr	r3, [pc, #520]	@ (80080bc <__ieee754_rem_pio2+0x32c>)
 8007eb2:	4598      	cmp	r8, r3
 8007eb4:	f200 80d1 	bhi.w	800805a <__ieee754_rem_pio2+0x2ca>
 8007eb8:	f000 f966 	bl	8008188 <fabs>
 8007ebc:	ec57 6b10 	vmov	r6, r7, d0
 8007ec0:	a375      	add	r3, pc, #468	@ (adr r3, 8008098 <__ieee754_rem_pio2+0x308>)
 8007ec2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ec6:	4630      	mov	r0, r6
 8007ec8:	4639      	mov	r1, r7
 8007eca:	f7f8 fb5d 	bl	8000588 <__aeabi_dmul>
 8007ece:	4b7c      	ldr	r3, [pc, #496]	@ (80080c0 <__ieee754_rem_pio2+0x330>)
 8007ed0:	2200      	movs	r2, #0
 8007ed2:	f7f8 f9a3 	bl	800021c <__adddf3>
 8007ed6:	f7f8 fdf1 	bl	8000abc <__aeabi_d2iz>
 8007eda:	4605      	mov	r5, r0
 8007edc:	f7f8 faea 	bl	80004b4 <__aeabi_i2d>
 8007ee0:	4602      	mov	r2, r0
 8007ee2:	460b      	mov	r3, r1
 8007ee4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007ee8:	a363      	add	r3, pc, #396	@ (adr r3, 8008078 <__ieee754_rem_pio2+0x2e8>)
 8007eea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007eee:	f7f8 fb4b 	bl	8000588 <__aeabi_dmul>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	4630      	mov	r0, r6
 8007ef8:	4639      	mov	r1, r7
 8007efa:	f7f8 f98d 	bl	8000218 <__aeabi_dsub>
 8007efe:	a360      	add	r3, pc, #384	@ (adr r3, 8008080 <__ieee754_rem_pio2+0x2f0>)
 8007f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f04:	4682      	mov	sl, r0
 8007f06:	468b      	mov	fp, r1
 8007f08:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f0c:	f7f8 fb3c 	bl	8000588 <__aeabi_dmul>
 8007f10:	2d1f      	cmp	r5, #31
 8007f12:	4606      	mov	r6, r0
 8007f14:	460f      	mov	r7, r1
 8007f16:	dc0c      	bgt.n	8007f32 <__ieee754_rem_pio2+0x1a2>
 8007f18:	4b6a      	ldr	r3, [pc, #424]	@ (80080c4 <__ieee754_rem_pio2+0x334>)
 8007f1a:	1e6a      	subs	r2, r5, #1
 8007f1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f20:	4543      	cmp	r3, r8
 8007f22:	d006      	beq.n	8007f32 <__ieee754_rem_pio2+0x1a2>
 8007f24:	4632      	mov	r2, r6
 8007f26:	463b      	mov	r3, r7
 8007f28:	4650      	mov	r0, sl
 8007f2a:	4659      	mov	r1, fp
 8007f2c:	f7f8 f974 	bl	8000218 <__aeabi_dsub>
 8007f30:	e00e      	b.n	8007f50 <__ieee754_rem_pio2+0x1c0>
 8007f32:	463b      	mov	r3, r7
 8007f34:	4632      	mov	r2, r6
 8007f36:	4650      	mov	r0, sl
 8007f38:	4659      	mov	r1, fp
 8007f3a:	f7f8 f96d 	bl	8000218 <__aeabi_dsub>
 8007f3e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8007f42:	9305      	str	r3, [sp, #20]
 8007f44:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007f48:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 8007f4c:	2b10      	cmp	r3, #16
 8007f4e:	dc02      	bgt.n	8007f56 <__ieee754_rem_pio2+0x1c6>
 8007f50:	e9c4 0100 	strd	r0, r1, [r4]
 8007f54:	e039      	b.n	8007fca <__ieee754_rem_pio2+0x23a>
 8007f56:	a34c      	add	r3, pc, #304	@ (adr r3, 8008088 <__ieee754_rem_pio2+0x2f8>)
 8007f58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f5c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f60:	f7f8 fb12 	bl	8000588 <__aeabi_dmul>
 8007f64:	4606      	mov	r6, r0
 8007f66:	460f      	mov	r7, r1
 8007f68:	4602      	mov	r2, r0
 8007f6a:	460b      	mov	r3, r1
 8007f6c:	4650      	mov	r0, sl
 8007f6e:	4659      	mov	r1, fp
 8007f70:	f7f8 f952 	bl	8000218 <__aeabi_dsub>
 8007f74:	4602      	mov	r2, r0
 8007f76:	460b      	mov	r3, r1
 8007f78:	4680      	mov	r8, r0
 8007f7a:	4689      	mov	r9, r1
 8007f7c:	4650      	mov	r0, sl
 8007f7e:	4659      	mov	r1, fp
 8007f80:	f7f8 f94a 	bl	8000218 <__aeabi_dsub>
 8007f84:	4632      	mov	r2, r6
 8007f86:	463b      	mov	r3, r7
 8007f88:	f7f8 f946 	bl	8000218 <__aeabi_dsub>
 8007f8c:	a340      	add	r3, pc, #256	@ (adr r3, 8008090 <__ieee754_rem_pio2+0x300>)
 8007f8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f92:	4606      	mov	r6, r0
 8007f94:	460f      	mov	r7, r1
 8007f96:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007f9a:	f7f8 faf5 	bl	8000588 <__aeabi_dmul>
 8007f9e:	4632      	mov	r2, r6
 8007fa0:	463b      	mov	r3, r7
 8007fa2:	f7f8 f939 	bl	8000218 <__aeabi_dsub>
 8007fa6:	4602      	mov	r2, r0
 8007fa8:	460b      	mov	r3, r1
 8007faa:	4606      	mov	r6, r0
 8007fac:	460f      	mov	r7, r1
 8007fae:	4640      	mov	r0, r8
 8007fb0:	4649      	mov	r1, r9
 8007fb2:	f7f8 f931 	bl	8000218 <__aeabi_dsub>
 8007fb6:	9a05      	ldr	r2, [sp, #20]
 8007fb8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8007fbc:	1ad3      	subs	r3, r2, r3
 8007fbe:	2b31      	cmp	r3, #49	@ 0x31
 8007fc0:	dc20      	bgt.n	8008004 <__ieee754_rem_pio2+0x274>
 8007fc2:	e9c4 0100 	strd	r0, r1, [r4]
 8007fc6:	46c2      	mov	sl, r8
 8007fc8:	46cb      	mov	fp, r9
 8007fca:	e9d4 8900 	ldrd	r8, r9, [r4]
 8007fce:	4650      	mov	r0, sl
 8007fd0:	4642      	mov	r2, r8
 8007fd2:	464b      	mov	r3, r9
 8007fd4:	4659      	mov	r1, fp
 8007fd6:	f7f8 f91f 	bl	8000218 <__aeabi_dsub>
 8007fda:	463b      	mov	r3, r7
 8007fdc:	4632      	mov	r2, r6
 8007fde:	f7f8 f91b 	bl	8000218 <__aeabi_dsub>
 8007fe2:	9b04      	ldr	r3, [sp, #16]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8007fea:	f6bf af0e 	bge.w	8007e0a <__ieee754_rem_pio2+0x7a>
 8007fee:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 8007ff2:	6063      	str	r3, [r4, #4]
 8007ff4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007ff8:	f8c4 8000 	str.w	r8, [r4]
 8007ffc:	60a0      	str	r0, [r4, #8]
 8007ffe:	60e3      	str	r3, [r4, #12]
 8008000:	426d      	negs	r5, r5
 8008002:	e702      	b.n	8007e0a <__ieee754_rem_pio2+0x7a>
 8008004:	a326      	add	r3, pc, #152	@ (adr r3, 80080a0 <__ieee754_rem_pio2+0x310>)
 8008006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800800a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800800e:	f7f8 fabb 	bl	8000588 <__aeabi_dmul>
 8008012:	4606      	mov	r6, r0
 8008014:	460f      	mov	r7, r1
 8008016:	4602      	mov	r2, r0
 8008018:	460b      	mov	r3, r1
 800801a:	4640      	mov	r0, r8
 800801c:	4649      	mov	r1, r9
 800801e:	f7f8 f8fb 	bl	8000218 <__aeabi_dsub>
 8008022:	4602      	mov	r2, r0
 8008024:	460b      	mov	r3, r1
 8008026:	4682      	mov	sl, r0
 8008028:	468b      	mov	fp, r1
 800802a:	4640      	mov	r0, r8
 800802c:	4649      	mov	r1, r9
 800802e:	f7f8 f8f3 	bl	8000218 <__aeabi_dsub>
 8008032:	4632      	mov	r2, r6
 8008034:	463b      	mov	r3, r7
 8008036:	f7f8 f8ef 	bl	8000218 <__aeabi_dsub>
 800803a:	a31b      	add	r3, pc, #108	@ (adr r3, 80080a8 <__ieee754_rem_pio2+0x318>)
 800803c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008040:	4606      	mov	r6, r0
 8008042:	460f      	mov	r7, r1
 8008044:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008048:	f7f8 fa9e 	bl	8000588 <__aeabi_dmul>
 800804c:	4632      	mov	r2, r6
 800804e:	463b      	mov	r3, r7
 8008050:	f7f8 f8e2 	bl	8000218 <__aeabi_dsub>
 8008054:	4606      	mov	r6, r0
 8008056:	460f      	mov	r7, r1
 8008058:	e764      	b.n	8007f24 <__ieee754_rem_pio2+0x194>
 800805a:	4b1b      	ldr	r3, [pc, #108]	@ (80080c8 <__ieee754_rem_pio2+0x338>)
 800805c:	4598      	cmp	r8, r3
 800805e:	d935      	bls.n	80080cc <__ieee754_rem_pio2+0x33c>
 8008060:	4632      	mov	r2, r6
 8008062:	463b      	mov	r3, r7
 8008064:	4630      	mov	r0, r6
 8008066:	4639      	mov	r1, r7
 8008068:	f7f8 f8d6 	bl	8000218 <__aeabi_dsub>
 800806c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008070:	e9c4 0100 	strd	r0, r1, [r4]
 8008074:	e69e      	b.n	8007db4 <__ieee754_rem_pio2+0x24>
 8008076:	bf00      	nop
 8008078:	54400000 	.word	0x54400000
 800807c:	3ff921fb 	.word	0x3ff921fb
 8008080:	1a626331 	.word	0x1a626331
 8008084:	3dd0b461 	.word	0x3dd0b461
 8008088:	1a600000 	.word	0x1a600000
 800808c:	3dd0b461 	.word	0x3dd0b461
 8008090:	2e037073 	.word	0x2e037073
 8008094:	3ba3198a 	.word	0x3ba3198a
 8008098:	6dc9c883 	.word	0x6dc9c883
 800809c:	3fe45f30 	.word	0x3fe45f30
 80080a0:	2e000000 	.word	0x2e000000
 80080a4:	3ba3198a 	.word	0x3ba3198a
 80080a8:	252049c1 	.word	0x252049c1
 80080ac:	397b839a 	.word	0x397b839a
 80080b0:	3fe921fb 	.word	0x3fe921fb
 80080b4:	4002d97b 	.word	0x4002d97b
 80080b8:	3ff921fb 	.word	0x3ff921fb
 80080bc:	413921fb 	.word	0x413921fb
 80080c0:	3fe00000 	.word	0x3fe00000
 80080c4:	08008b90 	.word	0x08008b90
 80080c8:	7fefffff 	.word	0x7fefffff
 80080cc:	ea4f 5528 	mov.w	r5, r8, asr #20
 80080d0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80080d4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80080d8:	4630      	mov	r0, r6
 80080da:	460f      	mov	r7, r1
 80080dc:	f7f8 fcee 	bl	8000abc <__aeabi_d2iz>
 80080e0:	f7f8 f9e8 	bl	80004b4 <__aeabi_i2d>
 80080e4:	4602      	mov	r2, r0
 80080e6:	460b      	mov	r3, r1
 80080e8:	4630      	mov	r0, r6
 80080ea:	4639      	mov	r1, r7
 80080ec:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80080f0:	f7f8 f892 	bl	8000218 <__aeabi_dsub>
 80080f4:	4b22      	ldr	r3, [pc, #136]	@ (8008180 <__ieee754_rem_pio2+0x3f0>)
 80080f6:	2200      	movs	r2, #0
 80080f8:	f7f8 fa46 	bl	8000588 <__aeabi_dmul>
 80080fc:	460f      	mov	r7, r1
 80080fe:	4606      	mov	r6, r0
 8008100:	f7f8 fcdc 	bl	8000abc <__aeabi_d2iz>
 8008104:	f7f8 f9d6 	bl	80004b4 <__aeabi_i2d>
 8008108:	4602      	mov	r2, r0
 800810a:	460b      	mov	r3, r1
 800810c:	4630      	mov	r0, r6
 800810e:	4639      	mov	r1, r7
 8008110:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008114:	f7f8 f880 	bl	8000218 <__aeabi_dsub>
 8008118:	4b19      	ldr	r3, [pc, #100]	@ (8008180 <__ieee754_rem_pio2+0x3f0>)
 800811a:	2200      	movs	r2, #0
 800811c:	f7f8 fa34 	bl	8000588 <__aeabi_dmul>
 8008120:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8008124:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8008128:	f04f 0803 	mov.w	r8, #3
 800812c:	2600      	movs	r6, #0
 800812e:	2700      	movs	r7, #0
 8008130:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8008134:	4632      	mov	r2, r6
 8008136:	463b      	mov	r3, r7
 8008138:	46c2      	mov	sl, r8
 800813a:	f108 38ff 	add.w	r8, r8, #4294967295
 800813e:	f7f8 fc8b 	bl	8000a58 <__aeabi_dcmpeq>
 8008142:	2800      	cmp	r0, #0
 8008144:	d1f4      	bne.n	8008130 <__ieee754_rem_pio2+0x3a0>
 8008146:	4b0f      	ldr	r3, [pc, #60]	@ (8008184 <__ieee754_rem_pio2+0x3f4>)
 8008148:	9301      	str	r3, [sp, #4]
 800814a:	2302      	movs	r3, #2
 800814c:	9300      	str	r3, [sp, #0]
 800814e:	462a      	mov	r2, r5
 8008150:	4653      	mov	r3, sl
 8008152:	4621      	mov	r1, r4
 8008154:	a806      	add	r0, sp, #24
 8008156:	f000 f81f 	bl	8008198 <__kernel_rem_pio2>
 800815a:	9b04      	ldr	r3, [sp, #16]
 800815c:	2b00      	cmp	r3, #0
 800815e:	4605      	mov	r5, r0
 8008160:	f6bf ae53 	bge.w	8007e0a <__ieee754_rem_pio2+0x7a>
 8008164:	e9d4 2100 	ldrd	r2, r1, [r4]
 8008168:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800816c:	e9c4 2300 	strd	r2, r3, [r4]
 8008170:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8008174:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008178:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800817c:	e740      	b.n	8008000 <__ieee754_rem_pio2+0x270>
 800817e:	bf00      	nop
 8008180:	41700000 	.word	0x41700000
 8008184:	08008c10 	.word	0x08008c10

08008188 <fabs>:
 8008188:	ec51 0b10 	vmov	r0, r1, d0
 800818c:	4602      	mov	r2, r0
 800818e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8008192:	ec43 2b10 	vmov	d0, r2, r3
 8008196:	4770      	bx	lr

08008198 <__kernel_rem_pio2>:
 8008198:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800819c:	ed2d 8b02 	vpush	{d8}
 80081a0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80081a4:	f112 0f14 	cmn.w	r2, #20
 80081a8:	9306      	str	r3, [sp, #24]
 80081aa:	9104      	str	r1, [sp, #16]
 80081ac:	4bbe      	ldr	r3, [pc, #760]	@ (80084a8 <__kernel_rem_pio2+0x310>)
 80081ae:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80081b0:	9008      	str	r0, [sp, #32]
 80081b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80081b6:	9300      	str	r3, [sp, #0]
 80081b8:	9b06      	ldr	r3, [sp, #24]
 80081ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80081be:	bfa8      	it	ge
 80081c0:	1ed4      	subge	r4, r2, #3
 80081c2:	9305      	str	r3, [sp, #20]
 80081c4:	bfb2      	itee	lt
 80081c6:	2400      	movlt	r4, #0
 80081c8:	2318      	movge	r3, #24
 80081ca:	fb94 f4f3 	sdivge	r4, r4, r3
 80081ce:	f06f 0317 	mvn.w	r3, #23
 80081d2:	fb04 3303 	mla	r3, r4, r3, r3
 80081d6:	eb03 0b02 	add.w	fp, r3, r2
 80081da:	9b00      	ldr	r3, [sp, #0]
 80081dc:	9a05      	ldr	r2, [sp, #20]
 80081de:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8008498 <__kernel_rem_pio2+0x300>
 80081e2:	eb03 0802 	add.w	r8, r3, r2
 80081e6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80081e8:	1aa7      	subs	r7, r4, r2
 80081ea:	ae20      	add	r6, sp, #128	@ 0x80
 80081ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80081f0:	2500      	movs	r5, #0
 80081f2:	4545      	cmp	r5, r8
 80081f4:	dd13      	ble.n	800821e <__kernel_rem_pio2+0x86>
 80081f6:	9b06      	ldr	r3, [sp, #24]
 80081f8:	aa20      	add	r2, sp, #128	@ 0x80
 80081fa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80081fe:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8008202:	f04f 0800 	mov.w	r8, #0
 8008206:	9b00      	ldr	r3, [sp, #0]
 8008208:	4598      	cmp	r8, r3
 800820a:	dc31      	bgt.n	8008270 <__kernel_rem_pio2+0xd8>
 800820c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8008498 <__kernel_rem_pio2+0x300>
 8008210:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008214:	ed8d 7b02 	vstr	d7, [sp, #8]
 8008218:	462f      	mov	r7, r5
 800821a:	2600      	movs	r6, #0
 800821c:	e01b      	b.n	8008256 <__kernel_rem_pio2+0xbe>
 800821e:	42ef      	cmn	r7, r5
 8008220:	d407      	bmi.n	8008232 <__kernel_rem_pio2+0x9a>
 8008222:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8008226:	f7f8 f945 	bl	80004b4 <__aeabi_i2d>
 800822a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800822e:	3501      	adds	r5, #1
 8008230:	e7df      	b.n	80081f2 <__kernel_rem_pio2+0x5a>
 8008232:	ec51 0b18 	vmov	r0, r1, d8
 8008236:	e7f8      	b.n	800822a <__kernel_rem_pio2+0x92>
 8008238:	e9d7 2300 	ldrd	r2, r3, [r7]
 800823c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008240:	f7f8 f9a2 	bl	8000588 <__aeabi_dmul>
 8008244:	4602      	mov	r2, r0
 8008246:	460b      	mov	r3, r1
 8008248:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800824c:	f7f7 ffe6 	bl	800021c <__adddf3>
 8008250:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008254:	3601      	adds	r6, #1
 8008256:	9b05      	ldr	r3, [sp, #20]
 8008258:	429e      	cmp	r6, r3
 800825a:	f1a7 0708 	sub.w	r7, r7, #8
 800825e:	ddeb      	ble.n	8008238 <__kernel_rem_pio2+0xa0>
 8008260:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008264:	f108 0801 	add.w	r8, r8, #1
 8008268:	ecaa 7b02 	vstmia	sl!, {d7}
 800826c:	3508      	adds	r5, #8
 800826e:	e7ca      	b.n	8008206 <__kernel_rem_pio2+0x6e>
 8008270:	9b00      	ldr	r3, [sp, #0]
 8008272:	f8dd 8000 	ldr.w	r8, [sp]
 8008276:	aa0c      	add	r2, sp, #48	@ 0x30
 8008278:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800827c:	930a      	str	r3, [sp, #40]	@ 0x28
 800827e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8008280:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8008284:	9309      	str	r3, [sp, #36]	@ 0x24
 8008286:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800828a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800828c:	ab98      	add	r3, sp, #608	@ 0x260
 800828e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008292:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8008296:	ed8d 7b02 	vstr	d7, [sp, #8]
 800829a:	ac0c      	add	r4, sp, #48	@ 0x30
 800829c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800829e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 80082a2:	46a1      	mov	r9, r4
 80082a4:	46c2      	mov	sl, r8
 80082a6:	f1ba 0f00 	cmp.w	sl, #0
 80082aa:	f1a5 0508 	sub.w	r5, r5, #8
 80082ae:	dc77      	bgt.n	80083a0 <__kernel_rem_pio2+0x208>
 80082b0:	4658      	mov	r0, fp
 80082b2:	ed9d 0b02 	vldr	d0, [sp, #8]
 80082b6:	f000 fac7 	bl	8008848 <scalbn>
 80082ba:	ec57 6b10 	vmov	r6, r7, d0
 80082be:	2200      	movs	r2, #0
 80082c0:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 80082c4:	4630      	mov	r0, r6
 80082c6:	4639      	mov	r1, r7
 80082c8:	f7f8 f95e 	bl	8000588 <__aeabi_dmul>
 80082cc:	ec41 0b10 	vmov	d0, r0, r1
 80082d0:	f000 fb3a 	bl	8008948 <floor>
 80082d4:	4b75      	ldr	r3, [pc, #468]	@ (80084ac <__kernel_rem_pio2+0x314>)
 80082d6:	ec51 0b10 	vmov	r0, r1, d0
 80082da:	2200      	movs	r2, #0
 80082dc:	f7f8 f954 	bl	8000588 <__aeabi_dmul>
 80082e0:	4602      	mov	r2, r0
 80082e2:	460b      	mov	r3, r1
 80082e4:	4630      	mov	r0, r6
 80082e6:	4639      	mov	r1, r7
 80082e8:	f7f7 ff96 	bl	8000218 <__aeabi_dsub>
 80082ec:	460f      	mov	r7, r1
 80082ee:	4606      	mov	r6, r0
 80082f0:	f7f8 fbe4 	bl	8000abc <__aeabi_d2iz>
 80082f4:	9002      	str	r0, [sp, #8]
 80082f6:	f7f8 f8dd 	bl	80004b4 <__aeabi_i2d>
 80082fa:	4602      	mov	r2, r0
 80082fc:	460b      	mov	r3, r1
 80082fe:	4630      	mov	r0, r6
 8008300:	4639      	mov	r1, r7
 8008302:	f7f7 ff89 	bl	8000218 <__aeabi_dsub>
 8008306:	f1bb 0f00 	cmp.w	fp, #0
 800830a:	4606      	mov	r6, r0
 800830c:	460f      	mov	r7, r1
 800830e:	dd6c      	ble.n	80083ea <__kernel_rem_pio2+0x252>
 8008310:	f108 31ff 	add.w	r1, r8, #4294967295
 8008314:	ab0c      	add	r3, sp, #48	@ 0x30
 8008316:	9d02      	ldr	r5, [sp, #8]
 8008318:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800831c:	f1cb 0018 	rsb	r0, fp, #24
 8008320:	fa43 f200 	asr.w	r2, r3, r0
 8008324:	4415      	add	r5, r2
 8008326:	4082      	lsls	r2, r0
 8008328:	1a9b      	subs	r3, r3, r2
 800832a:	aa0c      	add	r2, sp, #48	@ 0x30
 800832c:	9502      	str	r5, [sp, #8]
 800832e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8008332:	f1cb 0217 	rsb	r2, fp, #23
 8008336:	fa43 f902 	asr.w	r9, r3, r2
 800833a:	f1b9 0f00 	cmp.w	r9, #0
 800833e:	dd64      	ble.n	800840a <__kernel_rem_pio2+0x272>
 8008340:	9b02      	ldr	r3, [sp, #8]
 8008342:	2200      	movs	r2, #0
 8008344:	3301      	adds	r3, #1
 8008346:	9302      	str	r3, [sp, #8]
 8008348:	4615      	mov	r5, r2
 800834a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800834e:	4590      	cmp	r8, r2
 8008350:	f300 80b8 	bgt.w	80084c4 <__kernel_rem_pio2+0x32c>
 8008354:	f1bb 0f00 	cmp.w	fp, #0
 8008358:	dd07      	ble.n	800836a <__kernel_rem_pio2+0x1d2>
 800835a:	f1bb 0f01 	cmp.w	fp, #1
 800835e:	f000 80bf 	beq.w	80084e0 <__kernel_rem_pio2+0x348>
 8008362:	f1bb 0f02 	cmp.w	fp, #2
 8008366:	f000 80c6 	beq.w	80084f6 <__kernel_rem_pio2+0x35e>
 800836a:	f1b9 0f02 	cmp.w	r9, #2
 800836e:	d14c      	bne.n	800840a <__kernel_rem_pio2+0x272>
 8008370:	4632      	mov	r2, r6
 8008372:	463b      	mov	r3, r7
 8008374:	494e      	ldr	r1, [pc, #312]	@ (80084b0 <__kernel_rem_pio2+0x318>)
 8008376:	2000      	movs	r0, #0
 8008378:	f7f7 ff4e 	bl	8000218 <__aeabi_dsub>
 800837c:	4606      	mov	r6, r0
 800837e:	460f      	mov	r7, r1
 8008380:	2d00      	cmp	r5, #0
 8008382:	d042      	beq.n	800840a <__kernel_rem_pio2+0x272>
 8008384:	4658      	mov	r0, fp
 8008386:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 80084a0 <__kernel_rem_pio2+0x308>
 800838a:	f000 fa5d 	bl	8008848 <scalbn>
 800838e:	4630      	mov	r0, r6
 8008390:	4639      	mov	r1, r7
 8008392:	ec53 2b10 	vmov	r2, r3, d0
 8008396:	f7f7 ff3f 	bl	8000218 <__aeabi_dsub>
 800839a:	4606      	mov	r6, r0
 800839c:	460f      	mov	r7, r1
 800839e:	e034      	b.n	800840a <__kernel_rem_pio2+0x272>
 80083a0:	4b44      	ldr	r3, [pc, #272]	@ (80084b4 <__kernel_rem_pio2+0x31c>)
 80083a2:	2200      	movs	r2, #0
 80083a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083a8:	f7f8 f8ee 	bl	8000588 <__aeabi_dmul>
 80083ac:	f7f8 fb86 	bl	8000abc <__aeabi_d2iz>
 80083b0:	f7f8 f880 	bl	80004b4 <__aeabi_i2d>
 80083b4:	4b40      	ldr	r3, [pc, #256]	@ (80084b8 <__kernel_rem_pio2+0x320>)
 80083b6:	2200      	movs	r2, #0
 80083b8:	4606      	mov	r6, r0
 80083ba:	460f      	mov	r7, r1
 80083bc:	f7f8 f8e4 	bl	8000588 <__aeabi_dmul>
 80083c0:	4602      	mov	r2, r0
 80083c2:	460b      	mov	r3, r1
 80083c4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80083c8:	f7f7 ff26 	bl	8000218 <__aeabi_dsub>
 80083cc:	f7f8 fb76 	bl	8000abc <__aeabi_d2iz>
 80083d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80083d4:	f849 0b04 	str.w	r0, [r9], #4
 80083d8:	4639      	mov	r1, r7
 80083da:	4630      	mov	r0, r6
 80083dc:	f7f7 ff1e 	bl	800021c <__adddf3>
 80083e0:	f10a 3aff 	add.w	sl, sl, #4294967295
 80083e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80083e8:	e75d      	b.n	80082a6 <__kernel_rem_pio2+0x10e>
 80083ea:	d107      	bne.n	80083fc <__kernel_rem_pio2+0x264>
 80083ec:	f108 33ff 	add.w	r3, r8, #4294967295
 80083f0:	aa0c      	add	r2, sp, #48	@ 0x30
 80083f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083f6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 80083fa:	e79e      	b.n	800833a <__kernel_rem_pio2+0x1a2>
 80083fc:	4b2f      	ldr	r3, [pc, #188]	@ (80084bc <__kernel_rem_pio2+0x324>)
 80083fe:	2200      	movs	r2, #0
 8008400:	f7f8 fb48 	bl	8000a94 <__aeabi_dcmpge>
 8008404:	2800      	cmp	r0, #0
 8008406:	d143      	bne.n	8008490 <__kernel_rem_pio2+0x2f8>
 8008408:	4681      	mov	r9, r0
 800840a:	2200      	movs	r2, #0
 800840c:	2300      	movs	r3, #0
 800840e:	4630      	mov	r0, r6
 8008410:	4639      	mov	r1, r7
 8008412:	f7f8 fb21 	bl	8000a58 <__aeabi_dcmpeq>
 8008416:	2800      	cmp	r0, #0
 8008418:	f000 80bf 	beq.w	800859a <__kernel_rem_pio2+0x402>
 800841c:	f108 33ff 	add.w	r3, r8, #4294967295
 8008420:	2200      	movs	r2, #0
 8008422:	9900      	ldr	r1, [sp, #0]
 8008424:	428b      	cmp	r3, r1
 8008426:	da6e      	bge.n	8008506 <__kernel_rem_pio2+0x36e>
 8008428:	2a00      	cmp	r2, #0
 800842a:	f000 8089 	beq.w	8008540 <__kernel_rem_pio2+0x3a8>
 800842e:	f108 38ff 	add.w	r8, r8, #4294967295
 8008432:	ab0c      	add	r3, sp, #48	@ 0x30
 8008434:	f1ab 0b18 	sub.w	fp, fp, #24
 8008438:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d0f6      	beq.n	800842e <__kernel_rem_pio2+0x296>
 8008440:	4658      	mov	r0, fp
 8008442:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 80084a0 <__kernel_rem_pio2+0x308>
 8008446:	f000 f9ff 	bl	8008848 <scalbn>
 800844a:	f108 0301 	add.w	r3, r8, #1
 800844e:	00da      	lsls	r2, r3, #3
 8008450:	9205      	str	r2, [sp, #20]
 8008452:	ec55 4b10 	vmov	r4, r5, d0
 8008456:	aa70      	add	r2, sp, #448	@ 0x1c0
 8008458:	f8df b058 	ldr.w	fp, [pc, #88]	@ 80084b4 <__kernel_rem_pio2+0x31c>
 800845c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8008460:	4646      	mov	r6, r8
 8008462:	f04f 0a00 	mov.w	sl, #0
 8008466:	2e00      	cmp	r6, #0
 8008468:	f280 80cf 	bge.w	800860a <__kernel_rem_pio2+0x472>
 800846c:	4644      	mov	r4, r8
 800846e:	2c00      	cmp	r4, #0
 8008470:	f2c0 80fd 	blt.w	800866e <__kernel_rem_pio2+0x4d6>
 8008474:	4b12      	ldr	r3, [pc, #72]	@ (80084c0 <__kernel_rem_pio2+0x328>)
 8008476:	461f      	mov	r7, r3
 8008478:	ab70      	add	r3, sp, #448	@ 0x1c0
 800847a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800847e:	9306      	str	r3, [sp, #24]
 8008480:	f04f 0a00 	mov.w	sl, #0
 8008484:	f04f 0b00 	mov.w	fp, #0
 8008488:	2600      	movs	r6, #0
 800848a:	eba8 0504 	sub.w	r5, r8, r4
 800848e:	e0e2      	b.n	8008656 <__kernel_rem_pio2+0x4be>
 8008490:	f04f 0902 	mov.w	r9, #2
 8008494:	e754      	b.n	8008340 <__kernel_rem_pio2+0x1a8>
 8008496:	bf00      	nop
	...
 80084a4:	3ff00000 	.word	0x3ff00000
 80084a8:	08008d58 	.word	0x08008d58
 80084ac:	40200000 	.word	0x40200000
 80084b0:	3ff00000 	.word	0x3ff00000
 80084b4:	3e700000 	.word	0x3e700000
 80084b8:	41700000 	.word	0x41700000
 80084bc:	3fe00000 	.word	0x3fe00000
 80084c0:	08008d18 	.word	0x08008d18
 80084c4:	f854 3b04 	ldr.w	r3, [r4], #4
 80084c8:	b945      	cbnz	r5, 80084dc <__kernel_rem_pio2+0x344>
 80084ca:	b123      	cbz	r3, 80084d6 <__kernel_rem_pio2+0x33e>
 80084cc:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 80084d0:	f844 3c04 	str.w	r3, [r4, #-4]
 80084d4:	2301      	movs	r3, #1
 80084d6:	3201      	adds	r2, #1
 80084d8:	461d      	mov	r5, r3
 80084da:	e738      	b.n	800834e <__kernel_rem_pio2+0x1b6>
 80084dc:	1acb      	subs	r3, r1, r3
 80084de:	e7f7      	b.n	80084d0 <__kernel_rem_pio2+0x338>
 80084e0:	f108 32ff 	add.w	r2, r8, #4294967295
 80084e4:	ab0c      	add	r3, sp, #48	@ 0x30
 80084e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084ea:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80084ee:	a90c      	add	r1, sp, #48	@ 0x30
 80084f0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80084f4:	e739      	b.n	800836a <__kernel_rem_pio2+0x1d2>
 80084f6:	f108 32ff 	add.w	r2, r8, #4294967295
 80084fa:	ab0c      	add	r3, sp, #48	@ 0x30
 80084fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008500:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8008504:	e7f3      	b.n	80084ee <__kernel_rem_pio2+0x356>
 8008506:	a90c      	add	r1, sp, #48	@ 0x30
 8008508:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800850c:	3b01      	subs	r3, #1
 800850e:	430a      	orrs	r2, r1
 8008510:	e787      	b.n	8008422 <__kernel_rem_pio2+0x28a>
 8008512:	3401      	adds	r4, #1
 8008514:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008518:	2a00      	cmp	r2, #0
 800851a:	d0fa      	beq.n	8008512 <__kernel_rem_pio2+0x37a>
 800851c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800851e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008522:	eb0d 0503 	add.w	r5, sp, r3
 8008526:	9b06      	ldr	r3, [sp, #24]
 8008528:	aa20      	add	r2, sp, #128	@ 0x80
 800852a:	4443      	add	r3, r8
 800852c:	f108 0701 	add.w	r7, r8, #1
 8008530:	3d98      	subs	r5, #152	@ 0x98
 8008532:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8008536:	4444      	add	r4, r8
 8008538:	42bc      	cmp	r4, r7
 800853a:	da04      	bge.n	8008546 <__kernel_rem_pio2+0x3ae>
 800853c:	46a0      	mov	r8, r4
 800853e:	e6a2      	b.n	8008286 <__kernel_rem_pio2+0xee>
 8008540:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008542:	2401      	movs	r4, #1
 8008544:	e7e6      	b.n	8008514 <__kernel_rem_pio2+0x37c>
 8008546:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008548:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800854c:	f7f7 ffb2 	bl	80004b4 <__aeabi_i2d>
 8008550:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8008818 <__kernel_rem_pio2+0x680>
 8008554:	e8e6 0102 	strd	r0, r1, [r6], #8
 8008558:	ed8d 7b02 	vstr	d7, [sp, #8]
 800855c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008560:	46b2      	mov	sl, r6
 8008562:	f04f 0800 	mov.w	r8, #0
 8008566:	9b05      	ldr	r3, [sp, #20]
 8008568:	4598      	cmp	r8, r3
 800856a:	dd05      	ble.n	8008578 <__kernel_rem_pio2+0x3e0>
 800856c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008570:	3701      	adds	r7, #1
 8008572:	eca5 7b02 	vstmia	r5!, {d7}
 8008576:	e7df      	b.n	8008538 <__kernel_rem_pio2+0x3a0>
 8008578:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800857c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8008580:	f7f8 f802 	bl	8000588 <__aeabi_dmul>
 8008584:	4602      	mov	r2, r0
 8008586:	460b      	mov	r3, r1
 8008588:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800858c:	f7f7 fe46 	bl	800021c <__adddf3>
 8008590:	f108 0801 	add.w	r8, r8, #1
 8008594:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008598:	e7e5      	b.n	8008566 <__kernel_rem_pio2+0x3ce>
 800859a:	f1cb 0000 	rsb	r0, fp, #0
 800859e:	ec47 6b10 	vmov	d0, r6, r7
 80085a2:	f000 f951 	bl	8008848 <scalbn>
 80085a6:	ec55 4b10 	vmov	r4, r5, d0
 80085aa:	4b9d      	ldr	r3, [pc, #628]	@ (8008820 <__kernel_rem_pio2+0x688>)
 80085ac:	2200      	movs	r2, #0
 80085ae:	4620      	mov	r0, r4
 80085b0:	4629      	mov	r1, r5
 80085b2:	f7f8 fa6f 	bl	8000a94 <__aeabi_dcmpge>
 80085b6:	b300      	cbz	r0, 80085fa <__kernel_rem_pio2+0x462>
 80085b8:	4b9a      	ldr	r3, [pc, #616]	@ (8008824 <__kernel_rem_pio2+0x68c>)
 80085ba:	2200      	movs	r2, #0
 80085bc:	4620      	mov	r0, r4
 80085be:	4629      	mov	r1, r5
 80085c0:	f7f7 ffe2 	bl	8000588 <__aeabi_dmul>
 80085c4:	f7f8 fa7a 	bl	8000abc <__aeabi_d2iz>
 80085c8:	4606      	mov	r6, r0
 80085ca:	f7f7 ff73 	bl	80004b4 <__aeabi_i2d>
 80085ce:	4b94      	ldr	r3, [pc, #592]	@ (8008820 <__kernel_rem_pio2+0x688>)
 80085d0:	2200      	movs	r2, #0
 80085d2:	f7f7 ffd9 	bl	8000588 <__aeabi_dmul>
 80085d6:	460b      	mov	r3, r1
 80085d8:	4602      	mov	r2, r0
 80085da:	4629      	mov	r1, r5
 80085dc:	4620      	mov	r0, r4
 80085de:	f7f7 fe1b 	bl	8000218 <__aeabi_dsub>
 80085e2:	f7f8 fa6b 	bl	8000abc <__aeabi_d2iz>
 80085e6:	ab0c      	add	r3, sp, #48	@ 0x30
 80085e8:	f10b 0b18 	add.w	fp, fp, #24
 80085ec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 80085f0:	f108 0801 	add.w	r8, r8, #1
 80085f4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 80085f8:	e722      	b.n	8008440 <__kernel_rem_pio2+0x2a8>
 80085fa:	4620      	mov	r0, r4
 80085fc:	4629      	mov	r1, r5
 80085fe:	f7f8 fa5d 	bl	8000abc <__aeabi_d2iz>
 8008602:	ab0c      	add	r3, sp, #48	@ 0x30
 8008604:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8008608:	e71a      	b.n	8008440 <__kernel_rem_pio2+0x2a8>
 800860a:	ab0c      	add	r3, sp, #48	@ 0x30
 800860c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8008610:	f7f7 ff50 	bl	80004b4 <__aeabi_i2d>
 8008614:	4622      	mov	r2, r4
 8008616:	462b      	mov	r3, r5
 8008618:	f7f7 ffb6 	bl	8000588 <__aeabi_dmul>
 800861c:	4652      	mov	r2, sl
 800861e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8008622:	465b      	mov	r3, fp
 8008624:	4620      	mov	r0, r4
 8008626:	4629      	mov	r1, r5
 8008628:	f7f7 ffae 	bl	8000588 <__aeabi_dmul>
 800862c:	3e01      	subs	r6, #1
 800862e:	4604      	mov	r4, r0
 8008630:	460d      	mov	r5, r1
 8008632:	e718      	b.n	8008466 <__kernel_rem_pio2+0x2ce>
 8008634:	9906      	ldr	r1, [sp, #24]
 8008636:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800863a:	9106      	str	r1, [sp, #24]
 800863c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8008640:	f7f7 ffa2 	bl	8000588 <__aeabi_dmul>
 8008644:	4602      	mov	r2, r0
 8008646:	460b      	mov	r3, r1
 8008648:	4650      	mov	r0, sl
 800864a:	4659      	mov	r1, fp
 800864c:	f7f7 fde6 	bl	800021c <__adddf3>
 8008650:	3601      	adds	r6, #1
 8008652:	4682      	mov	sl, r0
 8008654:	468b      	mov	fp, r1
 8008656:	9b00      	ldr	r3, [sp, #0]
 8008658:	429e      	cmp	r6, r3
 800865a:	dc01      	bgt.n	8008660 <__kernel_rem_pio2+0x4c8>
 800865c:	42b5      	cmp	r5, r6
 800865e:	dae9      	bge.n	8008634 <__kernel_rem_pio2+0x49c>
 8008660:	ab48      	add	r3, sp, #288	@ 0x120
 8008662:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8008666:	e9c5 ab00 	strd	sl, fp, [r5]
 800866a:	3c01      	subs	r4, #1
 800866c:	e6ff      	b.n	800846e <__kernel_rem_pio2+0x2d6>
 800866e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8008670:	2b02      	cmp	r3, #2
 8008672:	dc0b      	bgt.n	800868c <__kernel_rem_pio2+0x4f4>
 8008674:	2b00      	cmp	r3, #0
 8008676:	dc39      	bgt.n	80086ec <__kernel_rem_pio2+0x554>
 8008678:	d05d      	beq.n	8008736 <__kernel_rem_pio2+0x59e>
 800867a:	9b02      	ldr	r3, [sp, #8]
 800867c:	f003 0007 	and.w	r0, r3, #7
 8008680:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8008684:	ecbd 8b02 	vpop	{d8}
 8008688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800868c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800868e:	2b03      	cmp	r3, #3
 8008690:	d1f3      	bne.n	800867a <__kernel_rem_pio2+0x4e2>
 8008692:	9b05      	ldr	r3, [sp, #20]
 8008694:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008698:	eb0d 0403 	add.w	r4, sp, r3
 800869c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 80086a0:	4625      	mov	r5, r4
 80086a2:	46c2      	mov	sl, r8
 80086a4:	f1ba 0f00 	cmp.w	sl, #0
 80086a8:	f1a5 0508 	sub.w	r5, r5, #8
 80086ac:	dc6b      	bgt.n	8008786 <__kernel_rem_pio2+0x5ee>
 80086ae:	4645      	mov	r5, r8
 80086b0:	2d01      	cmp	r5, #1
 80086b2:	f1a4 0408 	sub.w	r4, r4, #8
 80086b6:	f300 8087 	bgt.w	80087c8 <__kernel_rem_pio2+0x630>
 80086ba:	9c05      	ldr	r4, [sp, #20]
 80086bc:	ab48      	add	r3, sp, #288	@ 0x120
 80086be:	441c      	add	r4, r3
 80086c0:	2000      	movs	r0, #0
 80086c2:	2100      	movs	r1, #0
 80086c4:	f1b8 0f01 	cmp.w	r8, #1
 80086c8:	f300 809c 	bgt.w	8008804 <__kernel_rem_pio2+0x66c>
 80086cc:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 80086d0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 80086d4:	f1b9 0f00 	cmp.w	r9, #0
 80086d8:	f040 80a6 	bne.w	8008828 <__kernel_rem_pio2+0x690>
 80086dc:	9b04      	ldr	r3, [sp, #16]
 80086de:	e9c3 7800 	strd	r7, r8, [r3]
 80086e2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 80086e6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80086ea:	e7c6      	b.n	800867a <__kernel_rem_pio2+0x4e2>
 80086ec:	9d05      	ldr	r5, [sp, #20]
 80086ee:	ab48      	add	r3, sp, #288	@ 0x120
 80086f0:	441d      	add	r5, r3
 80086f2:	4644      	mov	r4, r8
 80086f4:	2000      	movs	r0, #0
 80086f6:	2100      	movs	r1, #0
 80086f8:	2c00      	cmp	r4, #0
 80086fa:	da35      	bge.n	8008768 <__kernel_rem_pio2+0x5d0>
 80086fc:	f1b9 0f00 	cmp.w	r9, #0
 8008700:	d038      	beq.n	8008774 <__kernel_rem_pio2+0x5dc>
 8008702:	4602      	mov	r2, r0
 8008704:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008708:	9c04      	ldr	r4, [sp, #16]
 800870a:	e9c4 2300 	strd	r2, r3, [r4]
 800870e:	4602      	mov	r2, r0
 8008710:	460b      	mov	r3, r1
 8008712:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8008716:	f7f7 fd7f 	bl	8000218 <__aeabi_dsub>
 800871a:	ad4a      	add	r5, sp, #296	@ 0x128
 800871c:	2401      	movs	r4, #1
 800871e:	45a0      	cmp	r8, r4
 8008720:	da2b      	bge.n	800877a <__kernel_rem_pio2+0x5e2>
 8008722:	f1b9 0f00 	cmp.w	r9, #0
 8008726:	d002      	beq.n	800872e <__kernel_rem_pio2+0x596>
 8008728:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800872c:	4619      	mov	r1, r3
 800872e:	9b04      	ldr	r3, [sp, #16]
 8008730:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8008734:	e7a1      	b.n	800867a <__kernel_rem_pio2+0x4e2>
 8008736:	9c05      	ldr	r4, [sp, #20]
 8008738:	ab48      	add	r3, sp, #288	@ 0x120
 800873a:	441c      	add	r4, r3
 800873c:	2000      	movs	r0, #0
 800873e:	2100      	movs	r1, #0
 8008740:	f1b8 0f00 	cmp.w	r8, #0
 8008744:	da09      	bge.n	800875a <__kernel_rem_pio2+0x5c2>
 8008746:	f1b9 0f00 	cmp.w	r9, #0
 800874a:	d002      	beq.n	8008752 <__kernel_rem_pio2+0x5ba>
 800874c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008750:	4619      	mov	r1, r3
 8008752:	9b04      	ldr	r3, [sp, #16]
 8008754:	e9c3 0100 	strd	r0, r1, [r3]
 8008758:	e78f      	b.n	800867a <__kernel_rem_pio2+0x4e2>
 800875a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800875e:	f7f7 fd5d 	bl	800021c <__adddf3>
 8008762:	f108 38ff 	add.w	r8, r8, #4294967295
 8008766:	e7eb      	b.n	8008740 <__kernel_rem_pio2+0x5a8>
 8008768:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800876c:	f7f7 fd56 	bl	800021c <__adddf3>
 8008770:	3c01      	subs	r4, #1
 8008772:	e7c1      	b.n	80086f8 <__kernel_rem_pio2+0x560>
 8008774:	4602      	mov	r2, r0
 8008776:	460b      	mov	r3, r1
 8008778:	e7c6      	b.n	8008708 <__kernel_rem_pio2+0x570>
 800877a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800877e:	f7f7 fd4d 	bl	800021c <__adddf3>
 8008782:	3401      	adds	r4, #1
 8008784:	e7cb      	b.n	800871e <__kernel_rem_pio2+0x586>
 8008786:	ed95 7b00 	vldr	d7, [r5]
 800878a:	ed8d 7b00 	vstr	d7, [sp]
 800878e:	ed95 7b02 	vldr	d7, [r5, #8]
 8008792:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008796:	ec53 2b17 	vmov	r2, r3, d7
 800879a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800879e:	f7f7 fd3d 	bl	800021c <__adddf3>
 80087a2:	4602      	mov	r2, r0
 80087a4:	460b      	mov	r3, r1
 80087a6:	4606      	mov	r6, r0
 80087a8:	460f      	mov	r7, r1
 80087aa:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087ae:	f7f7 fd33 	bl	8000218 <__aeabi_dsub>
 80087b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80087b6:	f7f7 fd31 	bl	800021c <__adddf3>
 80087ba:	f10a 3aff 	add.w	sl, sl, #4294967295
 80087be:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80087c2:	e9c5 6700 	strd	r6, r7, [r5]
 80087c6:	e76d      	b.n	80086a4 <__kernel_rem_pio2+0x50c>
 80087c8:	ed94 7b00 	vldr	d7, [r4]
 80087cc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 80087d0:	ec51 0b17 	vmov	r0, r1, d7
 80087d4:	4652      	mov	r2, sl
 80087d6:	465b      	mov	r3, fp
 80087d8:	ed8d 7b00 	vstr	d7, [sp]
 80087dc:	f7f7 fd1e 	bl	800021c <__adddf3>
 80087e0:	4602      	mov	r2, r0
 80087e2:	460b      	mov	r3, r1
 80087e4:	4606      	mov	r6, r0
 80087e6:	460f      	mov	r7, r1
 80087e8:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087ec:	f7f7 fd14 	bl	8000218 <__aeabi_dsub>
 80087f0:	4652      	mov	r2, sl
 80087f2:	465b      	mov	r3, fp
 80087f4:	f7f7 fd12 	bl	800021c <__adddf3>
 80087f8:	3d01      	subs	r5, #1
 80087fa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80087fe:	e9c4 6700 	strd	r6, r7, [r4]
 8008802:	e755      	b.n	80086b0 <__kernel_rem_pio2+0x518>
 8008804:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8008808:	f7f7 fd08 	bl	800021c <__adddf3>
 800880c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008810:	e758      	b.n	80086c4 <__kernel_rem_pio2+0x52c>
 8008812:	bf00      	nop
 8008814:	f3af 8000 	nop.w
	...
 8008820:	41700000 	.word	0x41700000
 8008824:	3e700000 	.word	0x3e700000
 8008828:	9b04      	ldr	r3, [sp, #16]
 800882a:	9a04      	ldr	r2, [sp, #16]
 800882c:	601f      	str	r7, [r3, #0]
 800882e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8008832:	605c      	str	r4, [r3, #4]
 8008834:	609d      	str	r5, [r3, #8]
 8008836:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800883a:	60d3      	str	r3, [r2, #12]
 800883c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8008840:	6110      	str	r0, [r2, #16]
 8008842:	6153      	str	r3, [r2, #20]
 8008844:	e719      	b.n	800867a <__kernel_rem_pio2+0x4e2>
 8008846:	bf00      	nop

08008848 <scalbn>:
 8008848:	b570      	push	{r4, r5, r6, lr}
 800884a:	ec55 4b10 	vmov	r4, r5, d0
 800884e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8008852:	4606      	mov	r6, r0
 8008854:	462b      	mov	r3, r5
 8008856:	b991      	cbnz	r1, 800887e <scalbn+0x36>
 8008858:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800885c:	4323      	orrs	r3, r4
 800885e:	d03d      	beq.n	80088dc <scalbn+0x94>
 8008860:	4b35      	ldr	r3, [pc, #212]	@ (8008938 <scalbn+0xf0>)
 8008862:	4620      	mov	r0, r4
 8008864:	4629      	mov	r1, r5
 8008866:	2200      	movs	r2, #0
 8008868:	f7f7 fe8e 	bl	8000588 <__aeabi_dmul>
 800886c:	4b33      	ldr	r3, [pc, #204]	@ (800893c <scalbn+0xf4>)
 800886e:	429e      	cmp	r6, r3
 8008870:	4604      	mov	r4, r0
 8008872:	460d      	mov	r5, r1
 8008874:	da0f      	bge.n	8008896 <scalbn+0x4e>
 8008876:	a328      	add	r3, pc, #160	@ (adr r3, 8008918 <scalbn+0xd0>)
 8008878:	e9d3 2300 	ldrd	r2, r3, [r3]
 800887c:	e01e      	b.n	80088bc <scalbn+0x74>
 800887e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8008882:	4291      	cmp	r1, r2
 8008884:	d10b      	bne.n	800889e <scalbn+0x56>
 8008886:	4622      	mov	r2, r4
 8008888:	4620      	mov	r0, r4
 800888a:	4629      	mov	r1, r5
 800888c:	f7f7 fcc6 	bl	800021c <__adddf3>
 8008890:	4604      	mov	r4, r0
 8008892:	460d      	mov	r5, r1
 8008894:	e022      	b.n	80088dc <scalbn+0x94>
 8008896:	460b      	mov	r3, r1
 8008898:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800889c:	3936      	subs	r1, #54	@ 0x36
 800889e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80088a2:	4296      	cmp	r6, r2
 80088a4:	dd0d      	ble.n	80088c2 <scalbn+0x7a>
 80088a6:	2d00      	cmp	r5, #0
 80088a8:	a11d      	add	r1, pc, #116	@ (adr r1, 8008920 <scalbn+0xd8>)
 80088aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088ae:	da02      	bge.n	80088b6 <scalbn+0x6e>
 80088b0:	a11d      	add	r1, pc, #116	@ (adr r1, 8008928 <scalbn+0xe0>)
 80088b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088b6:	a31a      	add	r3, pc, #104	@ (adr r3, 8008920 <scalbn+0xd8>)
 80088b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088bc:	f7f7 fe64 	bl	8000588 <__aeabi_dmul>
 80088c0:	e7e6      	b.n	8008890 <scalbn+0x48>
 80088c2:	1872      	adds	r2, r6, r1
 80088c4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80088c8:	428a      	cmp	r2, r1
 80088ca:	dcec      	bgt.n	80088a6 <scalbn+0x5e>
 80088cc:	2a00      	cmp	r2, #0
 80088ce:	dd08      	ble.n	80088e2 <scalbn+0x9a>
 80088d0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80088d4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80088d8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80088dc:	ec45 4b10 	vmov	d0, r4, r5
 80088e0:	bd70      	pop	{r4, r5, r6, pc}
 80088e2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80088e6:	da08      	bge.n	80088fa <scalbn+0xb2>
 80088e8:	2d00      	cmp	r5, #0
 80088ea:	a10b      	add	r1, pc, #44	@ (adr r1, 8008918 <scalbn+0xd0>)
 80088ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088f0:	dac1      	bge.n	8008876 <scalbn+0x2e>
 80088f2:	a10f      	add	r1, pc, #60	@ (adr r1, 8008930 <scalbn+0xe8>)
 80088f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80088f8:	e7bd      	b.n	8008876 <scalbn+0x2e>
 80088fa:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80088fe:	3236      	adds	r2, #54	@ 0x36
 8008900:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008904:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8008908:	4620      	mov	r0, r4
 800890a:	4b0d      	ldr	r3, [pc, #52]	@ (8008940 <scalbn+0xf8>)
 800890c:	4629      	mov	r1, r5
 800890e:	2200      	movs	r2, #0
 8008910:	e7d4      	b.n	80088bc <scalbn+0x74>
 8008912:	bf00      	nop
 8008914:	f3af 8000 	nop.w
 8008918:	c2f8f359 	.word	0xc2f8f359
 800891c:	01a56e1f 	.word	0x01a56e1f
 8008920:	8800759c 	.word	0x8800759c
 8008924:	7e37e43c 	.word	0x7e37e43c
 8008928:	8800759c 	.word	0x8800759c
 800892c:	fe37e43c 	.word	0xfe37e43c
 8008930:	c2f8f359 	.word	0xc2f8f359
 8008934:	81a56e1f 	.word	0x81a56e1f
 8008938:	43500000 	.word	0x43500000
 800893c:	ffff3cb0 	.word	0xffff3cb0
 8008940:	3c900000 	.word	0x3c900000
 8008944:	00000000 	.word	0x00000000

08008948 <floor>:
 8008948:	ec51 0b10 	vmov	r0, r1, d0
 800894c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8008950:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008954:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8008958:	2e13      	cmp	r6, #19
 800895a:	460c      	mov	r4, r1
 800895c:	4605      	mov	r5, r0
 800895e:	4680      	mov	r8, r0
 8008960:	dc34      	bgt.n	80089cc <floor+0x84>
 8008962:	2e00      	cmp	r6, #0
 8008964:	da17      	bge.n	8008996 <floor+0x4e>
 8008966:	a332      	add	r3, pc, #200	@ (adr r3, 8008a30 <floor+0xe8>)
 8008968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800896c:	f7f7 fc56 	bl	800021c <__adddf3>
 8008970:	2200      	movs	r2, #0
 8008972:	2300      	movs	r3, #0
 8008974:	f7f8 f898 	bl	8000aa8 <__aeabi_dcmpgt>
 8008978:	b150      	cbz	r0, 8008990 <floor+0x48>
 800897a:	2c00      	cmp	r4, #0
 800897c:	da55      	bge.n	8008a2a <floor+0xe2>
 800897e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8008982:	432c      	orrs	r4, r5
 8008984:	2500      	movs	r5, #0
 8008986:	42ac      	cmp	r4, r5
 8008988:	4c2b      	ldr	r4, [pc, #172]	@ (8008a38 <floor+0xf0>)
 800898a:	bf08      	it	eq
 800898c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8008990:	4621      	mov	r1, r4
 8008992:	4628      	mov	r0, r5
 8008994:	e023      	b.n	80089de <floor+0x96>
 8008996:	4f29      	ldr	r7, [pc, #164]	@ (8008a3c <floor+0xf4>)
 8008998:	4137      	asrs	r7, r6
 800899a:	ea01 0307 	and.w	r3, r1, r7
 800899e:	4303      	orrs	r3, r0
 80089a0:	d01d      	beq.n	80089de <floor+0x96>
 80089a2:	a323      	add	r3, pc, #140	@ (adr r3, 8008a30 <floor+0xe8>)
 80089a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089a8:	f7f7 fc38 	bl	800021c <__adddf3>
 80089ac:	2200      	movs	r2, #0
 80089ae:	2300      	movs	r3, #0
 80089b0:	f7f8 f87a 	bl	8000aa8 <__aeabi_dcmpgt>
 80089b4:	2800      	cmp	r0, #0
 80089b6:	d0eb      	beq.n	8008990 <floor+0x48>
 80089b8:	2c00      	cmp	r4, #0
 80089ba:	bfbe      	ittt	lt
 80089bc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80089c0:	4133      	asrlt	r3, r6
 80089c2:	18e4      	addlt	r4, r4, r3
 80089c4:	ea24 0407 	bic.w	r4, r4, r7
 80089c8:	2500      	movs	r5, #0
 80089ca:	e7e1      	b.n	8008990 <floor+0x48>
 80089cc:	2e33      	cmp	r6, #51	@ 0x33
 80089ce:	dd0a      	ble.n	80089e6 <floor+0x9e>
 80089d0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80089d4:	d103      	bne.n	80089de <floor+0x96>
 80089d6:	4602      	mov	r2, r0
 80089d8:	460b      	mov	r3, r1
 80089da:	f7f7 fc1f 	bl	800021c <__adddf3>
 80089de:	ec41 0b10 	vmov	d0, r0, r1
 80089e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80089e6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80089ea:	f04f 37ff 	mov.w	r7, #4294967295
 80089ee:	40df      	lsrs	r7, r3
 80089f0:	4207      	tst	r7, r0
 80089f2:	d0f4      	beq.n	80089de <floor+0x96>
 80089f4:	a30e      	add	r3, pc, #56	@ (adr r3, 8008a30 <floor+0xe8>)
 80089f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80089fa:	f7f7 fc0f 	bl	800021c <__adddf3>
 80089fe:	2200      	movs	r2, #0
 8008a00:	2300      	movs	r3, #0
 8008a02:	f7f8 f851 	bl	8000aa8 <__aeabi_dcmpgt>
 8008a06:	2800      	cmp	r0, #0
 8008a08:	d0c2      	beq.n	8008990 <floor+0x48>
 8008a0a:	2c00      	cmp	r4, #0
 8008a0c:	da0a      	bge.n	8008a24 <floor+0xdc>
 8008a0e:	2e14      	cmp	r6, #20
 8008a10:	d101      	bne.n	8008a16 <floor+0xce>
 8008a12:	3401      	adds	r4, #1
 8008a14:	e006      	b.n	8008a24 <floor+0xdc>
 8008a16:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 8008a1a:	2301      	movs	r3, #1
 8008a1c:	40b3      	lsls	r3, r6
 8008a1e:	441d      	add	r5, r3
 8008a20:	4545      	cmp	r5, r8
 8008a22:	d3f6      	bcc.n	8008a12 <floor+0xca>
 8008a24:	ea25 0507 	bic.w	r5, r5, r7
 8008a28:	e7b2      	b.n	8008990 <floor+0x48>
 8008a2a:	2500      	movs	r5, #0
 8008a2c:	462c      	mov	r4, r5
 8008a2e:	e7af      	b.n	8008990 <floor+0x48>
 8008a30:	8800759c 	.word	0x8800759c
 8008a34:	7e37e43c 	.word	0x7e37e43c
 8008a38:	bff00000 	.word	0xbff00000
 8008a3c:	000fffff 	.word	0x000fffff

08008a40 <exit>:
 8008a40:	b508      	push	{r3, lr}
 8008a42:	4b06      	ldr	r3, [pc, #24]	@ (8008a5c <exit+0x1c>)
 8008a44:	4604      	mov	r4, r0
 8008a46:	b113      	cbz	r3, 8008a4e <exit+0xe>
 8008a48:	2100      	movs	r1, #0
 8008a4a:	f3af 8000 	nop.w
 8008a4e:	4b04      	ldr	r3, [pc, #16]	@ (8008a60 <exit+0x20>)
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	b103      	cbz	r3, 8008a56 <exit+0x16>
 8008a54:	4798      	blx	r3
 8008a56:	4620      	mov	r0, r4
 8008a58:	f7f9 fb46 	bl	80020e8 <_exit>
 8008a5c:	00000000 	.word	0x00000000
 8008a60:	20004d8c 	.word	0x20004d8c

08008a64 <memset>:
 8008a64:	4402      	add	r2, r0
 8008a66:	4603      	mov	r3, r0
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d100      	bne.n	8008a6e <memset+0xa>
 8008a6c:	4770      	bx	lr
 8008a6e:	f803 1b01 	strb.w	r1, [r3], #1
 8008a72:	e7f9      	b.n	8008a68 <memset+0x4>

08008a74 <__errno>:
 8008a74:	4b01      	ldr	r3, [pc, #4]	@ (8008a7c <__errno+0x8>)
 8008a76:	6818      	ldr	r0, [r3, #0]
 8008a78:	4770      	bx	lr
 8008a7a:	bf00      	nop
 8008a7c:	20000018 	.word	0x20000018

08008a80 <__libc_init_array>:
 8008a80:	b570      	push	{r4, r5, r6, lr}
 8008a82:	4d0d      	ldr	r5, [pc, #52]	@ (8008ab8 <__libc_init_array+0x38>)
 8008a84:	4c0d      	ldr	r4, [pc, #52]	@ (8008abc <__libc_init_array+0x3c>)
 8008a86:	1b64      	subs	r4, r4, r5
 8008a88:	10a4      	asrs	r4, r4, #2
 8008a8a:	2600      	movs	r6, #0
 8008a8c:	42a6      	cmp	r6, r4
 8008a8e:	d109      	bne.n	8008aa4 <__libc_init_array+0x24>
 8008a90:	4d0b      	ldr	r5, [pc, #44]	@ (8008ac0 <__libc_init_array+0x40>)
 8008a92:	4c0c      	ldr	r4, [pc, #48]	@ (8008ac4 <__libc_init_array+0x44>)
 8008a94:	f000 f826 	bl	8008ae4 <_init>
 8008a98:	1b64      	subs	r4, r4, r5
 8008a9a:	10a4      	asrs	r4, r4, #2
 8008a9c:	2600      	movs	r6, #0
 8008a9e:	42a6      	cmp	r6, r4
 8008aa0:	d105      	bne.n	8008aae <__libc_init_array+0x2e>
 8008aa2:	bd70      	pop	{r4, r5, r6, pc}
 8008aa4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008aa8:	4798      	blx	r3
 8008aaa:	3601      	adds	r6, #1
 8008aac:	e7ee      	b.n	8008a8c <__libc_init_array+0xc>
 8008aae:	f855 3b04 	ldr.w	r3, [r5], #4
 8008ab2:	4798      	blx	r3
 8008ab4:	3601      	adds	r6, #1
 8008ab6:	e7f2      	b.n	8008a9e <__libc_init_array+0x1e>
 8008ab8:	08008d70 	.word	0x08008d70
 8008abc:	08008d70 	.word	0x08008d70
 8008ac0:	08008d70 	.word	0x08008d70
 8008ac4:	08008d78 	.word	0x08008d78

08008ac8 <memcpy>:
 8008ac8:	440a      	add	r2, r1
 8008aca:	4291      	cmp	r1, r2
 8008acc:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ad0:	d100      	bne.n	8008ad4 <memcpy+0xc>
 8008ad2:	4770      	bx	lr
 8008ad4:	b510      	push	{r4, lr}
 8008ad6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ada:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ade:	4291      	cmp	r1, r2
 8008ae0:	d1f9      	bne.n	8008ad6 <memcpy+0xe>
 8008ae2:	bd10      	pop	{r4, pc}

08008ae4 <_init>:
 8008ae4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ae6:	bf00      	nop
 8008ae8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008aea:	bc08      	pop	{r3}
 8008aec:	469e      	mov	lr, r3
 8008aee:	4770      	bx	lr

08008af0 <_fini>:
 8008af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008af2:	bf00      	nop
 8008af4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008af6:	bc08      	pop	{r3}
 8008af8:	469e      	mov	lr, r3
 8008afa:	4770      	bx	lr
