
Cadence Innovus(TM) Implementation System.
Copyright 2015 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v15.23-s045_1, built Fri Apr 22 12:32:52 PDT 2016
Options:	
Date:		Fri Mar  7 18:13:57 2025
Host:		ieng6-ece-16.ucsd.edu (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (4cores*8cpus*Intel(R) Xeon(R) Gold 5220 CPU @ 2.20GHz 25344KB)
OS:		CentOS Linux release 7.9.2009 (Core)

License:
		invs	Innovus Implementation System	15.2	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPOAX-142):	OA features will be disabled in this session.


**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getDrawView
<CMD> loadWorkspace -name Physical
<CMD> win
couldn't read file "innovus.": no such file or directory
<CMD> set init_pwr_net VDD
<CMD> set init_gnd_net VSS
<CMD> set init_verilog ./netlist/sram_160b_w16.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_design_settop 1
<CMD> set init_top_cell sram_160b_w16
<CMD> set init_lef_file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef
<CMD> create_library_set -name WC_LIB -timing $worst_timing_lib
<CMD> create_library_set -name BC_LIB -timing $best_timing_lib
<CMD> create_rc_corner -name Cmax -cap_table $worst_captbl -T 125
<CMD> create_rc_corner -name Cmin -cap_table $best_captbl -T -40
<CMD> create_delay_corner -name WC -library_set WC_LIB -rc_corner Cmax
<CMD> create_delay_corner -name BC -library_set BC_LIB -rc_corner Cmin
<CMD> create_constraint_mode -name CON -sdc_file [list $sdc]
<CMD> create_analysis_view -name WC_VIEW -delay_corner WC -constraint_mode CON
<CMD> create_analysis_view -name BC_VIEW -delay_corner BC -constraint_mode CON
<CMD> init_design -setup WC_VIEW -hold BC_VIEW
**ERROR: (IMPOAX-820):	The OA features are disabled in the current session of Innovus because the oax shared library could not be loaded properly. This could be because your installation was not properly configured. To enable OA features, exit the current session and re-launch Innovus either after fixing your installation by running the Configure Installation phase, or after setting the OA_HOME variable to point to a proper OA installation. Check the "OpenAccess Installation and Configuration Guide" manual for more information.

**ERROR: (IMPOAX-850):	oaxCreateCdsLibArray command cannot be run as OA features are disabled in this session.

Loading LEF file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef ...
WARNING (LEFPARS-2007): NAMESCASESENSITIVE statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 28.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 867.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 877.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1014.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1024.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1161.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1171.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1308.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1318.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1372.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1383.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1604.
WARNING (LEFPARS-2019): TOPOFSTACKONLY statement is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1614.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1769.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1771.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1772.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1776.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1778.
WARNING (LEFPARS-2021): turn-via is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1779.
WARNING (LEFPARS-2022): DIRECTION statement in VIARULE is obsolete in version 5.6 and later.
The LEF parser will ignore this statement.
To avoid this warning in the future, remove this statement from the LEF file with version 5.6 or later. See file /home/linux/ieng6/ee260bwi25/public/PDKdata/lef/tcbn65gplus_8lmT2.lef at line 1783.
Set DBUPerIGU to M2 pitch 400.
**WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-200' for more detail.

viaInitial starts at Fri Mar  7 18:14:15 2025
viaInitial ends at Fri Mar  7 18:14:15 2025
Reading WC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib' ...
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN2XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN3XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D2' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D4' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4D8' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AN4XD1' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D0' is not defined in the library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Z' of cell 'AO211D1' is not defined in the library.
Message <TECHLIB-436> has exceeded the message display limit of '20'. setMessageLimit/set_message_limit sets the limit. unsetMessageLimit/unset_message_limit can be used to reset this.
Read 811 cells in library 'tcbn65gpluswc' 
Reading BC_LIB timing library '/home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gplusbc.lib' ...
Read 811 cells in library 'tcbn65gplusbc' 
*** End library_loading (cpu=0.00min, mem=0.0M, fe_cpu=0.20min, fe_real=0.33min, fe_mem=466.9M) ***
*** Begin netlist parsing (mem=466.9M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR4D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D1' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3D0' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D4' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2D2' is defined in LEF but not in the timing library.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 811 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist './netlist/sram_160b_w16.v'

*** Memory Usage v#1 (Current mem = 466.902M, initial mem = 152.258M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=466.9M) ***
Set top cell to sram_160b_w16.
Hooked 1622 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell sram_160b_w16 ...
*** Netlist is unique.
** info: there are 1658 modules.
** info: there are 4464 stdCell insts.

*** Memory Usage v#1 (Current mem = 524.234M, initial mem = 152.258M) ***
**WARN: (IMPFP-3961):	The techSite 'dcore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
**WARN: (IMPFP-3961):	The techSite 'ccore' has no related cells in LEF/OA library. Cannot make calculations for this site type unless cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
Type 'man IMPFP-3961' for more detail.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Set Default Input Pin Transition as 0.1 ps.
WC_VIEW BC_VIEW
Initializing multi-corner RC extraction with 2 active RC Corners ...
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Reading Capacitance Table File /home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable ...
**WARN: (IMPEXT-2760):	Layer M9 specified in the cap table is ignored because it is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2771):	Via VIA_8 specified in the cap table is ignored because its top layer, M9, is greater than the maximum number of layers, 8, specified in the technology LEF file. Check the cap table for the invalid layer specification.
**WARN: (IMPEXT-2801):	Resistance values are not provided in the Cap Table. Sheet resistance defined in the LEF file will be used.
**WARN: (IMPEXT-2710):	Basic Cap table for layer M9 is ignored because the layer is not specified in the technology LEF file.
Importing multi-corner RC tables ... 
Summary of Active RC-Corners : 
 
 Analysis View: WC_VIEW
    RC-Corner Name        : Cmax
    RC-Corner Index       : 0
    RC-Corner Temperature : 125 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cworst.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
 
 Analysis View: BC_VIEW
    RC-Corner Name        : Cmin
    RC-Corner Index       : 1
    RC-Corner Temperature : -40 Celsius
    RC-Corner Cap Table   : '/home/linux/ieng6/ee260bwi25/public/PDKdata/captbl/cln65g+_1p08m+alrdl_top2_cbest.captable'
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
*Info: initialize multi-corner CTS.
Reading timing constraints file './constraints/sram_160b_w16.sdc' ...
Current (total cpu=0:00:12.7, real=0:00:21.0, peak res=272.0M, current mem=642.9M)
**WARN: (TCLNL-330):	set_input_delay on clock root 'CLK' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File ./constraints/sram_160b_w16.sdc, Line 9).

INFO (CTE): Reading of timing constraints file ./constraints/sram_160b_w16.sdc completed, with 1 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=287.3M, current mem=657.7M)
Current (total cpu=0:00:12.7, real=0:00:21.0, peak res=287.3M, current mem=657.7M)
Total number of combinational cells: 492
Total number of sequential cells: 303
Total number of tristate cells: 11
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 BUFFD12 BUFFD16 CKBD1 CKBD0 CKBD2 CKBD3 CKBD4 CKBD6 CKBD8 CKBD12 CKBD16
Total number of usable buffers: 18
List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
Total number of unusable buffers: 9
List of usable inverters: CKND1 CKND0 CKND2 CKND3 CKND4 CKND6 CKND8 CKND12 CKND16 INVD1 INVD0 INVD2 INVD3 INVD4 INVD6 INVD8 INVD12 INVD16
Total number of usable inverters: 18
List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
Total number of unusable inverters: 9
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
Total number of identified unusable delay cells: 9
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
WARNING   IMPFP-3961           2  The techSite '%s' has no related cells i...
WARNING   IMPEXT-2710          2  Basic Cap table for layer M%d is ignored...
WARNING   IMPEXT-2760          2  Layer M%d specified in the cap table is ...
WARNING   IMPEXT-2771          2  Via %s specified in the cap table is ign...
WARNING   IMPEXT-2801          2  Resistance values are not provided in th...
WARNING   IMPVL-159         1622  Pin '%s' of cell '%s' is defined in LEF ...
ERROR     IMPOAX-820           1  The OA features are disabled in the curr...
ERROR     IMPOAX-850           1  %s command cannot be run as OA features ...
*** Message Summary: 1633 warning(s), 2 error(s)

<CMD> set_interactive_constraint_modes {CON}
<CMD> setDesignMode -process 65
Applying the recommended capacitance filtering threshold values for 65nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including tQuantus, IQRC and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
Updating process node dependent CCOpt properties for the 65nm process node.
<CMD> floorPlan -site core -r 1 0.50 1.0 1.0 1.0 1.0
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
4464 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
4464 new gnd-pin connections were made to global net 'VSS'.
<CMD> setAddStripeMode -break_at block_ring
Stripe will break at block ring.
<CMD> addStripe -number_of_sets 2 -spacing 1 -layer M4 -width 1 -nets { VSS VDD }

Starting stripe generation ...
Non-Default setAddStripeOption Settings :
  NONE
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete; vias are now being generated.
The power planner created 4 wires.
*** Ending Stripe Generation (totcpu: 0:00:00.0,real: 0:00:00.0, mem: 666.7M) ***
<CMD> sroute
*** Begin SPECIAL ROUTE on Fri Mar  7 18:14:18 2025 ***
SPECIAL ROUTE ran on directory: /home/linux/ieng6/ee260bwi25/nbalasubramanian/project1/pnr
SPECIAL ROUTE ran on machine: ieng6-ece-16.ucsd.edu (Linux 3.10.0-1160.119.1.el7.x86_64 Xeon 2.19Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1354.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 17 layers, 8 routing layers, 1 overlap layer
Read in 846 macros, 32 used
Read in 32 components
  32 core components: 32 unplaced, 0 placed, 0 fixed
Read in 327 logical pins
Read in 327 nets
Read in 2 special nets, 2 routed
Read in 64 terminals
Begin power routing ...
**WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
**WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0  open: 8
  Number of Core ports routed: 0  open: 268
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 134
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1372.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 101 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished


sroute post-processing starts at Fri Mar  7 18:14:19 2025
The viaGen is rebuilding shadow vias for net VSS.
sroute post-processing ends at Fri Mar  7 18:14:19 2025

sroute post-processing starts at Fri Mar  7 18:14:19 2025
The viaGen is rebuilding shadow vias for net VDD.
sroute post-processing ends at Fri Mar  7 18:14:19 2025
sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 19.30 megs
sroute: Total Peak Memory used = 679.97 megs
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection counterclockwise -side Bottom -layer 3 -spreadType center -spacing 0.8 -pin {{D[*]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 680.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Top -layer 3 -spreadType center -spacing 0.8 -pin {{Q[*]}}
Successfully spread [160] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 680.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.1 -pinDepth 0.6 -fixedPin 1 -fixOverlap 1 -unit MICRON -spreadDirection clockwise -side Left -layer 3 -spreadType center -spacing 0.8 -pin {{CLK} {A[*]} {CEN} {WEN}}
Successfully spread [7] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 680.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> legalizePin

Start pin legalization for the partition [sram_160b_w16]:
**WARN: (IMPPTN-562):	Pin [D[159]] is [FIXED] at location (  57.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[158]] is [FIXED] at location (  58.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[157]] is [FIXED] at location (  59.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[156]] is [FIXED] at location (  60.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[155]] is [FIXED] at location (  60.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[154]] is [FIXED] at location (  61.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[153]] is [FIXED] at location (  62.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[152]] is [FIXED] at location (  63.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[151]] is [FIXED] at location (  64.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[150]] is [FIXED] at location (  64.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[149]] is [FIXED] at location (  65.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[148]] is [FIXED] at location (  66.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[147]] is [FIXED] at location (  67.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[146]] is [FIXED] at location (  68.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[145]] is [FIXED] at location (  68.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[144]] is [FIXED] at location (  69.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[143]] is [FIXED] at location (  70.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[142]] is [FIXED] at location (  71.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[141]] is [FIXED] at location (  72.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[140]] is [FIXED] at location (  72.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[139]] is [FIXED] at location (  73.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[138]] is [FIXED] at location (  74.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[137]] is [FIXED] at location (  75.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[136]] is [FIXED] at location (  76.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[135]] is [FIXED] at location (  76.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[134]] is [FIXED] at location (  77.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[133]] is [FIXED] at location (  78.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[132]] is [FIXED] at location (  79.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[131]] is [FIXED] at location (  80.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[130]] is [FIXED] at location (  80.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[129]] is [FIXED] at location (  81.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[128]] is [FIXED] at location (  82.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[127]] is [FIXED] at location (  83.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[126]] is [FIXED] at location (  84.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[125]] is [FIXED] at location (  84.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[124]] is [FIXED] at location (  85.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[123]] is [FIXED] at location (  86.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[122]] is [FIXED] at location (  87.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[121]] is [FIXED] at location (  88.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[120]] is [FIXED] at location (  88.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[119]] is [FIXED] at location (  89.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[118]] is [FIXED] at location (  90.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[117]] is [FIXED] at location (  91.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[116]] is [FIXED] at location (  92.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[115]] is [FIXED] at location (  92.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[114]] is [FIXED] at location (  93.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[113]] is [FIXED] at location (  94.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[112]] is [FIXED] at location (  95.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[111]] is [FIXED] at location (  96.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[110]] is [FIXED] at location (  96.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[109]] is [FIXED] at location (  97.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[108]] is [FIXED] at location (  98.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[107]] is [FIXED] at location (  99.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[106]] is [FIXED] at location ( 100.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[105]] is [FIXED] at location ( 100.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[104]] is [FIXED] at location ( 101.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[103]] is [FIXED] at location ( 102.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[102]] is [FIXED] at location ( 103.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[101]] is [FIXED] at location ( 104.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[100]] is [FIXED] at location ( 104.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[99]] is [FIXED] at location ( 105.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[98]] is [FIXED] at location ( 106.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[97]] is [FIXED] at location ( 107.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[96]] is [FIXED] at location ( 108.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[95]] is [FIXED] at location ( 108.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[94]] is [FIXED] at location ( 109.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[93]] is [FIXED] at location ( 110.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[92]] is [FIXED] at location ( 111.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[91]] is [FIXED] at location ( 112.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[90]] is [FIXED] at location ( 112.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[89]] is [FIXED] at location ( 113.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[88]] is [FIXED] at location ( 114.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[87]] is [FIXED] at location ( 115.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[86]] is [FIXED] at location ( 116.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[85]] is [FIXED] at location ( 116.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[84]] is [FIXED] at location ( 117.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[83]] is [FIXED] at location ( 118.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[82]] is [FIXED] at location ( 119.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[81]] is [FIXED] at location ( 120.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[80]] is [FIXED] at location ( 120.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[79]] is [FIXED] at location ( 121.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[78]] is [FIXED] at location ( 122.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[77]] is [FIXED] at location ( 123.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[76]] is [FIXED] at location ( 124.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[75]] is [FIXED] at location ( 124.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[74]] is [FIXED] at location ( 125.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[73]] is [FIXED] at location ( 126.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[72]] is [FIXED] at location ( 127.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[71]] is [FIXED] at location ( 128.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[70]] is [FIXED] at location ( 128.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[69]] is [FIXED] at location ( 129.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[68]] is [FIXED] at location ( 130.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[67]] is [FIXED] at location ( 131.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[66]] is [FIXED] at location ( 132.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[65]] is [FIXED] at location ( 132.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[64]] is [FIXED] at location ( 133.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[63]] is [FIXED] at location ( 134.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[62]] is [FIXED] at location ( 135.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[61]] is [FIXED] at location ( 136.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[60]] is [FIXED] at location ( 136.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[59]] is [FIXED] at location ( 137.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[58]] is [FIXED] at location ( 138.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[57]] is [FIXED] at location ( 139.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[56]] is [FIXED] at location ( 140.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[55]] is [FIXED] at location ( 140.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[54]] is [FIXED] at location ( 141.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[53]] is [FIXED] at location ( 142.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[52]] is [FIXED] at location ( 143.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[51]] is [FIXED] at location ( 144.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[50]] is [FIXED] at location ( 144.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[49]] is [FIXED] at location ( 145.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[48]] is [FIXED] at location ( 146.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[47]] is [FIXED] at location ( 147.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[46]] is [FIXED] at location ( 148.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[45]] is [FIXED] at location ( 148.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[44]] is [FIXED] at location ( 149.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[43]] is [FIXED] at location ( 150.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[42]] is [FIXED] at location ( 151.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[41]] is [FIXED] at location ( 152.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[40]] is [FIXED] at location ( 152.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[39]] is [FIXED] at location ( 153.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[38]] is [FIXED] at location ( 154.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[37]] is [FIXED] at location ( 155.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[36]] is [FIXED] at location ( 156.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[35]] is [FIXED] at location ( 156.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[34]] is [FIXED] at location ( 157.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[33]] is [FIXED] at location ( 158.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[32]] is [FIXED] at location ( 159.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[31]] is [FIXED] at location ( 160.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[30]] is [FIXED] at location ( 160.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[29]] is [FIXED] at location ( 161.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[28]] is [FIXED] at location ( 162.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[27]] is [FIXED] at location ( 163.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[26]] is [FIXED] at location ( 164.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[25]] is [FIXED] at location ( 164.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[24]] is [FIXED] at location ( 165.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[23]] is [FIXED] at location ( 166.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[22]] is [FIXED] at location ( 167.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[21]] is [FIXED] at location ( 168.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[20]] is [FIXED] at location ( 168.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[19]] is [FIXED] at location ( 169.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[18]] is [FIXED] at location ( 170.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[17]] is [FIXED] at location ( 171.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[16]] is [FIXED] at location ( 172.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[15]] is [FIXED] at location ( 172.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[14]] is [FIXED] at location ( 173.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[13]] is [FIXED] at location ( 174.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[12]] is [FIXED] at location ( 175.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[11]] is [FIXED] at location ( 176.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[10]] is [FIXED] at location ( 176.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[9]] is [FIXED] at location ( 177.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[8]] is [FIXED] at location ( 178.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[7]] is [FIXED] at location ( 179.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[6]] is [FIXED] at location ( 180.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[5]] is [FIXED] at location ( 180.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[4]] is [FIXED] at location ( 181.700,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[3]] is [FIXED] at location ( 182.500,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[2]] is [FIXED] at location ( 183.300,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[1]] is [FIXED] at location ( 184.100,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [D[0]] is [FIXED] at location ( 184.900,    0.000 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[159]] is [FIXED] at location (  57.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[158]] is [FIXED] at location (  58.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[157]] is [FIXED] at location (  59.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[156]] is [FIXED] at location (  60.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[155]] is [FIXED] at location (  60.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[154]] is [FIXED] at location (  61.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[153]] is [FIXED] at location (  62.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[152]] is [FIXED] at location (  63.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[151]] is [FIXED] at location (  64.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[150]] is [FIXED] at location (  64.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[149]] is [FIXED] at location (  65.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[148]] is [FIXED] at location (  66.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[147]] is [FIXED] at location (  67.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[146]] is [FIXED] at location (  68.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[145]] is [FIXED] at location (  68.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[144]] is [FIXED] at location (  69.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[143]] is [FIXED] at location (  70.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[142]] is [FIXED] at location (  71.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[141]] is [FIXED] at location (  72.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[140]] is [FIXED] at location (  72.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[139]] is [FIXED] at location (  73.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[138]] is [FIXED] at location (  74.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[137]] is [FIXED] at location (  75.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[136]] is [FIXED] at location (  76.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[135]] is [FIXED] at location (  76.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[134]] is [FIXED] at location (  77.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[133]] is [FIXED] at location (  78.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[132]] is [FIXED] at location (  79.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[131]] is [FIXED] at location (  80.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[130]] is [FIXED] at location (  80.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[129]] is [FIXED] at location (  81.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[128]] is [FIXED] at location (  82.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[127]] is [FIXED] at location (  83.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[126]] is [FIXED] at location (  84.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[125]] is [FIXED] at location (  84.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[124]] is [FIXED] at location (  85.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[123]] is [FIXED] at location (  86.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[122]] is [FIXED] at location (  87.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[121]] is [FIXED] at location (  88.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[120]] is [FIXED] at location (  88.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[119]] is [FIXED] at location (  89.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[118]] is [FIXED] at location (  90.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[117]] is [FIXED] at location (  91.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[116]] is [FIXED] at location (  92.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[115]] is [FIXED] at location (  92.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[114]] is [FIXED] at location (  93.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[113]] is [FIXED] at location (  94.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[112]] is [FIXED] at location (  95.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[111]] is [FIXED] at location (  96.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[110]] is [FIXED] at location (  96.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[109]] is [FIXED] at location (  97.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[108]] is [FIXED] at location (  98.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[107]] is [FIXED] at location (  99.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[106]] is [FIXED] at location ( 100.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[105]] is [FIXED] at location ( 100.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[104]] is [FIXED] at location ( 101.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[103]] is [FIXED] at location ( 102.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[102]] is [FIXED] at location ( 103.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[101]] is [FIXED] at location ( 104.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[100]] is [FIXED] at location ( 104.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[99]] is [FIXED] at location ( 105.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[98]] is [FIXED] at location ( 106.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[97]] is [FIXED] at location ( 107.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[96]] is [FIXED] at location ( 108.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[95]] is [FIXED] at location ( 108.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[94]] is [FIXED] at location ( 109.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[93]] is [FIXED] at location ( 110.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[92]] is [FIXED] at location ( 111.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[91]] is [FIXED] at location ( 112.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[90]] is [FIXED] at location ( 112.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[89]] is [FIXED] at location ( 113.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[88]] is [FIXED] at location ( 114.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[87]] is [FIXED] at location ( 115.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[86]] is [FIXED] at location ( 116.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[85]] is [FIXED] at location ( 116.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[84]] is [FIXED] at location ( 117.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[83]] is [FIXED] at location ( 118.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[82]] is [FIXED] at location ( 119.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[81]] is [FIXED] at location ( 120.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[80]] is [FIXED] at location ( 120.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[79]] is [FIXED] at location ( 121.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[78]] is [FIXED] at location ( 122.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[77]] is [FIXED] at location ( 123.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[76]] is [FIXED] at location ( 124.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[75]] is [FIXED] at location ( 124.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[74]] is [FIXED] at location ( 125.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[73]] is [FIXED] at location ( 126.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[72]] is [FIXED] at location ( 127.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[71]] is [FIXED] at location ( 128.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[70]] is [FIXED] at location ( 128.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[69]] is [FIXED] at location ( 129.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[68]] is [FIXED] at location ( 130.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[67]] is [FIXED] at location ( 131.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[66]] is [FIXED] at location ( 132.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[65]] is [FIXED] at location ( 132.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[64]] is [FIXED] at location ( 133.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[63]] is [FIXED] at location ( 134.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[62]] is [FIXED] at location ( 135.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[61]] is [FIXED] at location ( 136.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[60]] is [FIXED] at location ( 136.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[59]] is [FIXED] at location ( 137.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[58]] is [FIXED] at location ( 138.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[57]] is [FIXED] at location ( 139.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[56]] is [FIXED] at location ( 140.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[55]] is [FIXED] at location ( 140.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[54]] is [FIXED] at location ( 141.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[53]] is [FIXED] at location ( 142.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[52]] is [FIXED] at location ( 143.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[51]] is [FIXED] at location ( 144.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[50]] is [FIXED] at location ( 144.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[49]] is [FIXED] at location ( 145.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[48]] is [FIXED] at location ( 146.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[47]] is [FIXED] at location ( 147.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[46]] is [FIXED] at location ( 148.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[45]] is [FIXED] at location ( 148.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[44]] is [FIXED] at location ( 149.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[43]] is [FIXED] at location ( 150.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[42]] is [FIXED] at location ( 151.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[41]] is [FIXED] at location ( 152.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[40]] is [FIXED] at location ( 152.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[39]] is [FIXED] at location ( 153.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[38]] is [FIXED] at location ( 154.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[37]] is [FIXED] at location ( 155.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[36]] is [FIXED] at location ( 156.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[35]] is [FIXED] at location ( 156.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[34]] is [FIXED] at location ( 157.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[33]] is [FIXED] at location ( 158.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[32]] is [FIXED] at location ( 159.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[31]] is [FIXED] at location ( 160.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[30]] is [FIXED] at location ( 160.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[29]] is [FIXED] at location ( 161.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[28]] is [FIXED] at location ( 162.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[27]] is [FIXED] at location ( 163.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[26]] is [FIXED] at location ( 164.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[25]] is [FIXED] at location ( 164.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[24]] is [FIXED] at location ( 165.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[23]] is [FIXED] at location ( 166.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[22]] is [FIXED] at location ( 167.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[21]] is [FIXED] at location ( 168.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[20]] is [FIXED] at location ( 168.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[19]] is [FIXED] at location ( 169.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[18]] is [FIXED] at location ( 170.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[17]] is [FIXED] at location ( 171.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[16]] is [FIXED] at location ( 172.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[15]] is [FIXED] at location ( 172.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[14]] is [FIXED] at location ( 173.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[13]] is [FIXED] at location ( 174.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[12]] is [FIXED] at location ( 175.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[11]] is [FIXED] at location ( 176.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[10]] is [FIXED] at location ( 176.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[9]] is [FIXED] at location ( 177.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[8]] is [FIXED] at location ( 178.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[7]] is [FIXED] at location ( 179.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[6]] is [FIXED] at location ( 180.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[5]] is [FIXED] at location ( 180.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[4]] is [FIXED] at location ( 181.700,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[3]] is [FIXED] at location ( 182.500,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[2]] is [FIXED] at location ( 183.300,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[1]] is [FIXED] at location ( 184.100,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
**WARN: (IMPPTN-562):	Pin [Q[0]] is [FIXED] at location ( 184.900,  241.400 3 ) is NOT ON ALLOWED PIN LAYER.
Summary report for top level: [sram_160b_w16] 
	Total Pads                         : 0
	Total Pins                         : 327
	Legally Assigned Pins              : 7
	Illegally Assigned Pins            : 320
	Unplaced Pins                      : 0
	Constant/Spl Net Pins              : 0
	Internal Pins                      : 0
	Legally Assigned Feedthrough Pins  : 0
	Illegally Assigned Feedthrough Pins: 0
End of Summary report
320 pin(s) of the Partition sram_160b_w16 could not be legalized.
End pin legalization for the partition [sram_160b_w16].

legalizePin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 680.0M).
<CMD> saveDesign pinPlaced.enc
Writing Netlist "pinPlaced.enc.dat.tmp/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file pinPlaced.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 276 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=680.0M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design pinPlaced.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setMaxRouteLayer 4
<CMD> saveDesign floorplan.enc
Writing Netlist "floorplan.enc.dat.tmp/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file floorplan.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 276 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=690.1M) ***
Saving DEF file ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design floorplan.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setPlaceMode -timingDriven true -reorderScan false -congEffort medium -modulePlan false
<CMD> setOptMode -effort high -powerEffort high -leakageToDynamicRatio 0.5 -fixFanoutLoad true -restruct true -verbose true
<CMD> place_opt_design
*** Starting GigaPlace ***
**INFO: user set placement options
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
**INFO: user set opt options
setOptMode -effort high -fixFanoutLoad true -leakageToDynamicRatio 0.5 -powerEffort high -restruct true -verbose true
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.18081 path_group
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
End delay calculation. (MEM=902.312 CPU=0:00:00.4 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:01.2  real=0:00:01.0  mem= 902.3M) ***
**INFO : CPU of IO adjustment for placeDesign : (CPU : 0:00:01.5) (Real : 0:00:02.0) (mem : 902.3M)
*** Start deleteBufferTree ***
*info: Marking 0 level shifter instances dont touch
*info: Marking 0 always on instances dont touch
Info: Detect buffers to remove automatically.
Analyzing netlist ...
All-RC-Corners-Per-Net-In-Memory is turned ON...
Updating netlist

Cleanup ECO timing graph ...
Cleanup RC data ...
Cleanup routing data ...
*summary: 81 instances (buffers/inverters) removed
*       :      2 instances of type 'CKBD6' removed
*       :      6 instances of type 'CKBD4' removed
*       :      1 instance  of type 'CKBD3' removed
*       :     18 instances of type 'CKBD2' removed
*       :      8 instances of type 'CKBD1' removed
*       :      3 instances of type 'BUFFD6' removed
*       :      4 instances of type 'BUFFD4' removed
*       :      3 instances of type 'BUFFD3' removed
*       :     31 instances of type 'BUFFD2' removed
*       :      5 instances of type 'BUFFD1' removed
*** Finish deleteBufferTree (0:00:00.1) ***
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Deleted 0 physical inst  (cell - / prefix -).
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=medium gpeffort=medium 
**WARN: (IMPSP-9042):	Scan chains were not defined, -ignoreScan option will be ignored.
Define the scan chains before using this option.
Type 'man IMPSP-9042' for more detail.
#std cell=4383 (0 fixed + 4383 movable) #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=4550 #term=19234 #term/net=4.23, #fixedIo=0, #floatIo=0, #fixedPin=327, #floatPin=0
stdCell: 4383 single + 0 double + 0 multi
Total standard cell length = 15.9190 (mm), area = 0.0287 (mm^2)
Estimated cell power/ground rail width = 0.365 um
Average module density = 0.514.
Density for the design = 0.514.
       = stdcell_area 79595 sites (28654 um^2) / alloc_area 154861 sites (55750 um^2).
Pin Density = 0.1200.
            = total # of pins 19234 / total area 160265.
*Internal placement parameters: * | 12 | 0x000055
End delay calculation. (MEM=908.07 CPU=0:00:00.4 REAL=0:00:01.0)
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 5.213e+04 (1.35e+04 3.86e+04)
              Est.  stn bbox = 7.518e+04 (2.41e+04 5.11e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 908.1M
Iteration  2: Total net bbox = 5.855e+04 (1.35e+04 4.50e+04)
              Est.  stn bbox = 8.853e+04 (2.41e+04 6.45e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 908.1M
Iteration  3: Total net bbox = 5.928e+04 (1.42e+04 4.50e+04)
              Est.  stn bbox = 9.255e+04 (2.81e+04 6.45e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 908.1M
Iteration  4: Total net bbox = 5.905e+04 (1.42e+04 4.48e+04)
              Est.  stn bbox = 9.586e+04 (2.81e+04 6.78e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 908.1M
End delay calculation. (MEM=927.148 CPU=0:00:00.4 REAL=0:00:01.0)
Iteration  5: Total net bbox = 9.270e+04 (3.69e+04 5.58e+04)
              Est.  stn bbox = 1.370e+05 (5.44e+04 8.26e+04)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 927.1M
Iteration  6: Total net bbox = 6.415e+04 (1.58e+04 4.84e+04)
              Est.  stn bbox = 1.050e+05 (3.13e+04 7.36e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 927.1M
End delay calculation. (MEM=927.148 CPU=0:00:00.4 REAL=0:00:01.0)
Iteration  7: Total net bbox = 6.624e+04 (1.78e+04 4.84e+04)
              Est.  stn bbox = 1.078e+05 (3.42e+04 7.36e+04)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 927.1M
Iteration  8: Total net bbox = 7.009e+04 (1.78e+04 5.22e+04)
              Est.  stn bbox = 1.127e+05 (3.42e+04 7.85e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 927.3M
End delay calculation. (MEM=927.273 CPU=0:00:00.5 REAL=0:00:01.0)
Iteration  9: Total net bbox = 7.117e+04 (1.78e+04 5.33e+04)
              Est.  stn bbox = 1.141e+05 (3.42e+04 7.99e+04)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 927.3M
Iteration 10: Total net bbox = 8.845e+04 (3.16e+04 5.69e+04)
              Est.  stn bbox = 1.338e+05 (4.98e+04 8.40e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 927.3M
End delay calculation. (MEM=927.273 CPU=0:00:00.4 REAL=0:00:00.0)
Iteration 11: Total net bbox = 9.870e+04 (4.28e+04 5.59e+04)
              Est.  stn bbox = 1.449e+05 (6.21e+04 8.28e+04)
              cpu = 0:00:01.7 real = 0:00:02.0 mem = 927.3M
Iteration 12: Total net bbox = 1.011e+05 (4.59e+04 5.52e+04)
              Est.  stn bbox = 1.475e+05 (6.55e+04 8.20e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 927.3M
Iteration 13: Total net bbox = 1.092e+05 (5.36e+04 5.57e+04)
              Est.  stn bbox = 1.557e+05 (7.31e+04 8.26e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 927.3M
*** cost = 1.092e+05 (5.36e+04 5.57e+04) (cpu for global=0:00:06.8) real=0:00:07.0***
Info: 0 clock gating cells identified, 0 (on average) moved
*** Starting refinePlace (0:00:25.8 mem=821.8M) ***
Total net bbox length = 1.092e+05 (5.357e+04 5.566e+04) (ext = 4.137e+04)
Move report: Detail placement moves 4131 insts, mean move: 5.36 um, max move: 46.20 um
	Max move on inst (U2440): (113.60, 190.00) --> (69.20, 188.20)
	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 821.8MB
Summary Report:
Instances move: 4131 (out of 4383 movable)
Mean displacement: 5.36 um
Max displacement: 46.20 um (Instance: U2440) (113.6, 190) -> (69.2, 188.2)
	Length: 7 sites, height: 1 rows, site name: core, cell type: ND2D2
Total net bbox length = 9.632e+04 (3.964e+04 5.668e+04) (ext = 4.121e+04)
Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 821.8MB
*** Finished refinePlace (0:00:26.5 mem=821.8M) ***
*** Finished Initial Placement (cpu=0:00:08.7, real=0:00:09.0, mem=821.8M) ***
Starting IO pin assignment...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=808 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4550  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4550 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4550 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.672794e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.01% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.01% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 18907
[NR-eagl] Layer2(M2)(V) length: 5.687796e+04um, number of vias: 27195
[NR-eagl] Layer3(M3)(H) length: 7.354530e+04um, number of vias: 2772
[NR-eagl] Layer4(M4)(V) length: 4.003820e+04um, number of vias: 0
[NR-eagl] Total length: 1.704615e+05um, number of vias: 48874
[NR-eagl] End Peak syMemory usage = 830.6 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.22 seconds
**placeDesign ... cpu = 0: 0:11, real = 0: 0:11, mem = 830.6M **
-clockNDRAwarePlaceOpt false               # bool, default=false, private
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPTS-403):	Delay calculation was forced to extrapolate table data outside of the characterized range. In some cases, extrapolation can reduce the accuracy of the delay calculation. You can enable more detailed reporting of these cases by enabling the command 'setDelayCalMode -reportOutBound true'.
Type 'man IMPTS-403' for more detail.
**WARN: (IMPOPT-7136):	timing_socv_statistical_min_max_mode 'statistical' is not supported by Innovus. Setting it to 'mean_and_three_sigma_bounded'.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 849.7M, totSessionCpu=0:00:28 **
setTrialRouteMode -maxRouteLayer 4
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.1
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=851.7M)
Extraction called for design 'sram_160b_w16' of instances=4383 and nets=4552 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 849.598M)
** Profile ** Start :  cpu=0:00:00.0, mem=849.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=849.6M
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=944.867 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 944.9M) ***
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:00.0 totSessionCpu=0:00:29.2 mem=944.9M)
** Profile ** Overall slacks :  cpu=0:00:00.9, mem=944.9M
** Profile ** DRVs :  cpu=0:00:00.1, mem=944.9M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -15.894 |
|           TNS (ns):|-23504.0 |
|    Violating Paths:|  2720   |
|          All Paths:|  5288   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     32 (32)      |   -0.680   |     32 (32)      |
|   max_tran     |    32 (5152)     |  -23.032   |    32 (5152)     |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 49.665%
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=944.9M
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 890.4M, totSessionCpu=0:00:29 **
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 892.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 892.4M) ***

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 4383

Instance distribution across the VT partitions:

 LVT : inst = 480 (11.0%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 480 (11.0%)

 HVT : inst = 3903 (89.0%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 3903 (89.0%)

Reporting took 0 sec
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Design State:
    #signal nets       :  4550
    #routed signal nets:  0
    #clock nets        :  0
    #routed clock nets :  0
OptMgr: Begin leakage power optimization
OptMgr: Number of active setup views: 1

Power Net Detected:
    Voltage	    Name
    0.00V	    VSS
    0.90V	    VDD

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=704.38MB/704.38MB)

Begin Processing Timing Window Data for Power Calculation

clk(1000MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=704.57MB/704.57MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=704.61MB/704.61MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT)
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 10%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 20%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 30%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 40%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 50%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 60%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 70%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 80%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 90%

Finished Levelizing
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT)

Starting Activity Propagation
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=705.03MB/705.03MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT)
 ... Calculating leakage power
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 10%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 20%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 30%
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT): 40%

Finished Calculating power
2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=705.20MB/705.20MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=705.20MB/705.20MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=705.23MB/705.23MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:14:36 (2025-Mar-08 02:14:36 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.17710702
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1476       83.33
Macro                                  0           0
IO                                     0           0
Combinational                    0.02953       16.67
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                             0.1771         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9     0.1771         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                     U1967 (INVD6): 	 7.617e-05
* 		Highest Leakage Power:                     U1967 (INVD6): 	 7.617e-05
* 		Total Cap: 	3.2851e-11 F
* 		Total instances in design:  4383
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.177107 mW
Cell usage statistics:  
Library tcbn65gpluswc , 4383 cells ( 100.000000%) , 0.177107 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=705.24MB/705.24MB)

OptMgr: Optimization mode is pre-route
OptMgr: current WNS: -15.994 ns
OptMgr: Using aggressive mode for Force Mode

Design leakage power (state independent) = 0.165 mW
Resizable instances =   4383 (100.0%), leakage = 0.165 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =    480 (11.0%), lkg = 0.010 mW ( 6.2%)
   -ve slk =    480 (11.0%), lkg = 0.010 mW ( 6.2%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   3903 (89.0%), lkg = 0.155 mW (93.8%)
   -ve slk =   3902 (89.0%), lkg = 0.155 mW (93.8%)

OptMgr: Begin forced downsizing
OptMgr: 517 instances resized in force mode
OptMgr: Updating timing
OptMgr: Design WNS: -16.110 ns
OptMgr: 118 (23%) instances reverted to original cell
OptMgr: Updating timing
OptMgr: Design WNS: -15.994 ns

Design leakage power (state independent) = 0.162 mW
Resizable instances =   4383 (100.0%), leakage = 0.162 mW (100.0%)
Leakage power distribution among resizable instances:
 Total LVT =    241 ( 5.5%), lkg = 0.005 mW ( 2.9%)
   -ve slk =    241 ( 5.5%), lkg = 0.005 mW ( 2.9%)
 Total MVT =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
   -ve slk =      0 ( 0.0%), lkg = 0.000 mW ( 0.0%)
 Total HVT =   4142 (94.5%), lkg = 0.157 mW (97.1%)
   -ve slk =   4141 (94.5%), lkg = 0.157 mW (97.1%)


Summary: cell sizing

 399 instances changed cell type

                       UpSize    DownSize   SameSize   Total
                       ------    --------   --------   -----
    Sequential            0          0          0          0
 Combinational            0          0        399        399

   27 instances changed cell type from        AN4D1   to      AN4D0
  204 instances changed cell type from       AN4XD1   to      AN4D0
   33 instances changed cell type from      AOI22D1   to    AOI22D0
    1 instances changed cell type from      INR2XD0   to     INR2D0
    2 instances changed cell type from        INVD1   to      CKND0
    2 instances changed cell type from        ND2D1   to    CKND2D0
  130 instances changed cell type from        ND2D2   to    CKND2D2
  checkSum: 399



Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=716.38MB/716.38MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=716.38MB/716.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=716.38MB/716.38MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT)
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 10%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 20%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 30%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 40%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 50%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 60%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 70%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 80%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 90%

Finished Levelizing
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT)

Starting Activity Propagation
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT)
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=716.38MB/716.38MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT)
 ... Calculating leakage power
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 10%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 20%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 30%
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT): 40%

Finished Calculating power
2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=716.38MB/716.38MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=716.38MB/716.38MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=716.38MB/716.38MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:14:38 (2025-Mar-08 02:14:38 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power -leakage
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Leakage Power:         0.16900220
-----------------------------------------------------------------------------------------


Group                           Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
Sequential                        0.1476       87.32
Macro                                  0           0
IO                                     0           0
Combinational                    0.02143       12.68
Clock (Combinational)                  0           0
Clock (Sequential)                     0           0
-----------------------------------------------------------------------------------------
Total                              0.169         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Leakage       Percentage 
                                Power         (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      0.169         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:                     U1967 (INVD6): 	 7.617e-05
* 		Highest Leakage Power:                     U1967 (INVD6): 	 7.617e-05
* 		Total Cap: 	3.23665e-11 F
* 		Total instances in design:  4383
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Total leakage power = 0.169002 mW
Cell usage statistics:  
Library tcbn65gpluswc , 4383 cells ( 100.000000%) , 0.169002 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=716.38MB/716.38MB)

OptMgr: Leakage power optimization took: 2 seconds
OptMgr: End leakage power optimization
The useful skew maximum allowed delay is: 0.2
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
*info: There are 18 candidate Buffer cells
*info: There are 18 candidate Inverter cells

Netlist preparation processing... 

Constant propagation run...
CPU of constant propagation run : 0:00:00.0 (mem :1015.6M)

Dangling output instance removal run...
CPU of dangling output instance removal run : 0:00:00.0 (mem :1015.6M)

Dont care observability instance removal run...
CPU of dont care observability instance removal run : 0:00:00.0 (mem :1015.6M)

Removed instances... 

Replaced instances... 

Removed 0 instance
	CPU for removing db instances : 0:00:00.0 (mem :1015.6M)
	CPU for removing timing graph nodes : 0:00:00.0 (mem :1015.6M)
CPU of: netlist preparation :0:00:00.0 (mem :1015.6M)

Mark undriven nets with IPOIgnored run...
CPU of marking undriven nets with IPOIgnored run : 0:00:00.0 (mem :1015.6M)
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch

Completed downsize cell map
Forced downsizing resized 20 out of 4383 instances
     #inst not ok to resize: 0
     #inst with no smaller cells: 4129
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -16.021  TNS Slack -23803.139 Density 49.66
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.66%|        -| -16.021|-23803.139|   0:00:00.0| 1101.7M|
|    49.66%|        0| -16.021|-23803.139|   0:00:00.0| 1101.7M|
|    49.66%|        0| -16.021|-23803.139|   0:00:00.0| 1101.7M|
|    49.65%|        3| -16.021|-23803.131|   0:00:00.0| 1101.7M|
|    49.65%|        0| -16.021|-23803.131|   0:00:00.0| 1101.7M|
+----------+---------+--------+----------+------------+--------+
Reclaim Optimization End WNS Slack -16.021  TNS Slack -23803.132 Density 49.65
** Finished Core Area Reclaim Optimization (cpu = 0:00:01.1) (real = 0:00:01.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=934.84M, totSessionCpu=0:00:36).
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt high fanout net optimization
Info: 1 clock net  excluded from IPO operation.
+----------+---------+--------+----------+------------+--------+
| Density  | Commits |  WNS   |   TNS    |    Real    |  Mem   |
+----------+---------+--------+----------+------------+--------+
|    49.65%|        -| -16.021|-23803.132|   0:00:00.0| 1076.4M|
|    49.65%|        -| -16.021|-23803.132|   0:00:00.0| 1076.4M|
+----------+---------+--------+----------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=1076.4M) ***
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    32   |  5152   |    32   |     32  |     0   |     0   |     0   |     0   | -16.02 |          0|          0|          0|  49.65  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.26 |         93|          0|         27|  50.14  |   0:00:06.0|    1087.8M|
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -1.26 |          0|          0|          0|  50.14  |   0:00:00.0|    1087.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:06.5 real=0:00:06.0 mem=1087.8M) ***

End: GigaOpt DRV Optimization
Leakage Power Opt: resetting the buf/inv selection
**optDesign ... cpu = 0:00:18, real = 0:00:18, mem = 954.2M, totSessionCpu=0:00:46 **
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack -1.258  TNS Slack -1180.097 
+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   |   TNS   | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -1.258|-1180.097|    50.14%|   0:00:00.0| 1091.5M|   WC_VIEW|  default| Q[56]                |
|  -0.675| -527.920|    50.05%|   0:00:07.0| 1129.7M|   WC_VIEW|  default| Q[11]                |
|  -0.567| -247.282|    50.47%|   0:00:05.0| 1148.8M|   WC_VIEW|  default| Q[65]                |
|  -0.567| -247.282|    50.47%|   0:00:00.0| 1148.8M|   WC_VIEW|  default| Q[65]                |
|  -0.373|  -56.701|    50.59%|   0:00:12.0| 1148.8M|   WC_VIEW|  default| Q[72]                |
|  -0.373|  -49.861|    50.73%|   0:00:04.0| 1148.8M|   WC_VIEW|  default| Q[72]                |
|  -0.332|  -43.551|    50.86%|   0:00:03.0| 1148.8M|   WC_VIEW|  default| Q[72]                |
|  -0.332|  -43.551|    50.86%|   0:00:00.0| 1148.8M|   WC_VIEW|  default| Q[72]                |
|  -0.262|  -29.060|    50.98%|   0:00:09.0| 1148.8M|   WC_VIEW|  default| Q[24]                |
|  -0.262|  -29.047|    50.98%|   0:00:02.0| 1148.8M|   WC_VIEW|  default| Q[24]                |
|  -0.255|  -25.462|    51.16%|   0:00:02.0| 1148.8M|   WC_VIEW|  default| Q[78]                |
|  -0.255|  -25.462|    51.16%|   0:00:00.0| 1148.8M|   WC_VIEW|  default| Q[78]                |
|  -0.255|  -23.940|    51.23%|   0:00:02.0| 1148.8M|   WC_VIEW|  default| Q[78]                |
|  -0.255|  -23.940|    51.23%|   0:00:01.0| 1148.8M|   WC_VIEW|  default| Q[78]                |
|  -0.230|  -23.823|    51.27%|   0:00:02.0| 1148.8M|   WC_VIEW|  default| Q[73]                |
|  -0.230|  -23.823|    51.27%|   0:00:00.0| 1148.8M|   WC_VIEW|  default| Q[73]                |
|  -0.232|  -23.448|    51.29%|   0:00:01.0| 1148.8M|   WC_VIEW|  default| Q[73]                |
+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:49.6 real=0:00:50.0 mem=1148.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:49.6 real=0:00:50.0 mem=1148.8M) ***
** GigaOpt Global Opt End WNS Slack -0.232  TNS Slack -23.448 
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection

Active setup views:
 WC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

*** Timing NOT met, worst failing slack is -0.232
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
Reclaim Optimization WNS Slack -0.232  TNS Slack -23.448 Density 51.29
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.29%|        -|  -0.232| -23.448|   0:00:00.0| 1125.4M|
|    51.28%|        2|  -0.232| -23.448|   0:00:00.0| 1127.1M|
|    51.28%|        0|  -0.232| -23.448|   0:00:00.0| 1127.1M|
|    51.27%|        4|  -0.232| -23.448|   0:00:00.0| 1127.1M|
|    51.07%|       96|  -0.229| -23.062|   0:00:01.0| 1127.1M|
|    51.05%|       10|  -0.229| -23.062|   0:00:00.0| 1127.1M|
|    51.05%|        2|  -0.229| -23.062|   0:00:00.0| 1127.1M|
|    51.05%|        0|  -0.229| -23.062|   0:00:00.0| 1127.1M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.229  TNS Slack -23.062 Density 51.05
** Finished Core Area Reclaim Optimization (cpu = 0:00:02.2) (real = 0:00:02.0) **
Executing incremental physical updates
Executing incremental physical updates
*** Finished Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=970.30M, totSessionCpu=0:01:43).
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 978.3 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=808 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4744  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4744 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4744 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.674774e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 979.8 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.11 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:01:43 mem=979.8M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
(cpu=0:00:01.2 mem=979.8M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:01.5 mem=996.9M) ***
Move report: Timing Driven Placement moves 4569 insts, mean move: 13.39 um, max move: 68.80 um
	Max move on inst (memory6_reg_74_): (158.80, 229.60) --> (97.20, 222.40)
	Runtime: CPU: 0:00:12.8 REAL: 0:00:13.0 MEM: 1040.6MB
Move report: Detail placement moves 585 insts, mean move: 3.38 um, max move: 21.80 um
	Max move on inst (FE_OFC209_n3360): (45.60, 2.80) --> (67.40, 2.80)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 1040.6MB
Summary Report:
Instances move: 4571 (out of 4577 movable)
Mean displacement: 13.46 um
Max displacement: 69.20 um (Instance: memory6_reg_74_) (158.8, 229.6) -> (96.8, 222.4)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Runtime: CPU: 0:00:13.4 REAL: 0:00:14.0 MEM: 1040.6MB
*** Finished refinePlace (0:01:57 mem=1040.6M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=808 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4744  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4744 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4744 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.551168e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19295
[NR-eagl] Layer2(M2)(V) length: 6.375098e+04um, number of vias: 29541
[NR-eagl] Layer3(M3)(H) length: 6.318550e+04um, number of vias: 1162
[NR-eagl] Layer4(M4)(V) length: 3.094280e+04um, number of vias: 0
[NR-eagl] Total length: 1.578793e+05um, number of vias: 49998
End of congRepair (cpu=0:00:00.3, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1010.1M)
Extraction called for design 'sram_160b_w16' of instances=4577 and nets=4746 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1010.145M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:29, real = 0:01:31, mem = 1010.1M, totSessionCpu=0:01:57 **
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1083.57 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1083.6M) ***
*** Timing NOT met, worst failing slack is -0.275
*** Check timing (0:00:00.8)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.275 TNS Slack -52.969 Density 51.05
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1179.0M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1179.0M) ***

End: GigaOpt Optimization in TNS mode
setup target slack: 0.1
extra slack: 0.1
std delay: 0.0142
real setup target slack: 0.0142
[NR-eagl] Started earlyGlobalRoute kernel
[NR-eagl] Initial Peak syMemory usage = 1032.5 MB
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=808 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4744  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4744 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4744 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.551168e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] End Peak syMemory usage = 1037.3 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.09 seconds
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
*** Starting refinePlace (0:02:03 mem=1037.3M) ***
incr SKP is on..., with optDC mode
tdgpInitIgnoreNetLoadFix on 
Move report: Timing Driven Placement moves 4549 insts, mean move: 5.53 um, max move: 33.40 um
	Max move on inst (memory0_reg_73_): (134.60, 238.60) --> (101.20, 238.60)
	Runtime: CPU: 0:00:09.1 REAL: 0:00:09.0 MEM: 1051.3MB
Move report: Detail placement moves 476 insts, mean move: 2.61 um, max move: 13.00 um
	Max move on inst (FE_OFC230_n2562): (32.40, 116.20) --> (45.40, 116.20)
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 1051.3MB
Summary Report:
Instances move: 4551 (out of 4577 movable)
Mean displacement: 5.60 um
Max displacement: 33.40 um (Instance: memory0_reg_73_) (134.6, 238.6) -> (101.2, 238.6)
	Length: 26 sites, height: 1 rows, site name: core, cell type: EDFQD1
Runtime: CPU: 0:00:09.6 REAL: 0:00:09.0 MEM: 1051.3MB
*** Finished refinePlace (0:02:12 mem=1051.3M) ***
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=808 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4744  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4744 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4744 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.533600e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19295
[NR-eagl] Layer2(M2)(V) length: 6.283946e+04um, number of vias: 29339
[NR-eagl] Layer3(M3)(H) length: 6.146530e+04um, number of vias: 1097
[NR-eagl] Layer4(M4)(V) length: 3.168200e+04um, number of vias: 0
[NR-eagl] Total length: 1.559868e+05um, number of vias: 49731
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1021.3M)
Extraction called for design 'sram_160b_w16' of instances=4577 and nets=4746 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1021.324M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:01:45, real = 0:01:46, mem = 1021.3M, totSessionCpu=0:02:13 **
Include MVT Delays for Hold Opt
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1092.75 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 1092.7M) ***
*** Timing NOT met, worst failing slack is -0.306
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.306 TNS Slack -55.923 Density 51.05
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.306|   -0.306| -55.923|  -55.923|    51.05%|   0:00:00.0| 1169.1M|   WC_VIEW|  default| Q[24]                |
|  -0.259|   -0.259| -53.224|  -53.224|    51.05%|   0:00:00.0| 1169.1M|   WC_VIEW|  default| Q[89]                |
|  -0.245|   -0.245| -48.975|  -48.975|    51.05%|   0:00:00.0| 1169.1M|   WC_VIEW|  default| Q[9]                 |
|  -0.214|   -0.214| -46.317|  -46.317|    51.05%|   0:00:00.0| 1169.1M|   WC_VIEW|  default| Q[24]                |
|  -0.214|   -0.214| -44.937|  -44.937|    51.05%|   0:00:00.0| 1169.1M|   WC_VIEW|  default| Q[24]                |
|  -0.208|   -0.208| -44.910|  -44.910|    51.05%|   0:00:00.0| 1169.1M|   WC_VIEW|  default| Q[9]                 |
|  -0.195|   -0.195| -44.640|  -44.640|    51.05%|   0:00:01.0| 1196.9M|   WC_VIEW|  default| Q[74]                |
|  -0.189|   -0.189| -42.845|  -42.845|    51.05%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[102]               |
|  -0.174|   -0.174| -42.695|  -42.695|    51.05%|   0:00:01.0| 1196.9M|   WC_VIEW|  default| Q[16]                |
|  -0.160|   -0.160| -39.110|  -39.110|    51.05%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[89]                |
|  -0.131|   -0.131| -34.953|  -34.953|    51.05%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[73]                |
|  -0.130|   -0.130| -34.946|  -34.946|    51.06%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[73]                |
|  -0.121|   -0.121| -34.769|  -34.769|    51.06%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[63]                |
|  -0.121|   -0.121| -34.325|  -34.325|    51.06%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[63]                |
|  -0.111|   -0.111| -31.188|  -31.188|    51.06%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[1]                 |
|  -0.101|   -0.101| -29.649|  -29.649|    51.07%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[21]                |
|  -0.093|   -0.093| -29.125|  -29.125|    51.07%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[81]                |
|  -0.080|   -0.080| -27.215|  -27.215|    51.07%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| memory12_reg_8_/E    |
|  -0.074|   -0.074| -11.537|  -11.537|    51.07%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[21]                |
|  -0.057|   -0.057| -11.150|  -11.150|    51.08%|   0:00:01.0| 1196.9M|   WC_VIEW|  default| Q[1]                 |
|  -0.048|   -0.048|  -3.016|   -3.016|    51.08%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[24]                |
|  -0.038|   -0.038|  -2.740|   -2.740|    51.08%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[11]                |
|  -0.031|   -0.031|  -2.648|   -2.648|    51.08%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[132]               |
|  -0.024|   -0.024|  -2.323|   -2.323|    51.09%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[116]               |
|  -0.020|   -0.020|  -0.702|   -0.702|    51.10%|   0:00:01.0| 1196.9M|   WC_VIEW|  default| Q[44]                |
|  -0.018|   -0.018|  -0.497|   -0.497|    51.10%|   0:00:01.0| 1196.9M|   WC_VIEW|  default| Q[98]                |
|  -0.010|   -0.010|  -0.388|   -0.388|    51.10%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[80]                |
|  -0.010|   -0.010|  -0.077|   -0.077|    51.11%|   0:00:01.0| 1196.9M|   WC_VIEW|  default| Q[60]                |
|  -0.009|   -0.009|  -0.061|   -0.061|    51.11%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[24]                |
|  -0.009|   -0.009|  -0.037|   -0.037|    51.11%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[24]                |
|  -0.005|   -0.005|  -0.013|   -0.013|    51.12%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[134]               |
|  -0.002|   -0.002|  -0.004|   -0.004|    51.13%|   0:00:01.0| 1196.9M|   WC_VIEW|  default| Q[8]                 |
|   0.001|    0.001|   0.000|    0.000|    51.14%|   0:00:00.0| 1196.9M|   WC_VIEW|  default| Q[140]               |
|   0.002|    0.002|   0.000|    0.000|    51.16%|   0:00:02.0| 1235.2M|   WC_VIEW|  default| Q[71]                |
|   0.005|    0.005|   0.000|    0.000|    51.19%|   0:00:01.0| 1235.2M|   WC_VIEW|  default| Q[59]                |
|   0.006|    0.006|   0.000|    0.000|    51.22%|   0:00:02.0| 1235.2M|   WC_VIEW|  default| Q[71]                |
|   0.006|    0.006|   0.000|    0.000|    51.22%|   0:00:00.0| 1235.2M|   WC_VIEW|  default| Q[46]                |
|   0.007|    0.007|   0.000|    0.000|    51.23%|   0:00:01.0| 1254.2M|   WC_VIEW|  default| Q[9]                 |
|   0.008|    0.008|   0.000|    0.000|    51.24%|   0:00:00.0| 1254.2M|   WC_VIEW|  default| Q[126]               |
|   0.012|    0.012|   0.000|    0.000|    51.25%|   0:00:01.0| 1254.2M|   WC_VIEW|  default| Q[128]               |
|   0.014|    0.014|   0.000|    0.000|    51.26%|   0:00:02.0| 1254.2M|   WC_VIEW|  default| Q[106]               |
|   0.014|    0.014|   0.000|    0.000|    51.28%|   0:00:03.0| 1266.9M|   WC_VIEW|  default| Q[25]                |
|   0.015|    0.015|   0.000|    0.000|    51.28%|   0:00:00.0| 1266.9M|   WC_VIEW|  default| Q[25]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:19.0 real=0:00:19.0 mem=1266.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:19.0 real=0:00:19.0 mem=1266.9M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 51.28
*** Starting refinePlace (0:02:37 mem=1298.9M) ***
Total net bbox length = 9.917e+04 (3.406e+04 6.510e+04) (ext = 4.056e+04)
Move report: Detail placement moves 9 insts, mean move: 0.89 um, max move: 2.40 um
	Max move on inst (U1971): (4.60, 101.80) --> (4.00, 103.60)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1298.9MB
Summary Report:
Instances move: 9 (out of 4578 movable)
Mean displacement: 0.89 um
Max displacement: 2.40 um (Instance: U1971) (4.6, 101.8) -> (4, 103.6)
	Length: 7 sites, height: 1 rows, site name: core, cell type: NR2D2
Total net bbox length = 9.917e+04 (3.406e+04 6.511e+04) (ext = 4.055e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 1298.9MB
*** Finished refinePlace (0:02:37 mem=1298.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1298.9M)


Density : 0.5128
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:00.0 mem=1298.9M) ***
** GigaOpt Optimizer WNS Slack 0.015 TNS Slack 0.000 Density 51.28

*** Finish pre-CTS Setup Fixing (cpu=0:00:19.4 real=0:00:20.0 mem=1298.9M) ***

End: GigaOpt Optimization in WNS mode
*** Timing NOT met, worst failing slack is 0.014
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Info: 1 clock net  excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=808 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4745  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4745 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4745 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.536570e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19297
[NR-eagl] Layer2(M2)(V) length: 6.247688e+04um, number of vias: 29269
[NR-eagl] Layer3(M3)(H) length: 6.181950e+04um, number of vias: 1131
[NR-eagl] Layer4(M4)(V) length: 3.194860e+04um, number of vias: 0
[NR-eagl] Total length: 1.562450e+05um, number of vias: 49697
[NR-eagl] End Peak syMemory usage = 1029.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.25 seconds
Extraction called for design 'sram_160b_w16' of instances=4578 and nets=4747 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1028.961M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1108.39 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1108.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 1 clock net  excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.07 |          0|          0|          0|  51.28  |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.07 |          0|          0|          0|  51.28  |   0:00:00.0|    1203.8M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:01.0 mem=1203.8M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: 0.015 -> -0.068 (bump = 0.083)
Begin: GigaOpt postEco optimization
Info: 1 clock net  excluded from IPO operation.
*info: 1 clock net excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.068 TNS Slack -1.942 Density 51.28
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.068|   -0.068|  -1.942|   -1.942|    51.28%|   0:00:00.0| 1202.0M|   WC_VIEW|  default| Q[131]               |
|  -0.044|   -0.044|  -0.865|   -0.865|    51.28%|   0:00:00.0| 1203.7M|   WC_VIEW|  default| Q[131]               |
|  -0.031|   -0.031|  -0.767|   -0.767|    51.28%|   0:00:01.0| 1203.7M|   WC_VIEW|  default| Q[153]               |
|  -0.022|   -0.022|  -0.431|   -0.431|    51.29%|   0:00:00.0| 1203.7M|   WC_VIEW|  default| Q[17]                |
|  -0.014|   -0.014|  -0.167|   -0.167|    51.29%|   0:00:00.0| 1203.7M|   WC_VIEW|  default| Q[73]                |
|  -0.013|   -0.013|  -0.075|   -0.075|    51.30%|   0:00:01.0| 1222.8M|   WC_VIEW|  default| Q[86]                |
|  -0.006|   -0.006|  -0.028|   -0.028|    51.30%|   0:00:00.0| 1222.8M|   WC_VIEW|  default| Q[73]                |
|  -0.007|   -0.007|  -0.016|   -0.016|    51.30%|   0:00:01.0| 1241.9M|   WC_VIEW|  default| Q[73]                |
|  -0.005|   -0.005|  -0.016|   -0.016|    51.30%|   0:00:00.0| 1241.9M|   WC_VIEW|  default| Q[73]                |
|  -0.003|   -0.003|  -0.003|   -0.003|    51.37%|   0:00:00.0| 1241.9M|   WC_VIEW|  default| Q[56]                |
|   0.000|    0.002|   0.000|    0.000|    51.38%|   0:00:00.0| 1241.9M|        NA|       NA| NA                   |
|   0.000|    0.002|   0.000|    0.000|    51.38%|   0:00:00.0| 1241.9M|   WC_VIEW|       NA| NA                   |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=1241.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1241.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 51.38
*** Starting refinePlace (0:02:48 mem=1233.9M) ***
Total net bbox length = 9.993e+04 (3.444e+04 6.550e+04) (ext = 4.054e+04)
Move report: Detail placement moves 2 insts, mean move: 1.20 um, max move: 1.80 um
	Max move on inst (U1971): (4.00, 103.60) --> (4.00, 105.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.9MB
Summary Report:
Instances move: 2 (out of 4586 movable)
Mean displacement: 1.20 um
Max displacement: 1.80 um (Instance: U1971) (4, 103.6) -> (4, 105.4)
	Length: 22 sites, height: 1 rows, site name: core, cell type: NR2D8
Total net bbox length = 9.994e+04 (3.444e+04 6.550e+04) (ext = 4.054e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1233.9MB
*** Finished refinePlace (0:02:48 mem=1233.9M) ***
Finished re-routing un-routed nets (0:00:00.0 1241.9M)


Density : 0.5138
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1241.9M) ***
** GigaOpt Optimizer WNS Slack 0.000 TNS Slack 0.000 Density 51.38

*** Finish pre-CTS Setup Fixing (cpu=0:00:03.4 real=0:00:04.0 mem=1241.9M) ***

End: GigaOpt postEco optimization
*** Steiner Routed Nets: 0.463%; Threshold: 100; Threshold for Hold: 100
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1214.8M)
**optDesign ... cpu = 0:02:20, real = 0:02:22, mem = 1063.4M, totSessionCpu=0:02:48 **
** Profile ** Start :  cpu=0:00:00.0, mem=1063.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1063.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1071.4M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1071.4M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.002  |   N/A   |  0.002  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.378%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1071.4M
Info: 1 clock net  excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.39MB/848.39MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.39MB/848.39MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.39MB/848.39MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT)
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 10%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 20%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 30%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 40%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 50%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 60%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 70%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 80%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 90%

Finished Levelizing
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT)

Starting Activity Propagation
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT)
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.39MB/848.39MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT)
 ... Calculating switching power
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 10%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 20%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 30%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 40%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 60%
2025-Mar-07 18:16:56 (2025-Mar-08 02:16:56 GMT): 70%
2025-Mar-07 18:16:57 (2025-Mar-08 02:16:57 GMT): 80%
2025-Mar-07 18:16:57 (2025-Mar-08 02:16:57 GMT): 90%

Finished Calculating power
2025-Mar-07 18:16:57 (2025-Mar-08 02:16:57 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.49MB/848.49MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.49MB/848.49MB)

Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total)=848.49MB/848.49MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:16:57 (2025-Mar-08 02:16:57 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.01142944 	   92.4717%
Total Switching Power:       1.42568287 	    6.5880%
Total Leakage Power:         0.20348092 	    0.9403%
Total Power:                21.64059268
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.56      0.3624      0.1478       20.07       92.76
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                     0.4478       1.063     0.05567       1.567        7.24
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.01       1.426      0.2035       21.64         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.01       1.426      0.2035       21.64         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:           FE_OFC119_n1796 (BUFFD16): 	   0.02357
* 		Highest Leakage Power:            FE_OFC118_N123 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.22629e-11 F
* 		Total instances in design:  4586
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=848.49MB/848.49MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 51.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|    51.38%|        -|   0.000|   0.000|   0:00:00.0| 1204.9M|
|    51.38%|        0|   0.000|   0.000|   0:00:04.0| 1204.9M|
|    51.38%|        1|   0.000|   0.000|   0:00:00.0| 1204.9M|
|    51.37%|        2|   0.000|   0.000|   0:00:00.0| 1204.9M|
|    51.37%|        1|   0.000|   0.000|   0:00:00.0| 1204.9M|
|    51.36%|        1|   0.000|   0.000|   0:00:00.0| 1204.9M|
|    51.21%|      363|   0.000|   0.000|   0:00:03.0| 1204.9M|
|    51.21%|        2|   0.000|   0.000|   0:00:00.0| 1204.9M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 51.21
** Finished Core Power Optimization (cpu = 0:00:06.8) (real = 0:00:07.0) **
Executing incremental physical updates
*** Starting refinePlace (0:02:56 mem=1185.8M) ***
Total net bbox length = 1.000e+05 (3.450e+04 6.550e+04) (ext = 4.055e+04)
Move report: Detail placement moves 2 insts, mean move: 1.00 um, max move: 1.20 um
	Max move on inst (U1914): (10.60, 119.80) --> (11.80, 119.80)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1185.8MB
Summary Report:
Instances move: 2 (out of 4582 movable)
Mean displacement: 1.00 um
Max displacement: 1.20 um (Instance: U1914) (10.6, 119.8) -> (11.8, 119.8)
	Length: 4 sites, height: 1 rows, site name: core, cell type: CKND2D0
Total net bbox length = 1.000e+05 (3.450e+04 6.550e+04) (ext = 4.055e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1185.8MB
*** Finished refinePlace (0:02:56 mem=1185.8M) ***
Checking setup slack degradation ...
Info: 1 clock net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|   0.005|    0.005|   0.000|    0.000|    51.21%|   0:00:00.0| 1204.9M|   WC_VIEW|  default| Q[128]               |
|   0.005|    0.005|   0.000|    0.000|    51.21%|   0:00:00.0| 1204.9M|   WC_VIEW|  default| Q[128]               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish pre-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1204.9M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1204.9M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=867.89MB/867.89MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=867.89MB/867.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=867.89MB/867.89MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT)
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 10%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 20%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 30%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 40%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 50%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 60%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 70%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 80%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 90%

Finished Levelizing
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT)

Starting Activity Propagation
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT)
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=867.89MB/867.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT)
 ... Calculating switching power
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 10%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 20%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 30%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 40%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 60%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 70%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 80%
2025-Mar-07 18:17:07 (2025-Mar-08 02:17:07 GMT): 90%

Finished Calculating power
2025-Mar-07 18:17:08 (2025-Mar-08 02:17:08 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=867.89MB/867.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=867.89MB/867.89MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=867.89MB/867.89MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:17:08 (2025-Mar-08 02:17:08 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       19.99015221 	   92.5627%
Total Switching Power:       1.40702913 	    6.5151%
Total Leakage Power:         0.19915983 	    0.9222%
Total Power:                21.59634061
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.56      0.3576      0.1478       20.07       92.93
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      0.426       1.049     0.05135       1.527        7.07
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              19.99       1.407      0.1992        21.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      19.99       1.407      0.1992        21.6         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:           FE_OFC119_n1796 (BUFFD16): 	   0.02357
* 		Highest Leakage Power:            FE_OFC118_N123 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.19122e-11 F
* 		Total instances in design:  4582
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap:     0
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=867.89MB/867.89MB)

*** Finished Leakage Power Optimization (cpu=0:00:11, real=0:00:11, mem=1063.64M, totSessionCpu=0:03:00).
Extraction called for design 'sram_160b_w16' of instances=4582 and nets=4751 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1047.430M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1113.6 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1113.6M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.86MB/848.86MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.96MB/848.96MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.96MB/848.96MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT)
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.99MB/848.99MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT)
 ... Calculating switching power
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 10%
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 20%
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 30%
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 40%
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 60%
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 70%
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 80%
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT): 90%

Finished Calculating power
2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.99MB/848.99MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.99MB/848.99MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=848.99MB/848.99MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:17:09 (2025-Mar-08 02:17:09 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_160b_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_160b_w16_preCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       19.99015591 	   92.5627%
Total Switching Power:       1.40702913 	    6.5151%
Total Leakage Power:         0.19915983 	    0.9222%
Total Power:                21.59634432
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.56      0.3576      0.1478       20.07       92.93
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Combinational                      0.426       1.049     0.05135       1.527        7.07
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              19.99       1.407      0.1992        21.6         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      19.99       1.407      0.1992        21.6         100
Total leakage power = 0.19916 mW
Cell usage statistics:  
Library tcbn65gpluswc , 4582 cells ( 100.000000%) , 0.19916 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=848.99MB/848.99MB)


Output file is ./timingReports/sram_160b_w16_preCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:02:34, real = 0:02:36, mem = 1056.4M, totSessionCpu=0:03:02 **
** Profile ** Start :  cpu=0:00:00.0, mem=1056.4M
** Profile ** Other data :  cpu=0:00:00.0, mem=1056.4M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1066.4M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1058.4M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1058.4M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.005  |   N/A   |  0.005  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.210%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1058.4M
**optDesign ... cpu = 0:02:34, real = 0:02:36, mem = 1056.4M, totSessionCpu=0:03:03 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
**place_opt_design ... cpu = 0:02:47, real = 0:02:48, mem = 1025.8M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPTS-403            1  Delay calculation was forced to extrapol...
WARNING   IMPEXT-3442          5  The version of the capacitance table fil...
WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
WARNING   IMPSP-9042           1  Scan chains were not defined, -ignoreSca...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7136          1  %s '%s' is not supported by Innovus. Set...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
*** Message Summary: 13 warning(s), 0 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP8 DCAP16 DCAP32} -merge true
*INFO: Adding fillers to top-module.
*INFO:   Added 702 filler insts (cell DCAP32 / prefix FILLER).
*INFO:   Added 1087 filler insts (cell DCAP16 / prefix FILLER).
*INFO:   Added 1651 filler insts (cell DCAP8 / prefix FILLER).
*INFO:   Added 1888 filler insts (cell DCAP4 / prefix FILLER).
*INFO:   Added 5545 filler insts (cell DCAP / prefix FILLER).
*INFO: Total 10873 filler insts added - prefix FILLER (CPU: 0:00:00.1).
For 10873 new insts, 10873 new pwr-pin connections were made to global net 'VDD'.
10873 new gnd-pin connections were made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
For 15455 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign placement.enc
Writing Netlist "placement.enc.dat.tmp/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file placement.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 276 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1025.8M) ***
Saving DEF file ...
Saving rc congestion map placement.enc.dat.tmp/sram_160b_w16.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design placement.enc.dat.tmp

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> addFiller -cell {DCAP DCAP4 DCAP16 DCAP32 DCAP64}
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
For 15455 new insts, 0 new pwr-pin connection was made to global net 'VDD'.
0 new gnd-pin connection was made to global net 'VSS'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> saveDesign filler.enc
Writing Netlist "filler.enc.dat/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file filler.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 276 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1025.8M) ***
Saving DEF file ...
Saving rc congestion map filler.enc.dat/sram_160b_w16.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design filler.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> set_ccopt_property -update_io_latency false
<CMD> create_ccopt_clock_tree_spec -file constraints/sram_160b_w16.ccopt
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Wrote: constraints/sram_160b_w16.ccopt
<CMD> ccopt_design
(ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(ccopt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): CON
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Analyzing clock structure... 
Analyzing clock structure done.
Extracting original clock gating for clk... 
  clock_tree clk contains 2564 sinks and 0 clock gates.
  Extraction for clk complete.
Extracting original clock gating for clk done.
Checking clock tree convergence... 
Checking clock tree convergence done.
Preferred extra space for top nets is 0
Preferred extra space for trunk nets is 1
Preferred extra space for leaf nets is 1
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort low.
Begin checking placement ... (start mem=1021.2M, init mem=1021.2M)
*info: Placed = 15455         
*info: Unplaced = 0           
Placement Density:99.41%(57356/57695)
Finished checkPlace (cpu: total=0:00:00.1, vio checks=0:00:00.0; mem=1021.2M)
Validating CTS configuration... 
  Non-default CCOpt properties:
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 58660.200um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Info: CCOpt is analyzing the delay of a net driven by CKBD16/Z using a timing arc from cell CKBD16
  Info: CCOpt is analyzing the delay of a net driven by CKND12/ZN using a timing arc from cell CKND12
  Info: CCOpt is analyzing the delay of a net driven by CKLNQD16/Q using a timing arc from cell CKLNQD16
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin CLK
    Total number of sinks:       2564
    Delay constrained sinks:     2564
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

All good
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=808 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 0  numPreroutedWires = 0
[NR-eagl] Read numTotalNets=4749  numIgnoredNets=0
[NR-eagl] There are 1 clock nets ( 0 with NDR ).
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4749 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4749 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.537560e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19305
[NR-eagl] Layer2(M2)(V) length: 6.249895e+04um, number of vias: 29329
[NR-eagl] Layer3(M3)(H) length: 6.194050e+04um, number of vias: 1131
[NR-eagl] Layer4(M4)(V) length: 3.197003e+04um, number of vias: 0
[NR-eagl] Total length: 1.564095e+05um, number of vias: 49765
[NR-eagl] End Peak syMemory usage = 1016.0 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.24 seconds
setPlaceMode -congEffort medium -modulePlan false -reorderScan false -timingDriven true
Validating CTS configuration... 
  Non-default CCOpt properties:
  cts_merge_clock_gates is set for at least one key
  cts_merge_clock_logic is set for at least one key
  preferred_extra_space is set for at least one key
  route_type is set for at least one key
  update_io_latency: 0 (default: true)
  Route type trimming info:
    No route type modifications were made.
  Clock tree balancer configuration for clock_tree clk:
  Non-default CCOpt properties for clock tree clk:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
  For power_domain auto-default and effective power_domain auto-default:
    Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
    Inverters:   CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
    Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
    Unblocked area available for placement of any clock cells in power_domain auto-default: 58660.200um^2
  Top Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Mask Constraint: 0.
  Trunk Routing info:
    Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
  Leaf Routing info:
    Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
    Unshielded; Preferred extra space: 1; Mask Constraint: 0.
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  For timing_corner WC:setup, late:
    Slew time target (leaf):    0.105ns
    Slew time target (trunk):   0.105ns
    Slew time target (top):     0.105ns
    Buffer unit delay for power_domain auto-default and effective power_domain auto-default:   0.057ns
    Buffer max distance for power_domain auto-default and effective power_domain auto-default: 562.449um
  Fastest wire driving cells and distances for power_domain auto-default and effective power_domain auto-default:
    Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=WC:setup.late, maxDistance=562.449um, maxSlew=0.088ns, speed=5392.608um per ns, cellArea=17.922um^2 per 1000um}
    Inverter  : {lib_cell:CKND12, fastest_considered_half_corner=WC:setup.late, maxDistance=460.235um, maxSlew=0.087ns, speed=6202.628um per ns, cellArea=13.298um^2 per 1000um}
    Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=WC:setup.late, maxDistance=441.111um, maxSlew=0.094ns, speed=2741.523um per ns, cellArea=34.277um^2 per 1000um}
  Clock tree balancer configuration for skew_group clk/CON:
    Sources:                     pin CLK
    Total number of sinks:       2564
    Delay constrained sinks:     2564
    Non-leaf sinks:              0
    Ignore pins:                 0
   Timing corner WC:setup.late:
    Skew target:                 0.057ns
  
  Via Selection for Estimated Routes (rule default):
  
  ----------------------------------------------------------------
  Layer    Via Cell        Res.     Cap.     RC       Top of Stack
  Range                    (Ohm)    (fF)     (fs)     Only
  ----------------------------------------------------------------
  M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
  M2-M3    VIA23_1cut      1.500    0.030    0.046    false
  M3-M4    VIA34_1cut      1.500    0.030    0.046    false
  M4-M5    VIA45_1cut      1.500    0.030    0.046    false
  M5-M6    VIA56_1cut      1.500    0.028    0.043    false
  M6-M7    VIA67_1cut      0.220    0.099    0.022    false
  M7-M8    VIA78_1cut      0.220    0.119    0.026    false
  ----------------------------------------------------------------
  
Validating CTS configuration done.
Adding driver cell for primary IO roots...
Maximizing clock DAG abstraction... 
Maximizing clock DAG abstraction done.
Synthesizing clock trees... 
  Merging duplicate siblings in DAG... 
    Resynthesising clock tree into netlist... 
    Resynthesising clock tree into netlist done.
    Summary of the merge of duplicate siblings
    
    ----------------------------------------------------------
    Description                          Number of occurrences
    ----------------------------------------------------------
    Total clock gates                              0
    Globally unique enables                        0
    Potentially mergeable clock gates              0
    Actually merged                                0
    ----------------------------------------------------------
    
    
    Disconnecting clock tree from netlist... 
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Clustering... 
    Clock DAG stats before clustering:
      cell counts    : b=0, i=0, cg=0, l=0, total=0
      cell areas     : b=0.000um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=0.000um^2
    Clustering clock_tree clk... 
      Creating channel graph for ccopt_3_8... 
      Creating channel graph for ccopt_3_8 done.
      Creating channel graph for ccopt_3_4_available_3_8... 
      Creating channel graph for ccopt_3_4_available_3_8 done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
    Clustering clock_tree clk done.
    Clock DAG stats after bottom-up phase:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
    Legalizing clock trees... 
      Resynthesising clock tree into netlist... 
      Resynthesising clock tree into netlist done.
*** Starting refinePlace (0:03:11 mem=1079.1M) ***
Total net bbox length = 1.034e+05 (3.626e+04 6.715e+04) (ext = 4.058e+04)
**ERROR: (IMPSP-2002):	Density too high (100.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.034e+05 (3.626e+04 6.715e+04) (ext = 4.058e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1079.1MB
*** Finished refinePlace (0:03:11 mem=1079.1M) ***
      Disconnecting clock tree from netlist... 
      Disconnecting clock tree from netlist done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      
      Clock tree legalization - Histogram:
      ====================================
      
      --------------------------------
      Movement (um)    Number of cells
      --------------------------------
      [1.6,2.025)             3
      [2.025,2.45)            0
      [2.45,2.875)            0
      [2.875,3.3)             0
      [3.3,3.725)             2
      [3.725,4.15)            1
      [4.15,4.575)            0
      [4.575,5)               0
      [5,5.425)               0
      [5.425,5.85)            2
      --------------------------------
      
      
      Clock tree legalization - Top 10 Movements:
      ===========================================
      
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      Movement (um)    Desired              Achieved             Node
                       location             location             
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
          5.85         (156.292,38.083)     (157.107,43.117)     ccl clock buffer, uid:Ae91f (a lib_cell CKBD16) at (154.600,42.400), in power domain auto-default
          5.62         (35.108,118.718)     (35.693,113.683)     ccl clock buffer, uid:Ae916 (a lib_cell CKBD16) at (32.600,112.600), in power domain auto-default
          4.02         (36.093,120.882)     (33.508,122.317)     ccl clock buffer, uid:Ae929 (a lib_cell CKBD16) at (31.000,121.600), in power domain auto-default
          3.6          (51.708,194.317)     (51.708,190.718)     ccl clock buffer, uid:Ae923 (a lib_cell CKBD16) at (49.200,190.000), in power domain auto-default
          3.6          (153.507,118.718)    (153.507,115.118)    ccl clock buffer, uid:Ae912 (a lib_cell CKBD16) at (151.000,114.400), in power domain auto-default
          2.02         (35.508,43.117)      (36.093,41.682)      ccl clock buffer, uid:Ae90f (a lib_cell CKBD16) at (33.000,40.600), in power domain auto-default
          2.02         (160.493,120.882)    (159.907,122.317)    ccl clock buffer, uid:Ae922 (a lib_cell CKBD16) at (157.400,121.600), in power domain auto-default
          1.6          (195.708,43.117)     (194.107,43.117)     ccl clock buffer, uid:Ae933 (a lib_cell CKBD16) at (191.600,42.400), in power domain auto-default
          0            (54.292,77.683)      (54.292,77.683)      ccl clock buffer, uid:Ae91a (a lib_cell CKBD16) at (51.200,76.600), in power domain auto-default
          0            (153.507,118.718)    (153.507,118.718)    ccl clock buffer, uid:Ae94d (a lib_cell CKBD16) at (151.000,118.000), in power domain auto-default
      -------------------------------------------------------------------------------------------------------------------------------------------------------------
      
    Legalizing clock trees done.
    Clock DAG stats after 'Clustering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.163pF, leaf=1.979pF, total=2.142pF
      wire lengths   : top=0.000um, trunk=1048.612um, leaf=10805.162um, total=11853.775um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Clustering':none
    Clock tree state after 'Clustering':
      clock_tree clk: worst slew is leaf(0.086),trunk(0.080),top(nil), margined worst slew is leaf(0.086),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.146, max=0.165, avg=0.156, sd=0.005], skew [0.019 vs 0.057, 100% {0.146, 0.157, 0.165}] (wid=0.016 ws=0.013) (gid=0.156 gs=0.019)
    Clock network insertion delays are now [0.146ns, 0.165ns] average 0.156ns std.dev 0.005ns
  Clustering done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=15497 and nets=4793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1013.895M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
  Rebuilding timing graph   cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.164pF, leaf=1.995pF, total=2.159pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1048.612um, leaf=10805.162um, total=11853.775um
  Rebuilding timing graph   sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.086),trunk(0.080),top(nil), margined worst slew is leaf(0.086),trunk(0.080),top(nil)
    skew_group clk/CON: insertion delay [min=0.146, max=0.165, avg=0.157, sd=0.005], skew [0.019 vs 0.057, 100% {0.146, 0.157, 0.165}] (wid=0.016 ws=0.013) (gid=0.156 gs=0.019)
  Clock network insertion delays are now [0.146ns, 0.165ns] average 0.157ns std.dev 0.005ns
  Fixing clock tree slew time and max cap violations... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.164pF, leaf=1.995pF, total=2.159pF
      wire lengths   : top=0.000um, trunk=1048.612um, leaf=10805.162um, total=11853.775um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations':
      clock_tree clk: worst slew is leaf(0.086),trunk(0.080),top(nil), margined worst slew is leaf(0.086),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.146, max=0.165, avg=0.157, sd=0.005], skew [0.019 vs 0.057, 100% {0.146, 0.157, 0.165}] (wid=0.016 ws=0.013) (gid=0.156 gs=0.019)
    Clock network insertion delays are now [0.146ns, 0.165ns] average 0.157ns std.dev 0.005ns
  Fixing clock tree slew time and max cap violations done.
  Fixing clock tree slew time and max cap violations - detailed pass... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.164pF, leaf=1.995pF, total=2.159pF
      wire lengths   : top=0.000um, trunk=1048.612um, leaf=10805.162um, total=11853.775um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':none
    Clock tree state after 'Fixing clock tree slew time and max cap violations - detailed pass':
      clock_tree clk: worst slew is leaf(0.086),trunk(0.080),top(nil), margined worst slew is leaf(0.086),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.146, max=0.165, avg=0.157, sd=0.005], skew [0.019 vs 0.057, 100% {0.146, 0.157, 0.165}] (wid=0.016 ws=0.013) (gid=0.156 gs=0.019)
    Clock network insertion delays are now [0.146ns, 0.165ns] average 0.157ns std.dev 0.005ns
  Fixing clock tree slew time and max cap violations - detailed pass done.
  Removing unnecessary root buffering... 
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.164pF, leaf=1.995pF, total=2.159pF
      wire lengths   : top=0.000um, trunk=1048.612um, leaf=10805.162um, total=11853.775um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing unnecessary root buffering':none
    Clock tree state after 'Removing unnecessary root buffering':
      clock_tree clk: worst slew is leaf(0.086),trunk(0.080),top(nil), margined worst slew is leaf(0.086),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.146, max=0.165, avg=0.157, sd=0.005], skew [0.019 vs 0.057, 100% {0.146, 0.157, 0.165}] (wid=0.016 ws=0.013) (gid=0.156 gs=0.019)
    Clock network insertion delays are now [0.146ns, 0.165ns] average 0.157ns std.dev 0.005ns
  Removing unnecessary root buffering done.
  Equalizing net lengths... 
    Clock DAG stats after 'Equalizing net lengths':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.164pF, leaf=1.995pF, total=2.159pF
      wire lengths   : top=0.000um, trunk=1048.612um, leaf=10805.162um, total=11853.775um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Equalizing net lengths':none
    Clock tree state after 'Equalizing net lengths':
      clock_tree clk: worst slew is leaf(0.086),trunk(0.080),top(nil), margined worst slew is leaf(0.086),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.146, max=0.165, avg=0.157, sd=0.005], skew [0.019 vs 0.057, 100% {0.146, 0.157, 0.165}] (wid=0.016 ws=0.013) (gid=0.156 gs=0.019)
    Clock network insertion delays are now [0.146ns, 0.165ns] average 0.157ns std.dev 0.005ns
  Equalizing net lengths done.
  Reducing insertion delay 1... 
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.164pF, leaf=1.995pF, total=2.159pF
      wire lengths   : top=0.000um, trunk=1048.612um, leaf=10805.162um, total=11853.775um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 1':none
    Clock tree state after 'Reducing insertion delay 1':
      clock_tree clk: worst slew is leaf(0.086),trunk(0.080),top(nil), margined worst slew is leaf(0.086),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.146, max=0.165, avg=0.157, sd=0.005], skew [0.019 vs 0.057, 100% {0.146, 0.157, 0.165}] (wid=0.016 ws=0.013) (gid=0.156 gs=0.019)
    Clock network insertion delays are now [0.146ns, 0.165ns] average 0.157ns std.dev 0.005ns
  Reducing insertion delay 1 done.
  Removing longest path buffering... 
    Clock DAG stats after removing longest path buffering:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.164pF, leaf=1.995pF, total=2.159pF
      wire lengths   : top=0.000um, trunk=1048.612um, leaf=10805.162um, total=11853.775um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after removing longest path buffering:none
    Clock tree state after removing longest path buffering:
      clock_tree clk: worst slew is leaf(0.086),trunk(0.080),top(nil), margined worst slew is leaf(0.086),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.146, max=0.165, avg=0.157, sd=0.005], skew [0.019 vs 0.057, 100% {0.146, 0.157, 0.165}] (wid=0.016 ws=0.013) (gid=0.156 gs=0.019)
    Clock network insertion delays are now [0.146ns, 0.165ns] average 0.157ns std.dev 0.005ns
    Clock DAG stats after 'Removing longest path buffering':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.164pF, leaf=1.995pF, total=2.159pF
      wire lengths   : top=0.000um, trunk=1048.612um, leaf=10805.162um, total=11853.775um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Removing longest path buffering':none
    Clock tree state after 'Removing longest path buffering':
      clock_tree clk: worst slew is leaf(0.086),trunk(0.080),top(nil), margined worst slew is leaf(0.086),trunk(0.080),top(nil)
      skew_group clk/CON: insertion delay [min=0.146, max=0.165, avg=0.157, sd=0.005], skew [0.019 vs 0.057, 100% {0.146, 0.157, 0.165}] (wid=0.016 ws=0.013) (gid=0.156 gs=0.019)
    Clock network insertion delays are now [0.146ns, 0.165ns] average 0.157ns std.dev 0.005ns
  Removing longest path buffering done.
  Reducing insertion delay 2... 
    Path optimization required 306 stage delay updates 
    Clock DAG stats after 'Reducing insertion delay 2':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=423.360um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=423.360um^2
      gate capacitance : top=0.000pF, trunk=0.231pF, leaf=2.309pF, total=2.540pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=1.998pF, total=2.158pF
      wire lengths   : top=0.000um, trunk=1020.540um, leaf=10823.760um, total=11844.300um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing insertion delay 2':none
    Clock tree state after 'Reducing insertion delay 2':
      clock_tree clk: worst slew is leaf(0.086),trunk(0.077),top(nil), margined worst slew is leaf(0.086),trunk(0.077),top(nil)
      skew_group clk/CON: insertion delay [min=0.147, max=0.163, avg=0.156, sd=0.004], skew [0.016 vs 0.057, 100% {0.147, 0.156, 0.163}] (wid=0.015 ws=0.012) (gid=0.155 gs=0.018)
    Clock network insertion delays are now [0.147ns, 0.163ns] average 0.156ns std.dev 0.004ns
  Reducing insertion delay 2 done.
  Reducing clock tree power 1... 
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
      gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
      wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 1':none
    Clock tree state after 'Reducing clock tree power 1':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.160, sd=0.004], skew [0.018 vs 0.057, 100% {0.151, 0.159, 0.170}] (wid=0.014 ws=0.011) (gid=0.160 gs=0.018)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Reducing clock tree power 1 done.
  Reducing clock tree power 2... 
    Path optimization required 0 stage delay updates 
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
      gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
      wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 2':none
    Clock tree state after 'Reducing clock tree power 2':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.160, sd=0.004], skew [0.018 vs 0.057, 100% {0.151, 0.159, 0.170}] (wid=0.014 ws=0.011) (gid=0.160 gs=0.018)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Reducing clock tree power 2 done.
  Approximately balancing fragments step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing fragments... 
      Approximately balancing fragments, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
          cell counts    : b=42, i=0, cg=0, l=0, total=42
          cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
          gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
          wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
          wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
          sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:none
      Approximately balancing fragments, wire and cell delays, iteration 1 done.
    Approximately balancing fragments done.
    Clock DAG stats after 'Approximately balancing fragments step':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
      gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
      wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing fragments step':none
    Clock tree state after 'Approximately balancing fragments step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Approximately balancing fragments step done.
  Clock DAG stats after Approximately balancing fragments:
    cell counts    : b=42, i=0, cg=0, l=0, total=42
    cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
    gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
    wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
    wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
    sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Clock DAG net violations after Approximately balancing fragments:none
  Clock tree state after Approximately balancing fragments:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
    skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.160, sd=0.004], skew [0.018 vs 0.057, 100% {0.151, 0.159, 0.170}] (wid=0.014 ws=0.011) (gid=0.160 gs=0.018)
  Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Improving fragments clock skew... 
    Clock DAG stats after 'Improving fragments clock skew':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
      gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
      wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving fragments clock skew':none
    Clock tree state after 'Improving fragments clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.160, sd=0.004], skew [0.018 vs 0.057, 100% {0.151, 0.159, 0.170}] (wid=0.014 ws=0.011) (gid=0.160 gs=0.018)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Improving fragments clock skew done.
  Approximately balancing step... 
    Resolving skew group constraints... 
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
    Resolving skew group constraints done.
    Approximately balancing... 
      Approximately balancing, wire and cell delays, iteration 1... 
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts    : b=42, i=0, cg=0, l=0, total=42
          cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
          gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
          wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
          wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
          sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:none
      Approximately balancing, wire and cell delays, iteration 1 done.
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
      gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
      wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing step':none
    Clock tree state after 'Approximately balancing step':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.160, sd=0.004], skew [0.018 vs 0.057, 100% {0.151, 0.159, 0.170}] (wid=0.014 ws=0.011) (gid=0.160 gs=0.018)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Approximately balancing step done.
  Fixing clock tree overload... 
    Fixing clock tree overload: 
    Fixing clock tree overload: .
    Fixing clock tree overload: ..
    Fixing clock tree overload: ...
    Fixing clock tree overload: ... 20% 
    Fixing clock tree overload: ... 20% .
    Fixing clock tree overload: ... 20% ..
    Fixing clock tree overload: ... 20% ...
    Fixing clock tree overload: ... 20% ... 40% 
    Fixing clock tree overload: ... 20% ... 40% .
    Fixing clock tree overload: ... 20% ... 40% ..
    Fixing clock tree overload: ... 20% ... 40% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% 
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% .
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ..
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ...
    Fixing clock tree overload: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Clock DAG stats after 'Fixing clock tree overload':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
      gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
      wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Fixing clock tree overload':none
    Clock tree state after 'Fixing clock tree overload':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.160, sd=0.004], skew [0.018 vs 0.057, 100% {0.151, 0.159, 0.170}] (wid=0.014 ws=0.011) (gid=0.160 gs=0.018)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Fixing clock tree overload done.
  Approximately balancing paths... 
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
      gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
      wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Approximately balancing paths':none
    Clock tree state after 'Approximately balancing paths':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.160, sd=0.004], skew [0.018 vs 0.057, 100% {0.151, 0.159, 0.170}] (wid=0.014 ws=0.011) (gid=0.160 gs=0.018)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Approximately balancing paths done.
  Resynthesising clock tree into netlist... 
  Resynthesising clock tree into netlist done.
  Updating congestion map to accurately time the clock tree... 
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=15497 and nets=4793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1013.898M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Updating congestion map to accurately time the clock tree done.
  Disconnecting clock tree from netlist... 
  Disconnecting clock tree from netlist done.
  Rebuilding timing graph... 
  Rebuilding timing graph done.
  Rebuilding timing graph Clock DAG stats After congestion update:
  Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
  Rebuilding timing graph   cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
  Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
  Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
  Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
  Rebuilding timing graph   sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
  Rebuilding timing graph Clock DAG net violations After congestion update:none
  Clock tree state After congestion update:
    clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
    skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.160, sd=0.004], skew [0.018 vs 0.057, 100% {0.151, 0.159, 0.170}] (wid=0.014 ws=0.011) (gid=0.160 gs=0.018)
  Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Improving clock skew... 
    Clock DAG stats after 'Improving clock skew':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=352.080um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=352.080um^2
      gate capacitance : top=0.000pF, trunk=0.194pF, leaf=2.309pF, total=2.504pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.001pF, total=2.161pF
      wire lengths   : top=0.000um, trunk=1019.713um, leaf=10834.065um, total=11853.778um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving clock skew':none
    Clock tree state after 'Improving clock skew':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.071),top(nil), margined worst slew is leaf(0.105),trunk(0.071),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.160, sd=0.004], skew [0.018 vs 0.057, 100% {0.151, 0.159, 0.170}] (wid=0.014 ws=0.011) (gid=0.160 gs=0.018)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.160ns std.dev 0.004ns
  Improving clock skew done.
  Reducing clock tree power 3... 
    Initial gate capacitance is (rise=2.504pF fall=2.495pF).
    Resizing gates: 
    Resizing gates: .
    Resizing gates: ..
    Resizing gates: ...
    Resizing gates: ... 20% 
    Resizing gates: ... 20% .
    Resizing gates: ... 20% ..
    Resizing gates: ... 20% ...
    Resizing gates: ... 20% ... 40% 
    Resizing gates: ... 20% ... 40% .
    Resizing gates: ... 20% ... 40% ..
    Resizing gates: ... 20% ... 40% ...
    Resizing gates: ... 20% ... 40% ... 60% 
    Resizing gates: ... 20% ... 40% ... 60% .
    Resizing gates: ... 20% ... 40% ... 60% ..
    Resizing gates: ... 20% ... 40% ... 60% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% 
    Resizing gates: ... 20% ... 40% ... 60% ... 80% .
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ..
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ...
    Resizing gates: ... 20% ... 40% ... 60% ... 80% ... 100% 
    Stopping in iteration 1: unable to make further power recovery in this step.
    Iteration 1: gate capacitance is (rise=2.498pF fall=2.490pF).
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=341.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=341.280um^2
      gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.309pF, total=2.498pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.000pF, total=2.160pF
      wire lengths   : top=0.000um, trunk=1018.763um, leaf=10826.990um, total=11845.753um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Reducing clock tree power 3':none
    Clock tree state after 'Reducing clock tree power 3':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.070),top(nil), margined worst slew is leaf(0.105),trunk(0.070),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.161, sd=0.005], skew [0.019 vs 0.057, 100% {0.151, 0.161, 0.170}] (wid=0.015 ws=0.012) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.161ns std.dev 0.005ns
  Reducing clock tree power 3 done.
  Improving insertion delay... 
    Clock DAG stats after improving insertion delay:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=341.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=341.280um^2
      gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.309pF, total=2.498pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.000pF, total=2.160pF
      wire lengths   : top=0.000um, trunk=1018.763um, leaf=10826.990um, total=11845.753um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after improving insertion delay:none
    Clock tree state after improving insertion delay:
      clock_tree clk: worst slew is leaf(0.105),trunk(0.070),top(nil), margined worst slew is leaf(0.105),trunk(0.070),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.161, sd=0.005], skew [0.019 vs 0.057, 100% {0.151, 0.161, 0.170}] (wid=0.015 ws=0.012) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.161ns std.dev 0.005ns
    Clock DAG stats after 'Improving insertion delay':
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=341.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=341.280um^2
      gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.309pF, total=2.498pF
      wire capacitance : top=0.000pF, trunk=0.160pF, leaf=2.000pF, total=2.160pF
      wire lengths   : top=0.000um, trunk=1018.763um, leaf=10826.990um, total=11845.753um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after 'Improving insertion delay':none
    Clock tree state after 'Improving insertion delay':
      clock_tree clk: worst slew is leaf(0.105),trunk(0.070),top(nil), margined worst slew is leaf(0.105),trunk(0.070),top(nil)
      skew_group clk/CON: insertion delay [min=0.151, max=0.170, avg=0.161, sd=0.005], skew [0.019 vs 0.057, 100% {0.151, 0.161, 0.170}] (wid=0.015 ws=0.012) (gid=0.161 gs=0.019)
    Clock network insertion delays are now [0.151ns, 0.170ns] average 0.161ns std.dev 0.005ns
  Improving insertion delay done.
  Total capacitance is (rise=4.658pF fall=4.649pF), of which (rise=2.160pF fall=2.160pF) is wire, and (rise=2.498pF fall=2.490pF) is gate.
  Legalizer releasing space for clock trees... 
  Legalizer releasing space for clock trees done.
  Updating netlist... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:03:22 mem=1079.1M) ***
Total net bbox length = 1.035e+05 (3.629e+04 6.718e+04) (ext = 4.058e+04)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.035e+05 (3.629e+04 6.718e+04) (ext = 4.058e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1079.1MB
*** Finished refinePlace (0:03:22 mem=1079.1M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:03:22 mem=1079.1M) ***
Total net bbox length = 1.035e+05 (3.629e+04 6.718e+04) (ext = 4.058e+04)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.035e+05 (3.629e+04 6.718e+04) (ext = 4.058e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1079.1MB
*** Finished refinePlace (0:03:22 mem=1079.1M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

    Rebuilding timing graph... 
    Rebuilding timing graph done.
    Clock implementation routing... Net route status summary:
  Clock:        43 (unrouted=43, trialRouted=0, noStatus=0, routed=0, fixed=0)
  Non-clock:  4748 (unrouted=0, trialRouted=4748, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=15497 and nets=4793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1080.672M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.

CCOPT: Preparing to route 43 clock nets with NanoRoute.
  All net are default rule.
  Removed pre-existing routes for 43 nets.
  Preferred NanoRoute mode settings: Current
setNanoRouteMode -routeTopRoutingLayer 4

  drouteAutoStop = "false"
  drouteEndIteration = "20"
  drouteExpDeterministicMultiThread = "true"
  envHonorGlobalRoute = "false"
  grouteExpUseNanoRoute2 = "false"
  routeAllowPinAsFeedthrough = "false"
  routeExpDeterministicMultiThread = "true"
  routeSelectedNetOnly = "true"
  routeTopRoutingLayer = "4" (current non-default setting)
  routeWithEco = "true"
  routeWithSiDriven = "false"
  routeWithTimingDriven = "false"
      Clock detailed routing... 
globalDetailRoute

#setNanoRouteMode -drouteAutoStop false
#setNanoRouteMode -drouteEndIteration 20
#setNanoRouteMode -routeAllowPinAsFeedthrough "false"
#setNanoRouteMode -routeSelectedNetOnly true
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar  7 18:17:32 2025
#
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M1 is not specified for width 0.090.
#WARNING (NRDB-2078) The above via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M2 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M3 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M4 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M5 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M6 is not specified for width 0.100.
#WARNING (NRDB-2078) The above via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#WARNING (NRDB-2077) The below via enclosure for LAYER M7 is not specified for width 0.400.
#WARNING (NRDB-2078) The above via enclosure for LAYER M8 is not specified for width 0.400.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4791 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae90e FILLER_9619. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae90e FILLER_9618. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae90e FILLER_9617. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae90e U2002. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae90f U3506. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae90f FILLER_1749. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae90f FILLER_1748. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae90f FILLER_1747. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae90f FILLER_1750. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae910 FILLER_1893. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae910 FILLER_1892. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae910 FILLER_1894. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae911 FILLER_8772. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae911 FILLER_8771. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae911 U2439. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae911 FILLER_8773. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae912 FILLER_5124. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae913 FILLER_1537. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae913 FILLER_1538. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_CLOCK_NODE_UID_Ae913 FILLER_1539. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 140 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 837.64 (MB), peak = 959.41 (MB)
#Merging special wires...
#reading routing guides ......
#Number of eco nets is 0
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 18:17:37 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 18:17:37 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1206           0        6480    97.50%
#  Metal 2        V        1215           0        6480     0.00%
#  Metal 3        H        1206           0        6480     0.00%
#  Metal 4        V        1187          28        6480     0.00%
#  --------------------------------------------------------------
#  Total                   4814       0.58%  25920    24.38%
#
#  43 nets (0.90%) with 1 preferred extra spacing.
#
#
#Routing guide is on.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 838.98 (MB), peak = 959.41 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 846.37 (MB), peak = 959.41 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 846.72 (MB), peak = 959.41 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 846.81 (MB), peak = 959.41 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of selected nets for routing = 43.
#Total number of unselected nets (but routable) for routing = 4748 (skipped).
#Total number of nets in the design = 4793.
#
#4748 skipped nets do not have any wires.
#43 routable nets have only global wires.
#43 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 43               0  
#------------------------------------------------
#        Total                 43               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 43            4748  
#------------------------------------------------
#        Total                 43            4748  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 11967 um.
#Total half perimeter of net bounding box = 4000 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 18 um.
#Total wire length on LAYER M3 = 7581 um.
#Total wire length on LAYER M4 = 4368 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6692
#Up-Via Summary (total 6692):
#           
#-----------------------
#  Metal 1         2648
#  Metal 2         2399
#  Metal 3         1645
#-----------------------
#                  6692 
#
#Total number of involved priority nets 43
#Maximum src to sink distance for priority net 183.9
#Average of max src_to_sink distance for priority net 86.9
#Average of ave src_to_sink distance for priority net 50.7
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 846.94 (MB), peak = 959.41 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 842.46 (MB), peak = 959.41 (MB)
#Start Track Assignment.
#Done with 1817 horizontal wires in 1 hboxes and 1198 vertical wires in 1 hboxes.
#Done with 12 horizontal wires in 1 hboxes and 11 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 13634 um.
#Total half perimeter of net bounding box = 4000 um.
#Total wire length on LAYER M1 = 1531 um.
#Total wire length on LAYER M2 = 19 um.
#Total wire length on LAYER M3 = 7524 um.
#Total wire length on LAYER M4 = 4559 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6692
#Up-Via Summary (total 6692):
#           
#-----------------------
#  Metal 1         2648
#  Metal 2         2399
#  Metal 3         1645
#-----------------------
#                  6692 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 846.95 (MB), peak = 959.41 (MB)
#
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 20.43 (MB)
#Total memory = 847.01 (MB)
#Peak memory = 959.41 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 100.0% required routing.
#    number of violations = 0
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 901.93 (MB), peak = 959.41 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 850.98 (MB), peak = 959.41 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 12323 um.
#Total half perimeter of net bounding box = 4000 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 830 um.
#Total wire length on LAYER M3 = 6933 um.
#Total wire length on LAYER M4 = 4560 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 7311
#Total number of multi-cut vias = 42 (  0.6%)
#Total number of single cut vias = 7269 ( 99.4%)
#Up-Via Summary (total 7311):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2606 ( 98.4%)        42 (  1.6%)       2648
#  Metal 2        2510 (100.0%)         0 (  0.0%)       2510
#  Metal 3        2153 (100.0%)         0 (  0.0%)       2153
#-----------------------------------------------------------
#                 7269 ( 99.4%)        42 (  0.6%)       7311 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 3.03 (MB)
#Total memory = 850.04 (MB)
#Peak memory = 959.41 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:14
#Elapsed time = 00:00:14
#Increased memory = 3.03 (MB)
#Total memory = 850.04 (MB)
#Peak memory = 959.41 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 34.06 (MB)
#Total memory = 840.71 (MB)
#Peak memory = 959.41 (MB)
#Number of warnings = 50
#Total number of warnings = 50
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  7 18:17:53 2025
#

      Clock detailed routing done.
Checking guided vs. routed lengths for 43 nets...

      
      Guided max path lengths
      =======================
      
      ---------------------------------------
      From (um)    To (um)    Number of paths
      ---------------------------------------
        40.000      60.000          10
        60.000      80.000          26
        80.000     100.000           2
       100.000     120.000           1
       120.000     140.000           2
       140.000     160.000           1
       160.000     180.000           1
      ---------------------------------------
      
      Deviation of routing from guided max path lengths
      =================================================
      
      --------------------------------------
      From (%)    To (%)     Number of paths
      --------------------------------------
      below         0.000           1
        0.000      10.000           6
       10.000      20.000           6
       20.000      30.000          12
       30.000      40.000           8
       40.000      50.000           3
       50.000      60.000           3
       60.000      70.000           1
       70.000      80.000           1
       80.000      90.000           1
       90.000     100.000           1
      --------------------------------------
      

    Top 10 notable deviations of routed length from guided length
    =============================================================

    Net CTS_132 (76 terminals)
    Guided length:  max path =    66.062um, total =   327.627um
    Routed length:  max path =   126.600um, total =   387.000um
    Deviation:      max path =    91.637%,  total =    18.122%

    Net CTS_136 (61 terminals)
    Guided length:  max path =    49.285um, total =   266.165um
    Routed length:  max path =    89.600um, total =   295.740um
    Deviation:      max path =    81.800%,  total =    11.112%

    Net CTS_133 (87 terminals)
    Guided length:  max path =    60.623um, total =   320.257um
    Routed length:  max path =   103.600um, total =   367.660um
    Deviation:      max path =    70.894%,  total =    14.801%

    Net CTS_141 (47 terminals)
    Guided length:  max path =    59.752um, total =   219.905um
    Routed length:  max path =    98.200um, total =   234.980um
    Deviation:      max path =    64.345%,  total =     6.855%

    Net CTS_150 (57 terminals)
    Guided length:  max path =    57.195um, total =   243.260um
    Routed length:  max path =    90.600um, total =   266.800um
    Deviation:      max path =    58.405%,  total =     9.677%

    Net CTS_162 (72 terminals)
    Guided length:  max path =    77.743um, total =   303.528um
    Routed length:  max path =   122.200um, total =   362.680um
    Deviation:      max path =    57.186%,  total =    19.488%

    Net CTS_129 (75 terminals)
    Guided length:  max path =    71.835um, total =   296.783um
    Routed length:  max path =   110.000um, total =   361.060um
    Deviation:      max path =    53.129%,  total =    21.658%

    Net CTS_149 (58 terminals)
    Guided length:  max path =    73.453um, total =   250.870um
    Routed length:  max path =   109.400um, total =   288.200um
    Deviation:      max path =    48.940%,  total =    14.880%

    Net CTS_144 (67 terminals)
    Guided length:  max path =    66.267um, total =   268.468um
    Routed length:  max path =    97.600um, total =   317.740um
    Deviation:      max path =    47.282%,  total =    18.353%

    Net CTS_130 (83 terminals)
    Guided length:  max path =    51.665um, total =   287.158um
    Routed length:  max path =    73.200um, total =   347.760um
    Deviation:      max path =    41.682%,  total =    21.104%

Set FIXED routing status on 43 net(s)
Set FIXED placed status on 42 instance(s)
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43)
  Non-clock:  4748 (unrouted=4748, trialRouted=0, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)

CCOPT: Done with clock implementation routing.


CCOPT: Starting congestion repair using flow wrapper.
Trial Route Overflow 0(H) 0(V)
Starting congestion repair ...
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=808 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 43  numPreroutedWires = 7464
[NR-eagl] Read numTotalNets=4791  numIgnoredNets=43
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 0 
[NR-eagl] id=0  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] Rule id 1. Nets 4748 
[NR-eagl] id=1  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4748 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.14% H + 0.00% V. EstWL: 1.441512e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
describeCongestion: hCong = 0.00 vCong = 0.00
Skipped repairing congestion.
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19389
[NR-eagl] Layer2(M2)(V) length: 5.948378e+04um, number of vias: 27480
[NR-eagl] Layer3(M3)(H) length: 6.382760e+04um, number of vias: 3282
[NR-eagl] Layer4(M4)(V) length: 3.524109e+04um, number of vias: 0
[NR-eagl] Total length: 1.585525e+05um, number of vias: 50151
End of congRepair (cpu=0:00:00.2, real=0:00:00.0)

CCOPT: Done with congestion repair using flow wrapper.

    Clock implementation routing done.
    Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=15497 and nets=4793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1033.520M)

    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Rebuilding timing graph... 
    Rebuilding timing graph done.
    
    Routing Correlation Report
    ==========================
    
    Top/Trunk Low-Fanout (<=5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.000        0.000        -         0.000        0.000      1.000      1.000         1.000
    S->S Wire Len.       um         74.103       83.300      1.124      69.609       76.024      0.999      1.092         0.915
    S->S Wire Res.       Ohm        86.667       98.929      1.141      79.575       87.735      0.999      1.102         0.906
    S->S Wire Res./um    Ohm         0.896        0.913      1.018       0.600        0.612      1.000      1.020         0.980
    Total Wire Len.      um        102.871      114.600      1.114     145.482      162.069      1.000      1.114         0.898
    Trans. Time          ns          0.004        0.005      1.117       0.003        0.003      0.999      1.124         0.887
    Wire Cap.            fF         16.158       17.600      1.089      22.850       24.890      1.000      1.089         0.918
    Wire Cap./um         fF          0.079        0.077      0.978       0.111        0.109      1.000      0.978         1.023
    Wire Delay           ns          0.002        0.002      1.163       0.002        0.002      0.998      1.120         0.890
    Wire Skew            ns          0.001        0.001      1.043       0.002        0.002      1.000      1.043         0.958
    ------------------------------------------------------------------------------------------------------------------------------
    
    Top/Trunk High-Fanout (>5) Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.060        0.061      1.010      0.001         0.001      0.998      0.904         1.101
    S->S Wire Len.       um         62.932       65.041      1.034     47.083        47.982      0.998      1.017         0.979
    S->S Wire Res.       Ohm        81.737       82.437      1.009     54.339        54.186      0.996      0.993         0.999
    S->S Wire Res./um    Ohm         1.520        1.459      0.960      0.445         0.362      0.971      0.791         1.192
    Total Wire Len.      um        271.007      281.600      1.039     30.247        26.798      0.999      0.885         1.127
    Trans. Time          ns          0.066        0.066      1.009      0.003         0.003      1.000      0.937         1.067
    Wire Cap.            fF         42.437       43.652      1.029      4.888         4.533      1.000      0.927         1.078
    Wire Cap./um         fF          0.157        0.155      0.990      0.003         0.002      0.928      0.780         1.104
    Wire Delay           ns          0.003        0.003      0.980      0.003         0.002      0.996      0.983         1.010
    Wire Skew            ns          0.006        0.006      1.030      0.002         0.002      0.997      0.869         1.144
    ------------------------------------------------------------------------------------------------------------------------------
    
    Leaf Routes:
    
    ------------------------------------------------------------------------------------------------------------------------------
    Metric               Units    Pre-Route    Post-Route    Ratio    Pre-Route    Post-Route    PPMCC    Regression    Regression
                                  Mean         Mean                   Std.Dev      Std.Dev                 X Slope       Y Slope
    ------------------------------------------------------------------------------------------------------------------------------
    Gate Delay           ns          0.091        0.090      0.985      0.005         0.005      0.985      1.005         0.967
    S->S Wire Len.       um         39.804       51.991      1.306     17.565        23.667      0.791      1.065         0.587
    S->S Wire Res.       Ohm        63.395       75.578      1.192     24.523        31.686      0.781      1.009         0.604
    S->S Wire Res./um    Ohm         1.680        1.514      0.902      0.339         0.251      0.844      0.623         1.143
    Total Wire Len.      um        277.615      288.426      1.039     35.608        40.622      0.972      1.108         0.852
    Trans. Time          ns          0.090        0.090      1.009      0.008         0.009      0.989      1.091         0.897
    Wire Cap.            fF         51.282       50.281      0.980      6.854         7.277      0.983      1.044         0.926
    Wire Cap./um         fF          0.185        0.174      0.944      0.005         0.003      0.941      0.637         1.389
    Wire Delay           ns          0.003        0.005      1.590      0.002         0.002      0.658      0.903         0.479
    Wire Skew            ns          0.000        0.000        -        0.000         0.000      1.000      1.000         1.000
    ------------------------------------------------------------------------------------------------------------------------------
    
    S->S: Measured source-to-sink; PPMCC: Pearson Product Moment Correlation Coefficient
    
    Top Wire Delay Differences (Top/Trunk Low-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae94b/I       -28.571
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae94c/I       -13.793
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae94d/I       -13.514
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk Low-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M3                           150.835um    155.800um        1.599         0.282         0.451
    M4                            54.907um     73.400um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%     100.000%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Top/Trunk High-Fanout routes):
    
    ----------------------------------------------------
    Route Sink Pin                        Difference (%)
    ----------------------------------------------------
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae92f/I        63.636
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae918/I       -50.000
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae929/I        28.571
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae91d/I        22.222
    CTS_ccl_BUF_CLOCK_NODE_UID_Ae924/I        18.182
    ----------------------------------------------------
    
    Clock Tree Layer Assignment (Top/Trunk High-Fanout Routes):
    
    -----------------------------------------------------------------------------------------------
    Layer                        Pre-Route    Post-Route    Res.           Cap.          RC
                                                            (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    -----------------------------------------------------------------------------------------------
    M2                             0.000um      5.200um        1.599         0.282         0.451
    M3                           411.713um    437.000um        1.599         0.282         0.451
    M4                           401.308um    402.600um        1.599         0.282         0.451
    Preferred Layer Adherence    100.000%      99.384%           -             -             -
    -----------------------------------------------------------------------------------------------
    
    No transition time violation increases to report
    
    Top Wire Delay Differences (Leaf routes):
    
    --------------------------------------
    Route Sink Pin          Difference (%)
    --------------------------------------
    memory4_reg_122_/CP        -583.333
    memory13_reg_155_/CP       -480.000
    memory6_reg_151_/CP        -412.500
    memory14_reg_94_/CP        -385.714
    memory6_reg_155_/CP        -380.000
    --------------------------------------
    
    Clock Tree Layer Assignment (Leaf Routes):
    
    ------------------------------------------------------------------------------------------------
    Layer                        Pre-Route     Post-Route    Res.           Cap.          RC
                                                             (Ohm um^-1)    (fF um^-1)    (fs um^-2)
    ------------------------------------------------------------------------------------------------
    M2                              0.000um     824.800um       1.599         0.282         0.451
    M3                           5319.415um    6340.200um       1.599         0.282         0.451
    M4                           5507.575um    4083.600um       1.599         0.282         0.451
    Preferred Layer Adherence     100.000%       92.668%          -             -             -
    ------------------------------------------------------------------------------------------------
    
    Transition Time Violating Nets (Leaf Routes)
    ============================================
    
    Net: CTS_166:
    
    -------------------------------------------------------------------------
    Layer                Pre-Route     Pre-Route     Post-Route    Post-Route
                         Length        Via Count     Length        Via Count
    -------------------------------------------------------------------------
    M2                     0.000um      56            15.600um         56
    M3                   103.612um      56           140.400um         53
    M4                   106.498um      85            72.600um         42
    -------------------------------------------------------------------------
    Totals               209.000um     197           227.000um        151
    -------------------------------------------------------------------------
    Quantity             Pre-Route     Post-Route        -             -
    -------------------------------------------------------------------------
    S->WS OverSlew         0.000ns       0.001ns         -             -
    S->WS Trans. Time      0.105ns       0.106ns         -             -
    S->WS Wire Len.       31.965um      52.800um         -             -
    S->WS Wire Res.       58.796Ohm     80.727Ohm        -             -
    Wire Cap.             40.355fF      40.727fF         -             -
    -------------------------------------------------------------------------
    Pre-route worst sink: memory9_reg_30_/CP.
    Post-route worst sink: memory7_reg_27_/CP.
    -------------------------------------------------------------------------
    Driver instance: CTS_ccl_BUF_CLOCK_NODE_UID_Ae932.
    Driver fanout: 55.
    Driver cell: CKBD8.
    -------------------------------------------------------------------------
    
    Via Selection for Estimated Routes (rule default):
    
    ----------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Top of Stack
    Range                    (Ohm)    (fF)     (fs)     Only
    ----------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    false
    M2-M3    VIA23_1cut      1.500    0.030    0.046    false
    M3-M4    VIA34_1cut      1.500    0.030    0.046    false
    M4-M5    VIA45_1cut      1.500    0.030    0.046    false
    M5-M6    VIA56_1cut      1.500    0.028    0.043    false
    M6-M7    VIA67_1cut      0.220    0.099    0.022    false
    M7-M8    VIA78_1cut      0.220    0.119    0.026    false
    ----------------------------------------------------------------
    
    Post-Route Via Usage Statistics:
    
    ----------------------------------------------------------------------------------------------------------------------------------------------
    Layer    Via Cell        Res.     Cap.     RC       Leaf     Leaf Usage    Leaf    Trunk    Trunk Usage    Trunk    Top      Top Usage    Top
    Range                    (Ohm)    (fF)     (fs)     Usage    (%)           Tags    Usage    (%)            Tags     Usage    (%)          Tags
                                                        Count                          Count                            Count                 
    ----------------------------------------------------------------------------------------------------------------------------------------------
    M1-M2    VIA12_1cut_V    1.500    0.032    0.047    2564         99%       ER       42          93%        ER         -          -         -
    M1-M2    VIA12_2cut_N    0.750    0.059    0.044      25          1%        -        -           -           -        -          -         -
    M1-M2    VIA12_2cut_S    0.750    0.059    0.044      14          1%        -        3           7%          -        -          -         -
    M2-M3    VIA23_1cut      1.500    0.030    0.046    2464        100%       ER       45         100%        ER         -          -         -
    M2-M3    VIA23_1cut_V    1.500    0.030    0.046       1          0%        -        -           -           -        -          -         -
    M3-M4    VIA34_1cut      1.500    0.030    0.046    2079        100%       ER       74         100%        ER         -          -         -
    ----------------------------------------------------------------------------------------------------------------------------------------------
    
    Tag Key:
    	E=Used for route estimates;
    	R=Most frequently used by router for this net type and layer transition.
    
    
    Clock DAG stats after routing clock trees:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=341.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=341.280um^2
      gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.309pF, total=2.498pF
      wire capacitance : top=0.000pF, trunk=0.166pF, leaf=1.961pF, total=2.127pF
      wire lengths   : top=0.000um, trunk=1074.000um, leaf=11248.600um, total=12322.600um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after routing clock trees:
      Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
    Clock tree state after routing clock trees:
      clock_tree clk: worst slew is leaf(0.106),trunk(0.070),top(nil), margined worst slew is leaf(0.106),trunk(0.070),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.172, avg=0.162, sd=0.005], skew [0.022 vs 0.057, 100% {0.150, 0.162, 0.172}] (wid=0.018 ws=0.015) (gid=0.160 gs=0.020)
    Clock network insertion delays are now [0.150ns, 0.172ns] average 0.162ns std.dev 0.005ns
    Legalizer reserving space for clock trees... 
    Legalizer reserving space for clock trees done.
    PostConditioning... 
      Update timing... 
        Updating timing graph... 
          
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1174.71 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1174.7M) ***
        Updating timing graph done.
        Updating latch analysis... 
        Updating latch analysis done.
      Update timing done.
      Invalidating timing
      PostConditioning active optimizations:
       - DRV fixing with cell sizing
      
      Currently running CTS, using active skew data
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning before bufferablility reset:
      Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
      Rebuilding timing graph   cell areas     : b=341.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=341.280um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.309pF, total=2.498pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.166pF, leaf=1.961pF, total=2.127pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1074.000um, leaf=11248.600um, total=12322.600um
      Rebuilding timing graph   sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning before bufferablility reset:
      Rebuilding timing graph   Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
      Clock DAG stats PostConditioning initial state:
        cell counts    : b=42, i=0, cg=0, l=0, total=42
        cell areas     : b=341.280um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=341.280um^2
        gate capacitance : top=0.000pF, trunk=0.189pF, leaf=2.309pF, total=2.498pF
        wire capacitance : top=0.000pF, trunk=0.166pF, leaf=1.961pF, total=2.127pF
        wire lengths   : top=0.000um, trunk=1074.000um, leaf=11248.600um, total=12322.600um
        sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Clock DAG net violations PostConditioning initial state:
        Transition : {count=1, worst=[0.001ns]} avg=0.001ns sd=0.000ns
      Recomputing CTS skew targets... 
        Resolving skew group constraints... 
          Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
        Resolving skew group constraints done.
      Recomputing CTS skew targets done.
      Fixing DRVs... 
        Fixing clock tree DRVs: 
        Fixing clock tree DRVs: .
        Fixing clock tree DRVs: ..
        Fixing clock tree DRVs: ...
        Fixing clock tree DRVs: ... 20% 
        Fixing clock tree DRVs: ... 20% .
        Fixing clock tree DRVs: ... 20% ..
        Fixing clock tree DRVs: ... 20% ...
        Fixing clock tree DRVs: ... 20% ... 40% 
        Fixing clock tree DRVs: ... 20% ... 40% .
        Fixing clock tree DRVs: ... 20% ... 40% ..
        Fixing clock tree DRVs: ... 20% ... 40% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% 
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% .
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ..
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ...
        Fixing clock tree DRVs: ... 20% ... 40% ... 60% ... 80% ... 100% 
        CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 1, cannot run: 0, attempted: 1, failed: 0, sized: 1
        
        PRO Statistics: Fix DRVs (cell sizing):
        =======================================
        
        Cell changes by Net Type:
        
        ------------------------------
        Net Type    Attempted    Sized
        ------------------------------
        top             0          0
        trunk           0          0
        leaf            1          1
        ------------------------------
        Total           1          1
        ------------------------------
        
        Upsized: 1, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 2.160um^2
        Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
        
        Clock DAG stats PostConditioning after DRV fixing:
          cell counts    : b=42, i=0, cg=0, l=0, total=42
          cell areas     : b=343.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=343.440um^2
          gate capacitance : top=0.000pF, trunk=0.190pF, leaf=2.309pF, total=2.499pF
          wire capacitance : top=0.000pF, trunk=0.166pF, leaf=1.961pF, total=2.127pF
          wire lengths   : top=0.000um, trunk=1074.000um, leaf=11248.600um, total=12322.600um
          sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
        Clock DAG net violations PostConditioning after DRV fixing:none
        Clock tree state PostConditioning after DRV fixing:
          clock_tree clk: worst slew is leaf(0.103),trunk(0.070),top(nil), margined worst slew is leaf(0.103),trunk(0.070),top(nil)
          skew_group clk/CON: insertion delay [min=0.150, max=0.172, avg=0.162, sd=0.005], skew [0.022 vs 0.057, 100% {0.150, 0.162, 0.172}] (wid=0.018 ws=0.015) (gid=0.160 gs=0.020)
        Clock network insertion delays are now [0.150ns, 0.172ns] average 0.162ns std.dev 0.005ns
      Fixing DRVs done.
      
      Slew Diagnostics: After DRV fixing
      ==================================
      
      Global Causes:
      
      -------------------------------------
      Cause
      -------------------------------------
      DRV fixing with buffering is disabled
      -------------------------------------
      
      Top 5 overslews:
      
      ---------------------------------
      Overslew    Causes    Driving Pin
      ---------------------------------
        (empty table)
      ---------------------------------
      
      Slew Diagnostics Counts:
      
      -------------------
      Cause    Occurences
      -------------------
        (empty table)
      -------------------
      
      Reconnecting optimized routes... 
      Reconnecting optimized routes done.
      Refining placement... 
*
* Starting clock placement refinement...
*
* First pass: Refine non-clock instances...
*
*** Starting refinePlace (0:03:47 mem=1050.7M) ***
Total net bbox length = 1.035e+05 (3.629e+04 6.718e+04) (ext = 4.058e+04)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.035e+05 (3.629e+04 6.718e+04) (ext = 4.058e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1050.7MB
*** Finished refinePlace (0:03:47 mem=1050.7M) ***
*
* Second pass: Refine clock instances...
*
*** Starting refinePlace (0:03:47 mem=1050.7M) ***
Total net bbox length = 1.035e+05 (3.629e+04 6.718e+04) (ext = 4.058e+04)
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 1.035e+05 (3.629e+04 6.718e+04) (ext = 4.058e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1050.7MB
*** Finished refinePlace (0:03:47 mem=1050.7M) ***
*
* No clock instances moved during refinement.
*
* Finished with clock placement refinement.
*

      Refining placement done.
      Set dirty flag on 2 insts, 4 nets
      Updating RC parasitics by calling: "extractRC -noRouteCheck"... Extraction called for design 'sram_160b_w16' of instances=15497 and nets=4793 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1050.719M)

      Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
      Rebuilding timing graph... 
      Rebuilding timing graph done.
      Rebuilding timing graph Clock DAG stats PostConditioning final:
      Rebuilding timing graph   cell counts    : b=42, i=0, cg=0, l=0, total=42
      Rebuilding timing graph   cell areas     : b=343.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=343.440um^2
      Rebuilding timing graph   gate capacitance : top=0.000pF, trunk=0.190pF, leaf=2.309pF, total=2.499pF
      Rebuilding timing graph   wire capacitance : top=0.000pF, trunk=0.166pF, leaf=1.961pF, total=2.127pF
      Rebuilding timing graph   wire lengths   : top=0.000um, trunk=1074.000um, leaf=11248.600um, total=12322.600um
      Rebuilding timing graph   sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
      Rebuilding timing graph Clock DAG net violations PostConditioning final:none
    PostConditioning done.
Net route status summary:
  Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=43)
  Non-clock:  4748 (unrouted=0, trialRouted=4748, noStatus=0, routed=0, fixed=0)
(Not counting 2 nets with <2 term connections)
    Clock DAG stats after post-conditioning:
      cell counts    : b=42, i=0, cg=0, l=0, total=42
      cell areas     : b=343.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=343.440um^2
      gate capacitance : top=0.000pF, trunk=0.190pF, leaf=2.309pF, total=2.499pF
      wire capacitance : top=0.000pF, trunk=0.166pF, leaf=1.961pF, total=2.127pF
      wire lengths   : top=0.000um, trunk=1074.000um, leaf=11248.600um, total=12322.600um
      sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
    Clock DAG net violations after post-conditioning:none
    Clock tree state after post-conditioning:
      clock_tree clk: worst slew is leaf(0.103),trunk(0.070),top(nil), margined worst slew is leaf(0.103),trunk(0.070),top(nil)
      skew_group clk/CON: insertion delay [min=0.150, max=0.172, avg=0.162, sd=0.005], skew [0.022 vs 0.057, 100% {0.150, 0.162, 0.172}] (wid=0.018 ws=0.015) (gid=0.160 gs=0.020)
    Clock network insertion delays are now [0.150ns, 0.172ns] average 0.162ns std.dev 0.005ns
  Updating netlist done.
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------
  Cell type      Count    Area
  -------------------------------
  Buffers         42      343.440
  Inverters        0        0.000
  Clock Gates      0        0.000
  Clock Logic      0        0.000
  All             42      343.440
  -------------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top           0.000
  Trunk      1074.000
  Leaf      11248.600
  Total     12322.600
  --------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.190    0.166    0.356
  Leaf     2.309    1.961    4.270
  Total    2.499    2.127    4.626
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  --------------------------------------------------------
  Count    Total    Average    Std. Dev.    Min      Max
  --------------------------------------------------------
  2564     2.309     0.001       0.000      0.001    0.001
  --------------------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  None
  
  
  Clock tree summary at end of CTS:
  =================================
  
  -----------------------------------------------------
  Clock Tree        Worst Trunk Slew    Worst Leaf Slew
  -----------------------------------------------------
  clock_tree clk         0.070               0.103
  -----------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner      Skew Group    Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  WC:setup.late    clk/CON       0.150     0.172     0.022       0.057         0.015           0.010           0.162        0.005     100% {0.150, 0.162, 0.172}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  Clock network insertion delays are now [0.150ns, 0.172ns] average 0.162ns std.dev 0.005ns
  
  Found a total of 0 clock tree pins with a slew violation.
  
Synthesizing clock trees done.
Connecting clock gate test enables... 
Connecting clock gate test enables done.
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * CCOpt property update_io_latency is false

Setting all clocks to propagated mode.
CON
Resetting all latency settings from fanout cone of clock 'clk'
Resetting all latency settings from fanout cone of clock 'clk'
Clock DAG stats after update timingGraph:
  cell counts    : b=42, i=0, cg=0, l=0, total=42
  cell areas     : b=343.440um^2, i=0.000um^2, cg=0.000um^2, l=0.000um^2, total=343.440um^2
  gate capacitance : top=0.000pF, trunk=0.190pF, leaf=2.309pF, total=2.499pF
  wire capacitance : top=0.000pF, trunk=0.166pF, leaf=1.961pF, total=2.127pF
  wire lengths   : top=0.000um, trunk=1074.000um, leaf=11248.600um, total=12322.600um
  sink capacitance : count=2564, total=2.309pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
Clock DAG net violations after update timingGraph:none
Clock tree state after update timingGraph:
  clock_tree clk: worst slew is leaf(0.103),trunk(0.070),top(nil), margined worst slew is leaf(0.103),trunk(0.070),top(nil)
  skew_group clk/CON: insertion delay [min=0.150, max=0.172, avg=0.162, sd=0.005], skew [0.022 vs 0.057, 100% {0.150, 0.162, 0.172}] (wid=0.018 ws=0.015) (gid=0.160 gs=0.020)
Clock network insertion delays are now [0.150ns, 0.172ns] average 0.162ns std.dev 0.005ns
Logging CTS constraint violations... 
  No violations found.
Logging CTS constraint violations done.
Synthesizing clock trees with CCOpt done.
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1042.5M, totSessionCpu=0:03:49 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.1
setUsefulSkewMode -noEcoRoute
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1042.5M)
** Profile ** Start :  cpu=0:00:00.0, mem=1042.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1042.5M
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1115.96 CPU=0:00:00.5 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1116.0M) ***
*** Done Building Timing Graph (cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:03:50 mem=1116.0M)
** Profile ** Overall slacks :  cpu=0:00:00.8, mem=1116.0M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1116.0M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| -0.234  |
|           TNS (ns):| -29.975 |
|    Violating Paths:|   160   |
|          All Paths:|  5288   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.805%
       (100.007% with Fillers)
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1116.0M
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1058.7M, totSessionCpu=0:03:50 **
** INFO : this run is activating low effort ccoptDesign flow

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 4624

Instance distribution across the VT partitions:

 LVT : inst = 1180 (25.5%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1180 (25.5%)

 HVT : inst = 3444 (74.5%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 3444 (74.5%)

Reporting took 0 sec
*** Starting optimizing excluded clock nets MEM= 1058.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1058.7M) ***
*** Starting optimizing excluded clock nets MEM= 1058.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1058.7M) ***
Include MVT Delays for Hold Opt
*** Timing NOT met, worst failing slack is -0.234
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -29.975 Density 100.01
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1246.0M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=1246.0M) ***

End: GigaOpt Optimization in TNS mode
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.234 TNS Slack -29.975 Density 100.01
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.234|   -0.234| -29.975|  -29.975|   100.01%|   0:00:00.0| 1246.0M|   WC_VIEW|  default| Q[111]               |
|  -0.228|   -0.228| -29.337|  -29.337|   100.00%|   0:00:07.0| 1307.6M|   WC_VIEW|  default| Q[74]                |
|  -0.228|   -0.228| -29.337|  -29.337|   100.00%|   0:00:00.0| 1307.6M|   WC_VIEW|  default| Q[74]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:07.9 real=0:00:07.0 mem=1307.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.9 real=0:00:08.0 mem=1307.6M) ***
** GigaOpt Optimizer WNS Slack -0.228 TNS Slack -29.337 Density 100.00
*** Starting refinePlace (0:04:08 mem=1315.6M) ***
Total net bbox length = 1.035e+05 (3.632e+04 6.718e+04) (ext = 4.058e+04)
Density distribution unevenness ratio = 0.438%
Density distribution unevenness ratio = 1.436%
Move report: Timing Driven Placement moves 15313 insts, mean move: 6.09 um, max move: 36.20 um
	Max move on inst (FILLER_6439): (203.80, 141.40) --> (225.60, 155.80)
	Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1323.6MB
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 9.720e+04 (3.479e+04 6.241e+04) (ext = 4.044e+04)
Runtime: CPU: 0:00:03.2 REAL: 0:00:03.0 MEM: 1323.6MB
*** Finished refinePlace (0:04:11 mem=1323.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1323.6M)


Density : 1.0000
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:03.6 real=0:00:03.0 mem=1323.6M) ***
** GigaOpt Optimizer WNS Slack -0.229 TNS Slack -29.334 Density 100.00
Optimizer WNS Pass 1
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.229|   -0.229| -29.334|  -29.334|   100.00%|   0:00:00.0| 1323.6M|   WC_VIEW|  default| Q[74]                |
|  -0.223|   -0.223| -27.951|  -27.951|   100.02%|   0:00:02.0| 1342.6M|   WC_VIEW|  default| Q[102]               |
|  -0.212|   -0.212| -27.001|  -27.001|   100.02%|   0:00:00.0| 1342.6M|   WC_VIEW|  default| Q[102]               |
|  -0.204|   -0.204| -26.892|  -26.892|   100.02%|   0:00:01.0| 1342.6M|   WC_VIEW|  default| Q[65]                |
|  -0.200|   -0.200| -26.878|  -26.878|   100.02%|   0:00:01.0| 1342.6M|   WC_VIEW|  default| Q[19]                |
|  -0.201|   -0.201| -26.795|  -26.795|   100.02%|   0:00:03.0| 1342.6M|   WC_VIEW|  default| Q[19]                |
|  -0.201|   -0.201| -26.795|  -26.795|   100.02%|   0:00:00.0| 1342.6M|   WC_VIEW|  default| Q[19]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:07.2 real=0:00:07.0 mem=1342.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:07.2 real=0:00:07.0 mem=1342.6M) ***
** GigaOpt Optimizer WNS Slack -0.201 TNS Slack -26.795 Density 100.02
*** Starting refinePlace (0:04:19 mem=1334.6M) ***
Total net bbox length = 9.756e+04 (3.480e+04 6.276e+04) (ext = 4.044e+04)
Density distribution unevenness ratio = 1.429%
Density distribution unevenness ratio = 1.194%
Move report: Timing Driven Placement moves 13130 insts, mean move: 1.56 um, max move: 14.00 um
	Max move on inst (FILLER_5695): (38.40, 128.80) --> (28.00, 125.20)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1342.6MB
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 9.661e+04 (3.455e+04 6.206e+04) (ext = 4.045e+04)
Runtime: CPU: 0:00:02.3 REAL: 0:00:02.0 MEM: 1342.6MB
*** Finished refinePlace (0:04:21 mem=1342.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1342.6M)


Density : 1.0002
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.5 real=0:00:03.0 mem=1342.6M) ***
** GigaOpt Optimizer WNS Slack -0.201 TNS Slack -26.664 Density 100.02
Optimizer WNS Pass 2
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.201|   -0.201| -26.664|  -26.664|   100.02%|   0:00:00.0| 1342.6M|   WC_VIEW|  default| Q[19]                |
|  -0.201|   -0.201| -26.652|  -26.652|   100.02%|   0:00:03.0| 1342.6M|   WC_VIEW|  default| Q[19]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:03.0 real=0:00:03.0 mem=1342.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.0 real=0:00:03.0 mem=1342.6M) ***
** GigaOpt Optimizer WNS Slack -0.201 TNS Slack -26.652 Density 100.02
*** Starting refinePlace (0:04:24 mem=1334.6M) ***
Total net bbox length = 9.702e+04 (3.454e+04 6.248e+04) (ext = 4.044e+04)
Density distribution unevenness ratio = 1.194%
Density distribution unevenness ratio = 1.195%
Move report: Timing Driven Placement moves 11292 insts, mean move: 0.94 um, max move: 10.20 um
	Max move on inst (FILLER_3575): (219.80, 76.60) --> (230.00, 76.60)
	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1342.6MB
**ERROR: (IMPSP-2002):	Density too high (100.0%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 9.633e+04 (3.436e+04 6.197e+04) (ext = 4.044e+04)
Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 1342.6MB
*** Finished refinePlace (0:04:26 mem=1342.6M) ***
Finished re-routing un-routed nets (0:00:00.0 1342.6M)


Density : 1.0002
Max route overflow : 0.0000


*** Finish Physical Update (cpu=0:00:02.0 real=0:00:02.0 mem=1342.6M) ***
** GigaOpt Optimizer WNS Slack -0.197 TNS Slack -26.603 Density 100.02

*** Finish post-CTS Setup Fixing (cpu=0:00:26.8 real=0:00:27.0 mem=1342.6M) ***

End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.197 TNS Slack -26.603 Density 100.02
Optimizer TNS Opt

*** Finished Optimize Step Cumulative (cpu=0:00:00.0 real=0:00:00.0 mem=1270.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1270.6M) ***

End: GigaOpt Optimization in TNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
[NR-eagl] honorMsvRouteConstraint: false
[NR-eagl] honorClockSpecNDR      : 0
[NR-eagl] minRouteLayer          : 2
[NR-eagl] maxRouteLayer          : 4
[NR-eagl] numTracksPerClockWire  : 0
[NR-eagl] Layer1 has no routable track
[NR-eagl] Layer2 has single uniform track structure
[NR-eagl] Layer3 has single uniform track structure
[NR-eagl] Layer4 has single uniform track structure
[NR-eagl] numRoutingBlks=0 numInstBlks=0 numPGBlocks=808 numBumpBlks=0 numBoundaryFakeBlks=0
[NR-eagl] numPreroutedNet = 43  numPreroutedWires = 7471
[NR-eagl] Read numTotalNets=4792  numIgnoredNets=43
[NR-eagl] ============ Routing rule table ============
[NR-eagl] Rule id 0. Nets 4749 
[NR-eagl] id=0  routeTrackId=0  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[NR-eagl] Pitch:  L1=360  L2=400  L3=400  L4=400
[NR-eagl] Rule id 1. Nets 0 
[NR-eagl] id=1  routeTrackId=0  extraSpace=1  numShields=0  maxHorDemand=2  maxVerDemand=2
[NR-eagl] Pitch:  L1=720  L2=800  L3=800  L4=800
[NR-eagl] ========================================
[NR-eagl] 
[NR-eagl] Layer group 1: route 4749 net(s) in layer range [2, 4]
[NR-eagl] earlyGlobalRoute overflow of layer group 1: 0.15% H + 0.00% V. EstWL: 1.282176e+05um
[NR-eagl] 
[NR-eagl] Overflow after earlyGlobalRoute (GR compatible) 0.01% H + 0.00% V
[NR-eagl] Overflow after earlyGlobalRoute 0.15% H + 0.00% V
[NR-eagl] Layer1(M1)(F) length: 0.000000e+00um, number of vias: 19392
[NR-eagl] Layer2(M2)(V) length: 4.616268e+04um, number of vias: 25394
[NR-eagl] Layer3(M3)(H) length: 5.794000e+04um, number of vias: 3561
[NR-eagl] Layer4(M4)(V) length: 3.888320e+04um, number of vias: 0
[NR-eagl] Total length: 1.429859e+05um, number of vias: 48347
[NR-eagl] End Peak syMemory usage = 1120.9 MB
[NR-eagl] Early Global Router Kernel+IO runtime : 0.25 seconds
Extraction called for design 'sram_160b_w16' of instances=15498 and nets=4794 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 1120.910M)
Compute RC Scale Done ...
Local HotSpot Analysis: normalized max congestion hotspot area = 3.78, normalized total congestion hotspot area = 3.78 (area is in unit of 4 std-cell row bins)
HotSpot [1] box (1.00 109.00 15.40 130.60)
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1211.41 CPU=0:00:00.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1211.4M) ***
Begin: GigaOpt postEco DRV Optimization
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       |           |           |           |         |            |           |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.18 |          0|          0|          0|  100.02 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   | -0.18 |          0|          0|          0|  100.02 |   0:00:00.0|    1287.7M|
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1287.7M) ***

End: GigaOpt postEco DRV Optimization
GigaOpt: WNS changes after routing: -0.196 -> -0.177 (bump = -0.019)
Begin: GigaOpt postEco optimization
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.178 TNS Slack -19.550 Density 100.02
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.178|   -0.178| -19.550|  -19.550|   100.02%|   0:00:00.0| 1322.1M|   WC_VIEW|  default| Q[39]                |
|  -0.144|   -0.144| -18.857|  -18.857|   100.03%|   0:00:01.0| 1360.2M|   WC_VIEW|  default| Q[74]                |
|  -0.139|   -0.139| -18.379|  -18.379|   100.03%|   0:00:00.0| 1360.2M|   WC_VIEW|  default| Q[71]                |
|  -0.136|   -0.136| -18.144|  -18.144|   100.03%|   0:00:01.0| 1360.2M|   WC_VIEW|  default| Q[76]                |
|  -0.136|   -0.136| -18.081|  -18.081|   100.03%|   0:00:00.0| 1360.2M|   WC_VIEW|  default| Q[76]                |
|  -0.136|   -0.136| -18.067|  -18.067|   100.03%|   0:00:01.0| 1360.2M|   WC_VIEW|  default| Q[76]                |
|  -0.132|   -0.132| -18.037|  -18.037|   100.03%|   0:00:00.0| 1360.2M|   WC_VIEW|  default| Q[76]                |
|  -0.132|   -0.132| -17.727|  -17.727|   100.04%|   0:00:00.0| 1360.2M|   WC_VIEW|  default| Q[76]                |
|  -0.132|   -0.132| -17.721|  -17.721|   100.04%|   0:00:00.0| 1360.2M|   WC_VIEW|  default| Q[76]                |
|  -0.128|   -0.128| -17.697|  -17.697|   100.05%|   0:00:01.0| 1360.2M|   WC_VIEW|  default| Q[18]                |
|  -0.128|   -0.128| -17.433|  -17.433|   100.06%|   0:00:01.0| 1360.2M|   WC_VIEW|  default| Q[18]                |
|  -0.128|   -0.128| -17.414|  -17.414|   100.06%|   0:00:00.0| 1360.2M|   WC_VIEW|  default| Q[18]                |
|  -0.128|   -0.128| -17.390|  -17.390|   100.07%|   0:00:01.0| 1360.2M|   WC_VIEW|  default| Q[76]                |
|  -0.129|   -0.129| -17.334|  -17.334|   100.07%|   0:00:00.0| 1360.2M|   WC_VIEW|  default| Q[76]                |
|  -0.129|   -0.129| -17.334|  -17.334|   100.07%|   0:00:00.0| 1360.2M|   WC_VIEW|  default| Q[76]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:06.2 real=0:00:06.0 mem=1360.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:06.2 real=0:00:06.0 mem=1360.2M) ***
** GigaOpt Optimizer WNS Slack -0.129 TNS Slack -17.334 Density 100.07
*** Starting refinePlace (0:04:43 mem=1352.2M) ***
Total net bbox length = 9.694e+04 (3.444e+04 6.250e+04) (ext = 4.054e+04)
**ERROR: (IMPSP-2002):	Density too high (100.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 9.694e+04 (3.444e+04 6.250e+04) (ext = 4.054e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1352.2MB
*** Finished refinePlace (0:04:43 mem=1352.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1360.2M)


Density : 1.0007
Max route overflow : 0.0015


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1360.2M) ***
** GigaOpt Optimizer WNS Slack -0.129 TNS Slack -17.334 Density 100.07

*** Finish post-CTS Setup Fixing (cpu=0:00:06.6 real=0:00:07.0 mem=1360.2M) ***

End: GigaOpt postEco optimization
GigaOpt: WNS changes after postEco optimization: -0.196 -> -0.129 (bump = -0.067)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: -26.503 -> -17.234
Begin: GigaOpt TNS recovery
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.129 TNS Slack -17.334 Density 100.07
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.129|   -0.129| -17.334|  -17.334|   100.07%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[76]                |
|  -0.127|   -0.127| -16.581|  -16.581|   100.08%|   0:00:03.0| 1352.2M|   WC_VIEW|  default| Q[39]                |
|  -0.130|   -0.130| -16.139|  -16.139|   100.11%|   0:00:02.0| 1352.2M|   WC_VIEW|  default| Q[39]                |
|  -0.131|   -0.131| -16.110|  -16.110|   100.11%|   0:00:01.0| 1352.2M|   WC_VIEW|  default| Q[39]                |
|  -0.135|   -0.135| -15.740|  -15.740|   100.15%|   0:00:04.0| 1352.2M|   WC_VIEW|  default| Q[47]                |
|  -0.137|   -0.137| -15.474|  -15.474|   100.17%|   0:00:06.0| 1352.2M|   WC_VIEW|  default| Q[93]                |
|  -0.137|   -0.137| -15.422|  -15.422|   100.18%|   0:00:01.0| 1352.2M|   WC_VIEW|  default| Q[93]                |
|  -0.137|   -0.137| -15.333|  -15.333|   100.18%|   0:00:05.0| 1352.2M|   WC_VIEW|  default| Q[137]               |
|  -0.137|   -0.137| -15.321|  -15.321|   100.18%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[137]               |
|  -0.137|   -0.137| -15.306|  -15.306|   100.18%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[137]               |
|  -0.137|   -0.137| -15.219|  -15.219|   100.19%|   0:00:04.0| 1352.2M|   WC_VIEW|  default| Q[33]                |
|  -0.137|   -0.137| -15.174|  -15.174|   100.19%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[33]                |
|  -0.137|   -0.137| -15.154|  -15.154|   100.19%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[33]                |
|  -0.137|   -0.137| -15.108|  -15.108|   100.19%|   0:00:02.0| 1352.2M|   WC_VIEW|  default| Q[112]               |
|  -0.137|   -0.137| -15.101|  -15.101|   100.19%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[112]               |
|  -0.137|   -0.137| -15.080|  -15.080|   100.20%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[112]               |
|  -0.137|   -0.137| -15.044|  -15.044|   100.20%|   0:00:01.0| 1352.2M|   WC_VIEW|  default| Q[136]               |
|  -0.137|   -0.137| -15.043|  -15.043|   100.20%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[136]               |
|  -0.137|   -0.137| -15.033|  -15.033|   100.20%|   0:00:01.0| 1352.2M|   WC_VIEW|  default| Q[158]               |
|  -0.137|   -0.137| -15.032|  -15.032|   100.21%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[145]               |
|  -0.137|   -0.137| -15.032|  -15.032|   100.21%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[39]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:30.0 real=0:00:30.0 mem=1352.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:30.0 real=0:00:30.0 mem=1352.2M) ***
** GigaOpt Optimizer WNS Slack -0.137 TNS Slack -15.032 Density 100.21
*** Starting refinePlace (0:05:16 mem=1352.2M) ***
Total net bbox length = 9.696e+04 (3.444e+04 6.251e+04) (ext = 4.054e+04)
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 9.696e+04 (3.444e+04 6.251e+04) (ext = 4.054e+04)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1352.2MB
*** Finished refinePlace (0:05:16 mem=1352.2M) ***
Finished re-routing un-routed nets (0:00:00.0 1360.2M)


Density : 1.0021
Max route overflow : 0.0015


*** Finish Physical Update (cpu=0:00:00.2 real=0:00:01.0 mem=1360.2M) ***
** GigaOpt Optimizer WNS Slack -0.137 TNS Slack -15.032 Density 100.21

*** Finish post-CTS Setup Fixing (cpu=0:00:30.4 real=0:00:31.0 mem=1360.2M) ***

End: GigaOpt TNS recovery
*** Steiner Routed Nets: 0.605%; Threshold: 100; Threshold for Hold: 100
Re-routed 0 nets
Begin: GigaOpt Optimization in post-eco TNS mode
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
*info: 43 nets with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack -0.137 TNS Slack -15.032 Density 100.21
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.137|   -0.137| -15.032|  -15.032|   100.21%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[39]                |
|  -0.137|   -0.137| -15.032|  -15.032|   100.21%|   0:00:00.0| 1352.2M|   WC_VIEW|  default| Q[39]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:00.0 mem=1352.2M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.2 real=0:00:00.0 mem=1352.2M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.3 real=0:00:01.0 mem=1352.2M) ***

End: GigaOpt Optimization in post-eco TNS mode
**optDesign ... cpu = 0:01:30, real = 0:01:30, mem = 1143.7M, totSessionCpu=0:05:19 **
** Profile ** Start :  cpu=0:00:00.0, mem=1143.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1143.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1151.7M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1151.7M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.137  |   N/A   | -0.137  |
|           TNS (ns):| -15.032 |   N/A   | -15.032 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.003%
       (100.205% with Fillers)
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1151.7M
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=923.65MB/923.65MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=923.65MB/923.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=923.65MB/923.65MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT)
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 10%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 20%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 30%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 40%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 50%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 60%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 70%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 80%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 90%

Finished Levelizing
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT)

Starting Activity Propagation
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT)
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=923.65MB/923.65MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT)
 ... Calculating switching power
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 10%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 20%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 30%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 40%
2025-Mar-07 18:19:28 (2025-Mar-08 02:19:28 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 18:19:29 (2025-Mar-08 02:19:29 GMT): 60%
2025-Mar-07 18:19:29 (2025-Mar-08 02:19:29 GMT): 70%
2025-Mar-07 18:19:29 (2025-Mar-08 02:19:29 GMT): 80%
2025-Mar-07 18:19:29 (2025-Mar-08 02:19:29 GMT): 90%

Finished Calculating power
2025-Mar-07 18:19:29 (2025-Mar-08 02:19:29 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=923.65MB/923.65MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=923.65MB/923.65MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=923.65MB/923.65MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:19:29 (2025-Mar-08 02:19:29 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.89068818 	   79.4083%
Total Switching Power:       5.07394398 	   19.2867%
Total Leakage Power:         0.34330137 	    1.3049%
Total Power:                26.30793376
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.32      0.3776      0.1478       19.85       75.44
Macro                                  0           0      0.1319      0.1319      0.5012
IO                                     0           0           0           0           0
Combinational                     0.4555      0.9986     0.05632        1.51       5.741
Clock (Combinational)              1.114       3.698    0.007311       4.819       18.32
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.89       5.074      0.3433       26.31         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.89       5.074      0.3433       26.31         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.114       3.698    0.007311       4.819       18.32
-----------------------------------------------------------------------------------------
Total                              1.114       3.698    0.007311       4.819       18.32
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_7 (CKBD16): 	     0.145
* 		Highest Leakage Power:            FE_OFC118_N123 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.50872e-11 F
* 		Total instances in design: 15496
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10873
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=923.65MB/923.65MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.137  TNS Slack -15.032 Density 100.21
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|   100.21%|        -|  -0.137| -15.032|   0:00:00.0| 1285.3M|
|   100.21%|        0|  -0.137| -15.032|   0:00:04.0| 1285.3M|
|   100.21%|        0|  -0.137| -15.032|   0:00:00.0| 1285.3M|
|   100.21%|        0|  -0.137| -15.032|   0:00:00.0| 1285.3M|
|   100.12%|      111|  -0.138| -15.022|   0:00:02.0| 1285.3M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.138  TNS Slack -15.022 Density 100.12
** Finished Core Power Optimization (cpu = 0:00:05.5) (real = 0:00:06.0) **
Executing incremental physical updates
*** Starting refinePlace (0:05:26 mem=1266.2M) ***
Total net bbox length = 9.696e+04 (3.444e+04 6.252e+04) (ext = 4.054e+04)
Density distribution unevenness ratio = 1.210%
Density distribution unevenness ratio = 1.133%
Move report: Timing Driven Placement moves 10416 insts, mean move: 0.87 um, max move: 25.40 um
	Max move on inst (U3191): (224.80, 98.20) --> (204.80, 92.80)
	Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 1266.2MB
**ERROR: (IMPSP-2002):	Density too high (100.1%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Total net bbox length = 9.622e+04 (3.434e+04 6.188e+04) (ext = 4.044e+04)
Runtime: CPU: 0:00:01.9 REAL: 0:00:01.0 MEM: 1266.2MB
*** Finished refinePlace (0:05:28 mem=1266.2M) ***
Checking setup slack degradation ...
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.138|   -0.138| -15.022|  -15.022|   100.12%|   0:00:00.0| 1285.3M|   WC_VIEW|  default| Q[39]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish post-CTS Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1285.3M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1285.3M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.88MB/958.88MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.88MB/958.88MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.88MB/958.88MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT)
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 10%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 20%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 30%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 40%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 50%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 60%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 70%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 80%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 90%

Finished Levelizing
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT)

Starting Activity Propagation
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT)
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.89MB/958.89MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT)
 ... Calculating switching power
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 10%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 20%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 30%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 40%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 60%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 70%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 80%
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT): 90%

Finished Calculating power
2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.89MB/958.89MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.89MB/958.89MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=958.89MB/958.89MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:19:40 (2025-Mar-08 02:19:40 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.89179206 	   79.4193%
Total Switching Power:       5.07197297 	   19.2809%
Total Leakage Power:         0.34193182 	    1.2998%
Total Power:                26.30569709
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.33      0.3776      0.1478       19.85       75.46
Macro                                  0           0      0.1319      0.1319      0.5012
IO                                     0           0           0           0           0
Combinational                     0.4521      0.9966     0.05495       1.504       5.716
Clock (Combinational)              1.114       3.698    0.007311       4.819       18.32
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.89       5.072      0.3419       26.31         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.89       5.072      0.3419       26.31         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.114       3.698    0.007311       4.819       18.32
-----------------------------------------------------------------------------------------
Total                              1.114       3.698    0.007311       4.819       18.32
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:   CTS_ccl_BUF_clk_G0_L2_7 (CKBD16): 	     0.145
* 		Highest Leakage Power:            FE_OFC118_N123 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.50182e-11 F
* 		Total instances in design: 15496
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10873
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=958.89MB/958.89MB)

*** Finished Leakage Power Optimization (cpu=0:00:11, real=0:00:11, mem=1144.00M, totSessionCpu=0:05:31).
Extraction called for design 'sram_160b_w16' of instances=15496 and nets=4792 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using capacitance table file ...
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:01.0  MEM: 1127.789M)
doiPBLastSyncSlave
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
End delay calculation. (MEM=1195.96 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 1196.0M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=928.33MB/928.33MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=928.33MB/928.33MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=928.33MB/928.33MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT)
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=928.35MB/928.35MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT)
 ... Calculating switching power
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 10%
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 20%
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 30%
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 40%
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 60%
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 70%
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 80%
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT): 90%

Finished Calculating power
2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=928.35MB/928.35MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=928.35MB/928.35MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=928.35MB/928.35MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:19:42 (2025-Mar-08 02:19:42 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: sram_160b_w16

*

*	Liberty Libraries used: 

*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib

*

*	Power Domain used: 

*		Rail:        VDD 	Voltage:        0.9 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/sram_160b_w16_postCTS.power

*

-----------------------------------------------------------------------------------------



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.89179836 	   79.4193%
Total Switching Power:       5.07197297 	   19.2809%
Total Leakage Power:         0.34193182 	    1.2998%
Total Power:                26.30570340
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.33      0.3776      0.1478       19.85       75.46
Macro                                  0           0      0.1319      0.1319      0.5012
IO                                     0           0           0           0           0
Combinational                     0.4521      0.9966     0.05495       1.504       5.716
Clock (Combinational)              1.114       3.698    0.007311       4.819       18.32
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.89       5.072      0.3419       26.31         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.89       5.072      0.3419       26.31         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.114       3.698    0.007311       4.819       18.32
-----------------------------------------------------------------------------------------
Total                              1.114       3.698    0.007311       4.819       18.32
-----------------------------------------------------------------------------------------
Total leakage power = 0.341932 mW
Cell usage statistics:  
Library tcbn65gpluswc , 15496 cells ( 100.000000%) , 0.341932 mW ( 100.000000% ) 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=928.47MB/928.47MB)


Output file is ./timingReports/sram_160b_w16_postCTS.power.
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:01:44, real = 0:01:44, mem = 1138.7M, totSessionCpu=0:05:33 **
** Profile ** Start :  cpu=0:00:00.0, mem=1138.7M
** Profile ** Other data :  cpu=0:00:00.1, mem=1138.7M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1148.7M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1140.7M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1140.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.138  |   N/A   | -0.138  |
|           TNS (ns):| -15.215 |   N/A   | -15.215 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.922%
       (100.124% with Fillers)
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1140.7M
**optDesign ... cpu = 0:01:45, real = 0:01:45, mem = 1138.7M, totSessionCpu=0:05:34 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
Set place::cacheFPlanSiteMark to 0

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          7  The version of the capacitance table fil...
ERROR     IMPSP-2002          11  Density too high (%.1f%%), stopping deta...
WARNING   IMPOPT-3663          1  Power view is not set. First setup analy...
WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 11 warning(s), 11 error(s)

**ccopt_design ... cpu = 0:02:27, real = 0:02:28, mem = 1103.4M, totSessionCpu=0:05:34 **
<CMD> set_propagated_clock [all_clocks]
<CMD> optDesign -postCTS -hold
GigaOpt running with 1 threads.
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1109.5M, totSessionCpu=0:05:35 **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0;
setUsefulSkewMode -noEcoRoute
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=1109.5M)
DEL0 does not have usable cells
 This may be because it is dont_use, or because it has no LEF.
 **WARN: (IMPOPT-3080):	All delay cells are dont_use. Buffers will be used to fix hold violations.
Type 'man IMPOPT-3080' for more detail.
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:05:35 mem=1109.5M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=1.67188 CPU=0:00:00.6 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.7  real=0:00:01.0  mem= 1.7M) ***
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=1.7M)

Active hold views:
 BC_VIEW
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:01.1 mem=1.7M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1.7M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=1.7M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:01.2 mem=1.7M ***

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:05:37 mem=1109.5M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1109.5M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1117.5M
Restoring autoHoldViews:  BC_VIEW
** Profile ** Start :  cpu=0:00:00.0, mem=1117.5M
** Profile ** Other data :  cpu=0:00:00.0, mem=1117.5M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1117.5M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.138  |   N/A   | -0.138  |
|           TNS (ns):| -15.215 |   N/A   | -15.215 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.922%
       (100.124% with Fillers)
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1109.5M, totSessionCpu=0:05:38 **
*info: Run optDesign holdfix with 1 thread.
Info: 43 nets with fixed/cover wires excluded.
Info: 43 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
<optDesign CMD> Restore Using all VT Cells
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 1132.7M, totSessionCpu=0:05:38 **
** Profile ** Start :  cpu=0:00:00.0, mem=1132.7M
** Profile ** Other data :  cpu=0:00:00.0, mem=1132.7M
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PreRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate delays in BcWc mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=1.91406 CPU=0:00:00.5 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 1.9M) ***
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:00:02.0 mem=1.9M)
** Profile ** Overall slacks :  cpu=0:0-5:0-6.0, mem=1.9M
** Profile ** Total reports :  cpu=0:00:00.0, mem=0.0M

_______________________________________________________________________
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1142.7M
** Profile ** Total reports :  cpu=0:00:00.2, mem=1134.7M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1134.7M

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.138  |   N/A   | -0.138  |
|           TNS (ns):| -15.215 |   N/A   | -15.215 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.922%
       (100.124% with Fillers)
Routing Overflow: 0.15% H and 0.00% V
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1134.7M
**optDesign ... cpu = 0:00:03, real = 0:00:05, mem = 1132.7M, totSessionCpu=0:05:39 **
*** Finished optDesign ***
Removing temporary dont_use automatically set for cells with technology sites with no row.
<CMD> saveDesign cts.enc
Writing Netlist "cts.enc.dat/sram_160b_w16.v.gz" ...
Saving AAE Data ...
Saving preference file cts.enc.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving floorplan file ...
Saving Drc markers ...
... 276 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
Saving placement file ...
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.1 real=0:00:00.0 mem=1132.7M) ***
Saving DEF file ...
Saving rc congestion map cts.enc.dat/sram_160b_w16.congmap.gz ...
**ERROR: (IMPOAX-142):	Could not open shared library libinnovusoax22.so : /acsnfs3/software/cadence-innovus152/tools/lib/64bit/libcdsSkillPcell.so: undefined symbol: _ZTIN12OpenAccess_413oaFSComponentE

**ERROR: (IMPOAX-142):	Could not open shared library libcdsSkillPcell.so : (null)

**ERROR: (IMPSYT-6245):	Error , while saving MS constraint file.
Cmin Cmax
Generated self-contained design cts.enc.dat

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPSYT-6245          1  Error %s, while saving MS constraint fil...
ERROR     IMPOAX-142           2  %s                                       
*** Message Summary: 0 warning(s), 3 error(s)

<CMD> setNanoRouteMode -quiet -drouteAllowMergedWireAtPin false
<CMD> setNanoRouteMode -quiet -drouteFixAntenna true
<CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
<CMD> setNanoRouteMode -quiet -routeWithSiDriven true
<CMD> setNanoRouteMode -quiet -routeSiEffort medium
<CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix false
<CMD> setNanoRouteMode -quiet -drouteAutoStop true
<CMD> setNanoRouteMode -quiet -routeSelectedNetOnly false
<CMD> setNanoRouteMode -quiet -drouteStartIteration default
**WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
<CMD> routeDesign
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 887.76 (MB), peak = 1008.34 (MB)
#**INFO: setDesignMode -flowEffort standard
#**INFO: multi-cut via swapping  will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
#**INFO: auto set of routeReserveSpaceForMultiCut to true
#**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
Begin checking placement ... (start mem=1104.6M, init mem=1104.6M)
Overlapping with other instance:	10205
Orientation Violation:	7579
*info: Placed = 15496          (Fixed = 42)
*info: Unplaced = 0           
Placement Density:100.12%(57767/57695)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.1; mem=1104.6M)
#WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
#Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
#**INFO: honoring user setting for routeWithTimingDriven set to true
#**INFO: honoring user setting for routeWithSiDriven set to true

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (43) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1104.6M) ***
#Start route 43 clock nets...

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteEndIteration 5
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar  7 18:19:52 2025
#
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory5_reg_1_ connects to NET CTS_167 at location ( 205.700 35.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory1_reg_1_ connects to NET CTS_167 at location ( 200.700 34.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory5_reg_10_ connects to NET CTS_167 at location ( 199.900 35.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory3_reg_8_ connects to NET CTS_167 at location ( 199.500 31.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory1_reg_8_ connects to NET CTS_167 at location ( 195.100 28.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory0_reg_2_ connects to NET CTS_167 at location ( 193.100 31.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory2_reg_2_ connects to NET CTS_167 at location ( 193.100 32.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory3_reg_2_ connects to NET CTS_167 at location ( 197.700 34.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory12_reg_5_ connects to NET CTS_167 at location ( 230.100 45.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory13_reg_10_ connects to NET CTS_167 at location ( 224.900 45.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory15_reg_5_ connects to NET CTS_167 at location ( 224.900 46.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory10_reg_10_ connects to NET CTS_167 at location ( 219.300 45.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory10_reg_5_ connects to NET CTS_167 at location ( 218.900 46.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory8_reg_10_ connects to NET CTS_167 at location ( 219.900 41.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory6_reg_10_ connects to NET CTS_167 at location ( 216.500 41.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory15_reg_10_ connects to NET CTS_167 at location ( 224.900 39.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory8_reg_2_ connects to NET CTS_167 at location ( 222.300 38.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory0_reg_1_ connects to NET CTS_167 at location ( 214.500 39.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory2_reg_1_ connects to NET CTS_167 at location ( 214.500 38.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN CP of INST memory5_reg_5_ connects to NET CTS_167 at location ( 211.100 38.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET CTS_167 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_165 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_164 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_163 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_162 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_161 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_160 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_159 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_158 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_157 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_156 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_155 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_153 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_152 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_151 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_150 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_149 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_148 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_147 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET CTS_146 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4790 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 memory1_reg_148_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_12 FE_OFC110_n2083. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_12 FE_OFC229_n2562. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_13 U2137. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 U2879. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_16 memory5_reg_84_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_19 U2649. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_20 U2678. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_20 U2679. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_21 FILLER_8774. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_23 memory4_reg_61_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_23 memory2_reg_61_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_24 memory12_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_25 U2955. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_27 FE_OFC293_n1694. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_27 U3615. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 FILLER_5298. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 FILLER_3026. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_30 U2825. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_31 memory3_reg_32_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 6766 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 894.66 (MB), peak = 1008.34 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 37.275 10.710 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 36.875 25.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 32.075 17.910 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 32.475 26.910 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 32.675 34.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.875 43.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.475 19.710 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.275 34.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.475 25.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.075 12.510 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.475 32.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 15.075 16.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.675 39.510 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.475 21.510 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.675 32.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 25.475 23.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 21.675 39.510 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 19.675 16.110 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.675 32.310 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN CP at ( 14.675 17.910 ) on M1 for NET CTS_127. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Connectivity extraction summary:
#41 routed nets are extracted.
#    40 (0.83%) extracted nets are partially routed.
#2 routed nets are imported.
#4749 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4792.
#
#Number of eco nets is 40
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 18:19:53 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 18:19:54 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1206           0        6480    96.94%
#  Metal 2        V        1215           0        6480     0.00%
#  Metal 3        H        1206           0        6480     0.00%
#  Metal 4        V        1187          28        6480     0.00%
#  --------------------------------------------------------------
#  Total                   4814       0.58%  25920    24.24%
#
#  43 nets (0.90%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 895.70 (MB), peak = 1008.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 905.33 (MB), peak = 1008.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 4747 (skipped).
#Total number of routable nets = 43.
#Total number of nets in the design = 4792.
#
#40 routable nets have only global wires.
#3 routable nets have only detail routed wires.
#4747 skipped nets have only detail routed wires.
#40 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#3 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed net constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 40               0  
#------------------------------------------------
#        Total                 40               0  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 43            4747  
#------------------------------------------------
#        Total                 43            4747  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      1(0.15%)   (0.15%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.01% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 15113 um.
#Total half perimeter of net bounding box = 3748 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 358 um.
#Total wire length on LAYER M3 = 8818 um.
#Total wire length on LAYER M4 = 5937 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6986
#Total number of multi-cut vias = 42 (  0.6%)
#Total number of single cut vias = 6944 ( 99.4%)
#Up-Via Summary (total 6986):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2583 ( 98.4%)        42 (  1.6%)       2625
#  Metal 2        2094 (100.0%)         0 (  0.0%)       2094
#  Metal 3        2267 (100.0%)         0 (  0.0%)       2267
#-----------------------------------------------------------
#                 6944 ( 99.4%)        42 (  0.6%)       6986 
#
#Total number of involved priority nets 40
#Maximum src to sink distance for priority net 132.6
#Average of max src_to_sink distance for priority net 96.3
#Average of ave src_to_sink distance for priority net 51.9
#Max overcon = 1 tracks.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 905.36 (MB), peak = 1008.34 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 900.93 (MB), peak = 1008.34 (MB)
#Start Track Assignment.
#Done with 390 horizontal wires in 1 hboxes and 209 vertical wires in 1 hboxes.
#Done with 6 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 15350 um.
#Total half perimeter of net bounding box = 3748 um.
#Total wire length on LAYER M1 = 265 um.
#Total wire length on LAYER M2 = 357 um.
#Total wire length on LAYER M3 = 8791 um.
#Total wire length on LAYER M4 = 5936 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 6916
#Total number of multi-cut vias = 42 (  0.6%)
#Total number of single cut vias = 6874 ( 99.4%)
#Up-Via Summary (total 6916):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2552 ( 98.4%)        42 (  1.6%)       2594
#  Metal 2        2061 (100.0%)         0 (  0.0%)       2061
#  Metal 3        2261 (100.0%)         0 (  0.0%)       2261
#-----------------------------------------------------------
#                 6874 ( 99.4%)        42 (  0.6%)       6916 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 905.90 (MB), peak = 1008.34 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 16.53 (MB)
#Total memory = 905.90 (MB)
#Peak memory = 1008.34 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.6% of the total area was rechecked for DRC, and 98.8% required routing.
#    number of violations = 1
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            1        1
#	Totals        1        1
#510 out of 15496 instances need to be verified(marked ipoed).
#58.3% of the total area is being checked for drcs
#58.3% of the total area was checked
#    number of violations = 1
#
#    By Layer and Type :
#	         CutSpc   Totals
#	M1            1        1
#	Totals        1        1
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 961.09 (MB), peak = 1008.34 (MB)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 912.45 (MB), peak = 1008.34 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 12120 um.
#Total half perimeter of net bounding box = 3748 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 3384 um.
#Total wire length on LAYER M3 = 5741 um.
#Total wire length on LAYER M4 = 2996 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 5180
#Total number of multi-cut vias = 42 (  0.8%)
#Total number of single cut vias = 5138 ( 99.2%)
#Up-Via Summary (total 5180):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1        2606 ( 98.4%)        42 (  1.6%)       2648
#  Metal 2        1563 (100.0%)         0 (  0.0%)       1563
#  Metal 3         969 (100.0%)         0 (  0.0%)        969
#-----------------------------------------------------------
#                 5138 ( 99.2%)        42 (  0.8%)       5180 
#
#Total number of DRC violations = 0
#Total number of overlapping instance violations = 1
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 0.20 (MB)
#Total memory = 906.11 (MB)
#Peak memory = 1008.34 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 0.20 (MB)
#Total memory = 906.11 (MB)
#Peak memory = 1008.34 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = -7.17 (MB)
#Total memory = 880.64 (MB)
#Peak memory = 1008.34 (MB)
#Number of warnings = 85
#Total number of warnings = 137
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  7 18:20:15 2025
#

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
#setNanoRouteMode -routeReserveSpaceForMultiCut true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithSiDriven true
#setNanoRouteMode -routeWithTimingDriven true
#Start globalDetailRoute on Fri Mar  7 18:20:15 2025
#
#Generating timing data, please wait...
#4790 total nets, 43 already routed, 43 will ignore in trialRoute
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
#Dump tif for version 2.1
End delay calculation. (MEM=1173.53 CPU=0:00:00.6 REAL=0:00:01.0)
**WARN: (IMPEXT-3493):	The design extraction status has been reset by the 'setExtractRCMode' command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 861.64 (MB), peak = 1008.34 (MB)
#Done generating timing data.
#Start reading timing information from file .timing_file_18081.tif.gz ...
#Read in timing information for 327 ports, 4623 instances from timing file .timing_file_18081.tif.gz.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4790 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2110) Found 6766 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 856.77 (MB), peak = 1008.34 (MB)
#Merging special wires...
#Number of eco nets is 18
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 18:20:17 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 18:20:17 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1206           0        6480    96.94%
#  Metal 2        V        1215           0        6480     0.00%
#  Metal 3        H        1206           0        6480     0.00%
#  Metal 4        V        1187          28        6480     0.00%
#  --------------------------------------------------------------
#  Total                   4814       0.58%  25920    24.24%
#
#  43 nets (0.90%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 857.60 (MB), peak = 1008.34 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 860.95 (MB), peak = 1008.34 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 875.76 (MB), peak = 1008.34 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 876.04 (MB), peak = 1008.34 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 876.30 (MB), peak = 1008.34 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 4790.
#Total number of nets in the design = 4792.
#
#4738 routable nets have only global wires.
#52 routable nets have only detail routed wires.
#43 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            4738  
#-----------------------------
#        Total            4738  
#-----------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 43            4747  
#------------------------------------------------
#        Total                 43            4747  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      2(0.30%)      0(0.00%)      0(0.00%)   (0.30%)
#   Metal 2     12(0.19%)      2(0.03%)      1(0.02%)   (0.23%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total     14(0.07%)      2(0.01%)      1(0.00%)   (0.08%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.03% H + 0.12% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 138833 um.
#Total half perimeter of net bounding box = 101764 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 46355 um.
#Total wire length on LAYER M3 = 53843 um.
#Total wire length on LAYER M4 = 38635 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 33633
#Total number of multi-cut vias = 42 (  0.1%)
#Total number of single cut vias = 33591 ( 99.9%)
#Up-Via Summary (total 33633):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       18532 ( 99.8%)        42 (  0.2%)      18574
#  Metal 2       13150 (100.0%)         0 (  0.0%)      13150
#  Metal 3        1909 (100.0%)         0 (  0.0%)       1909
#-----------------------------------------------------------
#                33591 ( 99.9%)        42 (  0.1%)      33633 
#
#Max overcon = 5 tracks.
#Total overcon = 0.08%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 876.30 (MB), peak = 1008.34 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 866.68 (MB), peak = 1008.34 (MB)
#Start Track Assignment.
#Done with 7855 horizontal wires in 1 hboxes and 8295 vertical wires in 1 hboxes.
#Done with 1571 horizontal wires in 1 hboxes and 1616 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 144907 um.
#Total half perimeter of net bounding box = 101764 um.
#Total wire length on LAYER M1 = 3894 um.
#Total wire length on LAYER M2 = 46541 um.
#Total wire length on LAYER M3 = 55652 um.
#Total wire length on LAYER M4 = 38821 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 33633
#Total number of multi-cut vias = 42 (  0.1%)
#Total number of single cut vias = 33591 ( 99.9%)
#Up-Via Summary (total 33633):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       18532 ( 99.8%)        42 (  0.2%)      18574
#  Metal 2       13150 (100.0%)         0 (  0.0%)      13150
#  Metal 3        1909 (100.0%)         0 (  0.0%)       1909
#-----------------------------------------------------------
#                33591 ( 99.9%)        42 (  0.1%)      33633 
#
#cpu time = 00:00:01, elapsed time = 00:00:02, memory = 873.98 (MB), peak = 1008.34 (MB)
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 20.62 (MB)
#Total memory = 873.98 (MB)
#Peak memory = 1008.34 (MB)
#routeSiEffort set to medium
#
#Start Detail Routing..
#start initial detail routing ...
#    number of violations = 1311
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   MinStp   CutSpc   CShort   Others   Totals
#	M1          121       20      145       28      381       94       24      813
#	M2          213      165      115        0        0        0        5      498
#	Totals      334      185      260       28      381       94       29     1311
#cpu time = 00:00:57, elapsed time = 00:00:57, memory = 932.65 (MB), peak = 1008.34 (MB)
#start 1st optimization iteration ...
#    number of violations = 1249
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          132       51      293      153       99        0       36      764
#	M2          122       95      176        1        8       49       11      462
#	M3            5        1       12        0        0        4        1       23
#	Totals      259      147      481      154      107       53       48     1249
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 925.59 (MB), peak = 1008.34 (MB)
#start 2nd optimization iteration ...
#    number of violations = 1120
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          132       29      253      161       67        0       39      681
#	M2          134      101      131        0        6       37       12      421
#	M3            1        0        8        0        0        5        4       18
#	Totals      267      130      392      161       73       42       55     1120
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 927.43 (MB), peak = 1008.34 (MB)
#start 3rd optimization iteration ...
#    number of violations = 960
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           44        6      165      125      111        0       31      482
#	M2          123       74      142        3       12       62       14      430
#	M3            4        2       35        0        0        7        0       48
#	Totals      171       82      342      128      123       69       45      960
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 927.05 (MB), peak = 1008.34 (MB)
#start 4th optimization iteration ...
#    number of violations = 828
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           47        4      188      124       73        0       32      468
#	M2          117       74       88        2        8       43        5      337
#	M3            5        1       11        0        0        5        1       23
#	Totals      169       79      287      126       81       48       38      828
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 928.87 (MB), peak = 1008.34 (MB)
#start 5th optimization iteration ...
#    number of violations = 791
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           52        3      174      115       78        0       33      455
#	M2           90       61      108        0       10       42        5      316
#	M3            3        0       16        0        0        1        0       20
#	Totals      145       64      298      115       88       43       38      791
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 926.80 (MB), peak = 1008.34 (MB)
#start 6th optimization iteration ...
#    number of violations = 819
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           55        0      163      112       86        0       36      452
#	M2          104       69      132        0        5       43        6      359
#	M3            1        0        5        0        0        2        0        8
#	Totals      160       69      300      112       91       45       42      819
#cpu time = 00:00:26, elapsed time = 00:00:26, memory = 949.27 (MB), peak = 1008.34 (MB)
#start 7th optimization iteration ...
#    number of violations = 768
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           51        0      162      133       58        0       29      433
#	M2          118       78       77        0        8       32        4      317
#	M3            1        0        9        0        0        2        6       18
#	Totals      170       78      248      133       66       34       39      768
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 955.35 (MB), peak = 1008.34 (MB)
#start 8th optimization iteration ...
#    number of violations = 796
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           45        0      166      117       80        0       30      438
#	M2          101       64      111        1        7       42        6      332
#	M3            3        2       18        0        0        3        0       26
#	Totals      149       66      295      118       87       45       36      796
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 954.40 (MB), peak = 1008.34 (MB)
#start 9th optimization iteration ...
#    number of violations = 781
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           53        2      168      120       73        0       33      449
#	M2          102       68       96        0        9       40        5      320
#	M3            1        0        8        0        0        3        0       12
#	Totals      156       70      272      120       82       43       38      781
#cpu time = 00:00:27, elapsed time = 00:00:27, memory = 954.79 (MB), peak = 1008.34 (MB)
#start 10th optimization iteration ...
#    number of violations = 774
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           50        1      168      113       72        0       28      432
#	M2           89       66      100        1       12       38        6      312
#	M3            2        1       12        0        0        9        4       28
#	M4            0        0        2        0        0        0        0        2
#	Totals      141       68      282      114       84       47       38      774
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 952.48 (MB), peak = 1008.34 (MB)
#start 11th optimization iteration ...
#    number of violations = 748
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           52        0      163      128       54        0       30      427
#	M2          117       89       75        0        3       28        5      317
#	M3            0        0        4        0        0        0        0        4
#	Totals      169       89      242      128       57       28       35      748
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 982.78 (MB), peak = 1008.34 (MB)
#start 12th optimization iteration ...
#    number of violations = 807
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           60        3      165      110       80        0       32      450
#	M2           93       66      108        0        9       50        6      332
#	M3            0        1       21        0        0        3        0       25
#	Totals      153       70      294      110       89       53       38      807
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 995.19 (MB), peak = 1008.34 (MB)
#start 13th optimization iteration ...
#    number of violations = 719
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           52        3      147      132       59        0       30      423
#	M2          103       81       74        0        3       26        3      290
#	M3            0        0        3        0        0        3        0        6
#	Totals      155       84      224      132       62       29       33      719
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 996.56 (MB), peak = 1008.34 (MB)
#start 14th optimization iteration ...
#    number of violations = 794
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           51        3      172      107       80        0       34      447
#	M2           89       64      103        0       11       39        4      310
#	M3            6        1       23        0        0        7        0       37
#	Totals      146       68      298      107       91       46       38      794
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1007.00 (MB), peak = 1008.46 (MB)
#start 15th optimization iteration ...
#    number of violations = 761
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           46        0      194      122       47        0       28      437
#	M2          110       85       68        1        6       38        4      312
#	M3            0        0        7        0        0        4        1       12
#	Totals      156       85      269      123       53       42       33      761
#cpu time = 00:00:41, elapsed time = 00:00:41, memory = 1006.94 (MB), peak = 1008.46 (MB)
#start 16th optimization iteration ...
#    number of violations = 798
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           47        3      197      114       54        0       31      446
#	M2          112       87       77        2        6       45        8      337
#	M3            1        1        6        0        1        5        0       14
#	M4            0        0        1        0        0        0        0        1
#	Totals      160       91      281      116       61       50       39      798
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 992.02 (MB), peak = 1008.46 (MB)
#start 17th optimization iteration ...
#    number of violations = 748
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           45        2      184      115       55        0       27      428
#	M2          105       79       74        2        3       44        6      313
#	M3            0        1        3        0        0        3        0        7
#	Totals      150       82      261      117       58       47       33      748
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 980.98 (MB), peak = 1008.46 (MB)
#start 18th optimization iteration ...
#    number of violations = 733
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           45        1      182      113       54        0       27      422
#	M2          105       79       76        0        2       43        3      308
#	M3            0        0        2        0        0        1        0        3
#	Totals      150       80      260      113       56       44       30      733
#cpu time = 00:00:46, elapsed time = 00:00:46, memory = 992.59 (MB), peak = 1008.46 (MB)
#start 19th optimization iteration ...
#    number of violations = 741
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           39        1      176      120       52        0       28      416
#	M2          112       78       67        0        5       46        5      313
#	M3            1        0        6        0        0        4        1       12
#	Totals      152       79      249      120       57       50       34      741
#cpu time = 00:00:48, elapsed time = 00:00:49, memory = 999.05 (MB), peak = 1008.46 (MB)
#start 20th optimization iteration ...
#    number of violations = 744
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           42        1      180      119       53        0       28      423
#	M2          111       84       72        1        2       43        4      317
#	M3            0        0        2        0        0        1        0        3
#	M4            0        0        1        0        0        0        0        1
#	Totals      153       85      255      120       55       44       32      744
#cpu time = 00:00:43, elapsed time = 00:00:44, memory = 987.21 (MB), peak = 1008.46 (MB)
#Complete Detail Routing.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 145359 um.
#Total half perimeter of net bounding box = 101764 um.
#Total wire length on LAYER M1 = 308 um.
#Total wire length on LAYER M2 = 44375 um.
#Total wire length on LAYER M3 = 55686 um.
#Total wire length on LAYER M4 = 44991 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 40980
#Total number of multi-cut vias = 130 (  0.3%)
#Total number of single cut vias = 40850 ( 99.7%)
#Up-Via Summary (total 40980):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       19229 ( 99.3%)       130 (  0.7%)      19359
#  Metal 2       17936 (100.0%)         0 (  0.0%)      17936
#  Metal 3        3685 (100.0%)         0 (  0.0%)       3685
#-----------------------------------------------------------
#                40850 ( 99.7%)       130 (  0.3%)      40980 
#
#Total number of DRC violations = 744
#Total number of overlapping instance violations = 1
#Total number of violations on LAYER M1 = 423
#Total number of violations on LAYER M2 = 317
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Cpu time = 00:11:37
#Elapsed time = 00:11:38
#Increased memory = 5.95 (MB)
#Total memory = 879.93 (MB)
#Peak memory = 1008.46 (MB)
#WARNING (NRDR-126) Post-routing optimization is disabled because of too many DRC violations
#
#start routing for process antenna violation fix ...
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           42        1      180      119       53        0       28      423
#	M2          111       84       72        1        2       43        4      317
#	M3            0        0        2        0        0        1        0        3
#	M4            0        0        1        0        0        0        0        1
#	Totals      153       85      255      120       55       44       32      744
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.98 (MB), peak = 1008.46 (MB)
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 145359 um.
#Total half perimeter of net bounding box = 101764 um.
#Total wire length on LAYER M1 = 308 um.
#Total wire length on LAYER M2 = 44375 um.
#Total wire length on LAYER M3 = 55686 um.
#Total wire length on LAYER M4 = 44991 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 40980
#Total number of multi-cut vias = 130 (  0.3%)
#Total number of single cut vias = 40850 ( 99.7%)
#Up-Via Summary (total 40980):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       19229 ( 99.3%)       130 (  0.7%)      19359
#  Metal 2       17936 (100.0%)         0 (  0.0%)      17936
#  Metal 3        3685 (100.0%)         0 (  0.0%)       3685
#-----------------------------------------------------------
#                40850 ( 99.7%)       130 (  0.3%)      40980 
#
#Total number of DRC violations = 744
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 423
#Total number of violations on LAYER M2 = 317
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Fri Mar  7 18:31:59 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 880.99 (MB), peak = 1008.46 (MB)
#
#Start Post Route Wire Spread.
#Done with 2003 horizontal wires in 2 hboxes and 1616 vertical wires in 2 hboxes.
#Complete Post Route Wire Spread.
#
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 146871 um.
#Total half perimeter of net bounding box = 101764 um.
#Total wire length on LAYER M1 = 308 um.
#Total wire length on LAYER M2 = 44746 um.
#Total wire length on LAYER M3 = 56472 um.
#Total wire length on LAYER M4 = 45345 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 40980
#Total number of multi-cut vias = 130 (  0.3%)
#Total number of single cut vias = 40850 ( 99.7%)
#Up-Via Summary (total 40980):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       19229 ( 99.3%)       130 (  0.7%)      19359
#  Metal 2       17936 (100.0%)         0 (  0.0%)      17936
#  Metal 3        3685 (100.0%)         0 (  0.0%)       3685
#-----------------------------------------------------------
#                40850 ( 99.7%)       130 (  0.3%)      40980 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 894.77 (MB), peak = 1008.46 (MB)
#
#Post Route wire spread is done.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 146871 um.
#Total half perimeter of net bounding box = 101764 um.
#Total wire length on LAYER M1 = 308 um.
#Total wire length on LAYER M2 = 44746 um.
#Total wire length on LAYER M3 = 56472 um.
#Total wire length on LAYER M4 = 45345 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 40980
#Total number of multi-cut vias = 130 (  0.3%)
#Total number of single cut vias = 40850 ( 99.7%)
#Up-Via Summary (total 40980):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       19229 ( 99.3%)       130 (  0.7%)      19359
#  Metal 2       17936 (100.0%)         0 (  0.0%)      17936
#  Metal 3        3685 (100.0%)         0 (  0.0%)       3685
#-----------------------------------------------------------
#                40850 ( 99.7%)       130 (  0.3%)      40980 
#
#
#Start DRC checking..
#    number of violations = 755
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           42        0      180      123       53        0       29      427
#	M2          115       87       72        1        2       43        4      324
#	M3            0        0        2        0        0        1        0        3
#	M4            0        0        1        0        0        0        0        1
#	Totals      157       87      255      124       55       44       33      755
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 913.16 (MB), peak = 1008.46 (MB)
#CELL_VIEW sram_160b_w16,init has 755 DRC violations
#Total number of DRC violations = 755
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 427
#Total number of violations on LAYER M2 = 324
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
# Wire spreading introduces 11 DRCs
#
#Start Post Route via swapping..
#    number of violations = 756
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           42        0      180      123       53        0       29      427
#	M2          116       87       72        1        2       43        4      325
#	M3            0        0        2        0        0        1        0        3
#	M4            0        0        1        0        0        0        0        1
#	Totals      158       87      255      124       55       44       33      756
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 880.66 (MB), peak = 1008.46 (MB)
#    number of violations = 748
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           42        0      182      120       53        0       28      425
#	M2          112       85       72        1        2       43        4      319
#	M3            0        0        2        0        0        1        0        3
#	M4            0        0        1        0        0        0        0        1
#	Totals      154       85      257      121       55       44       32      748
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 881.25 (MB), peak = 1008.46 (MB)
#CELL_VIEW sram_160b_w16,init has 748 DRC violations
#Total number of DRC violations = 748
#Total number of overlapping instance violations = 1
#Total number of net violated process antenna rule = 0
#Total number of violations on LAYER M1 = 425
#Total number of violations on LAYER M2 = 319
#Total number of violations on LAYER M3 = 3
#Total number of violations on LAYER M4 = 1
#Total number of violations on LAYER M5 = 0
#Total number of violations on LAYER M6 = 0
#Total number of violations on LAYER M7 = 0
#Total number of violations on LAYER M8 = 0
#Post Route via swapping is done.
#Total number of nets with non-default rule or having extra spacing = 43
#Total wire length = 146871 um.
#Total half perimeter of net bounding box = 101764 um.
#Total wire length on LAYER M1 = 308 um.
#Total wire length on LAYER M2 = 44746 um.
#Total wire length on LAYER M3 = 56472 um.
#Total wire length on LAYER M4 = 45345 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 40980
#Total number of multi-cut vias = 23483 ( 57.3%)
#Total number of single cut vias = 17497 ( 42.7%)
#Up-Via Summary (total 40980):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       16822 ( 86.9%)      2537 ( 13.1%)      19359
#  Metal 2         666 (  3.7%)     17270 ( 96.3%)      17936
#  Metal 3           9 (  0.2%)      3676 ( 99.8%)       3685
#-----------------------------------------------------------
#                17497 ( 42.7%)     23483 ( 57.3%)      40980 
#
#detailRoute Statistics:
#Cpu time = 00:11:54
#Elapsed time = 00:11:55
#Increased memory = 1.23 (MB)
#Total memory = 875.21 (MB)
#Peak memory = 1008.46 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:12:00
#Elapsed time = 00:12:01
#Increased memory = -17.59 (MB)
#Total memory = 863.05 (MB)
#Peak memory = 1008.46 (MB)
#Number of warnings = 2
#Total number of warnings = 139
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  7 18:32:15 2025
#
#routeDesign: cpu time = 00:12:23, elapsed time = 00:12:24, memory = 863.05 (MB), peak = 1008.46 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-3442          1  The version of the capacitance table fil...
WARNING   IMPEXT-3493          1  The design extraction status has been re...
*** Message Summary: 2 warning(s), 0 error(s)

<CMD> setExtractRCMode -engine postRoute
<CMD> extractRC
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_160b_w16' of instances=15496 and nets=4792 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18081_ieng6-ece-16.ucsd.edu_nbalasubramanian_8lNluZ/sram_160b_w16_18081_7yMAWk.rcdb.d  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	13 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1071.0M)
Extracted 10.0031% (CPU Time= 0:00:00.2  MEM= 1134.1M)
Extracted 20.003% (CPU Time= 0:00:00.2  MEM= 1134.1M)
Extracted 30.0028% (CPU Time= 0:00:00.3  MEM= 1134.1M)
Extracted 40.0026% (CPU Time= 0:00:00.3  MEM= 1134.1M)
Extracted 50.0025% (CPU Time= 0:00:00.3  MEM= 1134.1M)
Extracted 60.0023% (CPU Time= 0:00:00.4  MEM= 1134.1M)
Extracted 70.0021% (CPU Time= 0:00:00.4  MEM= 1134.1M)
Extracted 80.002% (CPU Time= 0:00:00.5  MEM= 1134.1M)
Extracted 90.0018% (CPU Time= 0:00:00.6  MEM= 1134.1M)
Extracted 100% (CPU Time= 0:00:00.8  MEM= 1138.1M)
Number of Extracted Resistors     : 107686
Number of Extracted Ground Cap.   : 105914
Number of Extracted Coupling Cap. : 193696
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	13 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1102.0M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.1  Real Time: 0:00:02.0  MEM: 1102.043M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> optDesign -postRoute -setup -hold
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
WC_VIEW BC_VIEW
Switching SI Aware to true by default in postroute mode   
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain. To avoid this message, review the floorplan, msv setting, the library setting or set manualy those cells as dont_use.
	Cell FILL1_LL, site bcore.
	Cell FILL_NW_HH, site bcore.
	Cell FILL_NW_LL, site bcore.
	Cell GFILL, site gacore.
	Cell GFILL10, site gacore.
	Cell GFILL2, site gacore.
	Cell GFILL3, site gacore.
	Cell GFILL4, site gacore.
	Cell LVLLHCD1, site bcore.
	Cell LVLLHCD2, site bcore.
	Cell LVLLHCD4, site bcore.
	Cell LVLLHCD8, site bcore.
	Cell LVLLHD1, site bcore.
	Cell LVLLHD2, site bcore.
	Cell LVLLHD4, site bcore.
	Cell LVLLHD8, site bcore.
.
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1093.1M, totSessionCpu=0:18:06 **
#Created 847 library cell signatures
#Created 4792 NETS and 0 SPECIALNETS signatures
#Created 15497 instance signatures
#Build design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.52 (MB), peak = 1008.46 (MB)
#Save design signature : cpu time = 00:00:00, elapsed time = 00:00:00, memory = 882.52 (MB), peak = 1008.46 (MB)
Begin checking placement ... (start mem=1093.1M, init mem=1093.1M)
Overlapping with other instance:	10180
Orientation Violation:	7579
Placement Blockage Violation:	19
*info: Placed = 15496          (Fixed = 42)
*info: Unplaced = 0           
Placement Density:100.12%(57767/57695)
Finished checkPlace (cpu: total=0:00:00.2, vio checks=0:00:00.0; mem=1093.1M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
**INFO: setOptMode -powerEffort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
WC_VIEW BC_VIEW
-powerEffort high                          # enums={none low high}, default=none, user setting
-leakageToDynamicRatio 0.5                 # float, default=1, user setting
-setupDynamicPowerViewAsDefaultView false
                                           # bool, default=false, private
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton

**WARN: (IMPOPT-3663):	Power view is not set. First setup analysis view (WC_VIEW) will be treated as power view and VT partitioning will be done on basis of leakage specified in this view. If this is incorrect, specify correct power view via command "set_power_analysis_mode -analysis_view <view_name>".

Type 'man IMPOPT-3663' for more detail.

Power view               = WC_VIEW
Number of VT partitions  = 2
Standard cells in design = 811
Instances in design      = 4623

Instance distribution across the VT partitions:

 LVT : inst = 1463 (31.6%), cells = 335 (41%)
   Lib tcbn65gpluswc        : inst = 1463 (31.6%)

 HVT : inst = 3160 (68.4%), cells = 457 (56%)
   Lib tcbn65gpluswc        : inst = 3160 (68.4%)

Reporting took 0 sec
**WARN: (IMPEXT-3518):	The lower process node is set (using command 'setDesignMode') but the technology file for TQRC extraction not specified. Therefore, going for postRoute (effortLevel low) extraction instead of recommended extractor 'TQRC' for lower nodes. Use command 'set_analysis_view/update_rc_corner' to specify the technology file for TQRC extraction to take place.
Extraction called for design 'sram_160b_w16' of instances=15496 and nets=4792 using extraction engine 'postRoute' at effort level 'low' .
PostRoute (effortLevel low) RC Extraction called for design sram_160b_w16.
RC Extraction called in multi-corner(2) mode.
**WARN: (IMPEXT-3442):	The version of the capacitance table file being used is obsolete and is no longer recommended. For improved accuracy, generate the capacitance table file using the generateCapTbl command.
Process corner(s) are loaded.
 Corner: Cmax
 Corner: Cmin
extractDetailRC Option : -outfile /tmp/innovus_temp_18081_ieng6-ece-16.ucsd.edu_nbalasubramanian_8lNluZ/sram_160b_w16_18081_7yMAWk.rcdb.d -maxResLength 200  -extended
RC Mode: PostRoute -effortLevel low [Extended CapTable, LEF Resistances]
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Coupling Cap. Scaling Factor : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-3082):	13 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1085.1M)
Extracted 10.0031% (CPU Time= 0:00:00.2  MEM= 1135.2M)
Extracted 20.003% (CPU Time= 0:00:00.2  MEM= 1135.2M)
Extracted 30.0028% (CPU Time= 0:00:00.3  MEM= 1135.2M)
Extracted 40.0026% (CPU Time= 0:00:00.3  MEM= 1135.2M)
Extracted 50.0025% (CPU Time= 0:00:00.4  MEM= 1135.2M)
Extracted 60.0023% (CPU Time= 0:00:00.4  MEM= 1135.2M)
Extracted 70.0021% (CPU Time= 0:00:00.5  MEM= 1135.2M)
Extracted 80.002% (CPU Time= 0:00:00.5  MEM= 1135.2M)
Extracted 90.0018% (CPU Time= 0:00:00.6  MEM= 1135.2M)
Extracted 100% (CPU Time= 0:00:00.9  MEM= 1139.2M)
Number of Extracted Resistors     : 107686
Number of Extracted Ground Cap.   : 105914
Number of Extracted Coupling Cap. : 193696
Filtering XCap in 'relativeAndCoupling' mode using values coupling_c_threshold=0.1fF, relative_c_threshold=1, and total_c_threshold=0fF.
 Corner: Cmax
 Corner: Cmin
**WARN: (IMPEXT-3082):	13 nets will be ignored in postRoute effortLevel low Extraction. The names of nets are saved in sram_160b_w16.opennet. Check if these nets are either open, or have polygons or other shapes that are not supported by postRoute effortLevel low extraction engine. You can use Quantus QRC extraction to extract the parasitics of these nets. Use 'verifyConnectivity' command to determine the physical openness of these nets.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 1119.2M)
PostRoute (effortLevel low) RC Extraction DONE (CPU Time: 0:00:01.2  Real Time: 0:00:01.0  MEM: 1119.176M)
Initializing multi-corner capacitance tables ... 
Initializing multi-corner resistance tables ...
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI Off 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
End delay calculation. (MEM=0 CPU=0:00:00.7 REAL=0:00:01.0)
*** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:02.2 mem=0.0M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:00:02.2 mem=0.0M ***

_______________________________________________________________________
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4792,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=1219.24 CPU=0:00:01.3 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_18081_ieng6-ece-16.ucsd.edu_nbalasubramanian_8lNluZ/.AAE_r5Qlno/.AAE_18081/waveform.data...
*** CDM Built up (cpu=0:00:01.5  real=0:00:01.0  mem= 1219.2M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate early delays in OCV mode...
Calculate late delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4792,  10.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=1195.28 CPU=0:00:00.6 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1195.3M) ***
*** Done Building Timing Graph (cpu=0:00:02.8 real=0:00:02.0 totSessionCpu=0:18:13 mem=1195.3M)
** Profile ** Start :  cpu=0:00:00.0, mem=1195.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1195.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1195.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1195.3M

------------------------------------------------------------
     Initial SI Timing Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.205  |   N/A   | -0.205  |
|           TNS (ns):| -19.290 |   N/A   | -19.290 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.922%
       (100.124% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
**optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1107.0M, totSessionCpu=0:18:13 **
Setting latch borrow mode to budget during optimization.
Glitch fixing enabled
<optDesign CMD> fixdrv  all VT Cells
Leakage Power Opt: re-selecting buf/inv list 
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
**INFO: Start fixing DRV (Mem = 1173.77M) ...
**INFO: Options = -postRoute -maxCap -maxTran -maxFanout -noSensitivity -backward -maxIter 1
**INFO: Start fixing DRV iteration 1 ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
Info: 43 clock nets excluded from IPO operation.
DRV pessimism of 5.00% is used.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|      max-tran     |      max-cap      |     max-fanout    |     max-length    |       glitch      |       |           |           |           |         |            |           |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  nets   |  terms  |  WNS  |  #Buffer  | #Inverter |  #Resize  | Density |    Real    |    Mem    |
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.20 |          0|          0|          0|  100.12 |            |           |
|     0   |     0   |     0   |      0  |     0   |     0   |     0   |     0   |     0   |     0   | -0.20 |          0|          0|          0|  100.12 |   0:00:00.0|    1378.3M|
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=1378.3M) ***

drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1248.6M, totSessionCpu=0:18:17 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:03, Mem = 1248.62M).
Leakage Power Opt: resetting the buf/inv selection
** Profile ** Start :  cpu=0:00:00.0, mem=1248.6M
** Profile ** Other data :  cpu=0:00:00.0, mem=1248.6M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1258.6M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1258.6M

------------------------------------------------------------
     SI Timing Summary (cpu=0.05min real=0.05min mem=1248.6M)                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.205  |   N/A   | -0.205  |
|           TNS (ns):| -19.290 |   N/A   | -19.290 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 51.922%
       (100.124% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1258.6M
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 1248.6M, totSessionCpu=0:18:17 **
*** Timing NOT met, worst failing slack is -0.205
*** Check timing (0:00:00.0)
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in WNS mode
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.205 TNS Slack -19.290 Density 100.12
Optimizer WNS Pass 0
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.205|   -0.205| -19.290|  -19.290|   100.12%|   0:00:00.0| 1315.4M|   WC_VIEW|  default| Q[148]               |
|  -0.148|   -0.148| -18.910|  -18.910|   100.15%|   0:00:05.0| 1377.1M|   WC_VIEW|  default| Q[8]                 |
|  -0.148|   -0.148| -18.809|  -18.809|   100.15%|   0:00:01.0| 1377.1M|   WC_VIEW|  default| Q[8]                 |
|  -0.144|   -0.144| -18.801|  -18.801|   100.15%|   0:00:00.0| 1377.1M|   WC_VIEW|  default| Q[11]                |
|  -0.144|   -0.144| -18.519|  -18.519|   100.15%|   0:00:03.0| 1377.1M|   WC_VIEW|  default| Q[11]                |
|  -0.144|   -0.144| -18.377|  -18.377|   100.15%|   0:00:00.0| 1377.1M|   WC_VIEW|  default| Q[11]                |
|  -0.144|   -0.144| -18.338|  -18.338|   100.15%|   0:00:01.0| 1377.1M|   WC_VIEW|  default| Q[11]                |
|  -0.140|   -0.140| -18.258|  -18.258|   100.15%|   0:00:00.0| 1377.1M|   WC_VIEW|  default| Q[8]                 |
|  -0.140|   -0.140| -18.132|  -18.132|   100.15%|   0:00:01.0| 1377.1M|   WC_VIEW|  default| Q[8]                 |
|  -0.140|   -0.140| -18.114|  -18.114|   100.15%|   0:00:00.0| 1377.1M|   WC_VIEW|  default| Q[8]                 |
|  -0.135|   -0.135| -18.110|  -18.110|   100.15%|   0:00:01.0| 1396.2M|   WC_VIEW|  default| Q[11]                |
|  -0.135|   -0.135| -17.790|  -17.790|   100.16%|   0:00:01.0| 1396.2M|   WC_VIEW|  default| Q[11]                |
|  -0.135|   -0.135| -17.783|  -17.783|   100.16%|   0:00:00.0| 1396.2M|   WC_VIEW|  default| Q[11]                |
|  -0.138|   -0.138| -17.537|  -17.537|   100.22%|   0:00:03.0| 1396.2M|   WC_VIEW|  default| Q[129]               |
|  -0.138|   -0.138| -17.582|  -17.582|   100.23%|   0:00:01.0| 1415.3M|   WC_VIEW|  default| Q[11]                |
|  -0.138|   -0.138| -17.570|  -17.570|   100.23%|   0:00:00.0| 1415.3M|   WC_VIEW|  default| Q[11]                |
|  -0.138|   -0.138| -17.545|  -17.545|   100.25%|   0:00:00.0| 1415.3M|   WC_VIEW|  default| Q[11]                |
|  -0.138|   -0.138| -17.545|  -17.545|   100.25%|   0:00:00.0| 1415.3M|   WC_VIEW|  default| Q[11]                |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:16.9 real=0:00:17.0 mem=1415.3M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:16.9 real=0:00:17.0 mem=1415.3M) ***
** GigaOpt Optimizer WNS Slack -0.138 TNS Slack -17.545 Density 100.25
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 46 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:17.1 real=0:00:17.0 mem=1415.3M) ***
*** Starting refinePlace (0:18:38 mem=1388.2M) ***
**ERROR: (IMPSP-2002):	Density too high (100.2%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1388.2MB
*** Finished refinePlace (0:18:38 mem=1388.2M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in WNS mode
**INFO: Num dontuse cells 97, Num usable cells 750
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 97, Num usable cells 750
Begin: GigaOpt Optimization in TNS mode
Info: 43 clock nets excluded from IPO operation.
*info: 43 clock nets excluded
*info: 2 special nets excluded.
*info: 2 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack -0.138 TNS Slack -17.569 Density 100.25
Optimizer TNS Opt
Active Path Group: default 
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.138|   -0.138| -17.569|  -17.569|   100.25%|   0:00:00.0| 1331.6M|   WC_VIEW|  default| Q[11]                |
|  -0.147|   -0.147| -17.624|  -17.624|   100.33%|   0:00:12.0| 1371.5M|   WC_VIEW|  default| Q[97]                |
|  -0.147|   -0.147| -17.634|  -17.634|   100.37%|   0:00:04.0| 1371.5M|   WC_VIEW|  default| Q[123]               |
|  -0.147|   -0.147| -17.633|  -17.633|   100.38%|   0:00:00.0| 1371.5M|   WC_VIEW|  default| Q[27]                |
|  -0.147|   -0.147| -17.633|  -17.633|   100.38%|   0:00:00.0| 1371.5M|   WC_VIEW|  default| Q[105]               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish Core Optimize Step (cpu=0:00:15.7 real=0:00:16.0 mem=1371.5M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:15.8 real=0:00:16.0 mem=1371.5M) ***
** GigaOpt Optimizer WNS Slack -0.147 TNS Slack -17.633 Density 100.38
Update Timing Windows (Threshold 0.014) ...
Re Calculate Delays on 14 Nets

*** Finish Post Route Setup Fixing (cpu=0:00:15.9 real=0:00:16.0 mem=1371.5M) ***
*** Starting refinePlace (0:18:58 mem=1344.4M) ***
**ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1344.4MB
*** Finished refinePlace (0:18:58 mem=1344.4M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
End: GigaOpt Optimization in TNS mode
** Profile ** Start :  cpu=0:00:00.0, mem=1199.8M
** Profile ** Other data :  cpu=0:00:00.0, mem=1199.8M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1207.8M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1207.8M

------------------------------------------------------------
        Before Power Reclaim                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.147  |   N/A   | -0.147  |
|           TNS (ns):| -17.633 |   N/A   | -17.633 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.174%
       (100.376% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1207.8M
Info: 43 clock nets excluded from IPO operation.
WC_VIEW BC_VIEW

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD

Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.55MB/986.55MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.55MB/986.55MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.55MB/986.55MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 18:33:10 (2025-Mar-08 02:33:10 GMT)
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 10%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 20%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 30%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 40%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 50%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 60%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 70%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 80%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 90%

Finished Levelizing
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT)

Starting Activity Propagation
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT)
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.55MB/986.55MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT)
 ... Calculating switching power
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 10%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 20%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 30%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 40%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 60%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 70%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 80%
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT): 90%

Finished Calculating power
2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.56MB/986.56MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.56MB/986.56MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=986.56MB/986.56MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:33:11 (2025-Mar-08 02:33:11 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.91759582 	   80.6673%
Total Switching Power:       4.66739335 	   17.9995%
Total Leakage Power:         0.34571647 	    1.3332%
Total Power:                25.93070587
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.32      0.4145      0.1478       19.89       76.69
Macro                                  0           0      0.1319      0.1319      0.5085
IO                                     0           0           0           0           0
Combinational                     0.4813      0.9045     0.05874       1.445       5.571
Clock (Combinational)              1.112       3.348    0.007311       4.468       17.23
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.92       4.667      0.3457       25.93         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.92       4.667      0.3457       25.93         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.112       3.348    0.007311       4.468       17.23
-----------------------------------------------------------------------------------------
Total                              1.112       3.348    0.007311       4.468       17.23
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L2_28 (CKBD16): 	    0.1428
* 		Highest Leakage Power:            FE_OFC118_N123 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.32103e-11 F
* 		Total instances in design: 15502
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10873
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=986.56MB/986.56MB)

Begin: Power Optimization
Reclaim Optimization WNS Slack -0.147  TNS Slack -17.633 Density 100.38
+----------+---------+--------+--------+------------+--------+
| Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+----------+---------+--------+--------+------------+--------+
|   100.38%|        -|  -0.147| -17.633|   0:00:00.0| 1483.6M|
|   100.37%|       19|  -0.147| -17.577|   0:00:05.0| 1483.6M|
+----------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack -0.147  TNS Slack -17.577 Density 100.37
** Finished Core Power Optimization (cpu = 0:00:04.5) (real = 0:00:05.0) **
*** Starting refinePlace (0:19:03 mem=1447.0M) ***
**ERROR: (IMPSP-2002):	Density too high (100.4%), stopping detail placement.
Type 'man IMPSP-2002' for more detail.
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1447.0MB
*** Finished refinePlace (0:19:03 mem=1447.0M) ***
**ERROR: (IMPSP-9022):	Command 'refinePlace' completed with some error(s).
Running setup recovery post routing.
**optDesign ... cpu = 0:00:57, real = 0:00:58, mem = 1210.3M, totSessionCpu=0:19:04 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin (100)
*** Finish setup-recovery (cpu=0:00:00, real=0:00:00, mem=1210.31M, totSessionCpu=0:19:04 .
**optDesign ... cpu = 0:00:57, real = 0:00:58, mem = 1210.3M, totSessionCpu=0:19:04 **

Info: 43 clock nets excluded from IPO operation.
Info: 43 clock nets excluded from IPO operation.
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density  |    Real    |  Mem   |Worst View|Pathgroup|      End Point       |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+
|  -0.147|   -0.147| -17.577|  -17.577|   100.37%|   0:00:00.0| 1345.9M|   WC_VIEW|  default| Q[105]               |
+--------+---------+--------+---------+----------+------------+--------+----------+---------+----------------------+

*** Finish post-Route Optimize Step (cpu=0:00:00.1 real=0:00:00.0 mem=1345.9M) ***

*** Finish post-Route Setup Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=1345.9M) ***

Begin Power Analysis

    0.00V	    VSS
    0.90V	    VDD
Begin Processing Timing Library for Power Calculation

Begin Processing Timing Library for Power Calculation



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.80MB/1002.80MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.80MB/1002.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.80MB/1002.80MB)

Begin Processing Signal Activity


Starting Levelizing
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT)
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 10%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 20%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 30%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 40%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 50%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 60%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 70%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 80%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 90%

Finished Levelizing
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT)

Starting Activity Propagation
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT)
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 10%

Finished Activity Propagation
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.80MB/1002.80MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      # of MSMV cell(s) missing power_level: 0
      ----------------------------------------------------------



Starting Calculating power
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT)
 ... Calculating switching power
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 10%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 20%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 30%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 40%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 50%
 ... Calculating internal and leakage power
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 60%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 70%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 80%
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT): 90%

Finished Calculating power
2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT)
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.80MB/1002.80MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.80MB/1002.80MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total)=1002.80MB/1002.80MB)

Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 15.23-s045_1 (64bit) 04/22/2016 12:32 (Linux 2.6.18-194.el5)
*	
*
* 	Date & Time:	2025-Mar-07 18:33:19 (2025-Mar-08 02:33:19 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: sram_160b_w16
*
*	Liberty Libraries used:
*	        WC_VIEW: /home/linux/ieng6/ee260bwi25/public/PDKdata/lib/tcbn65gpluswc.lib
*
*	Power Domain used:
*		Rail:        VDD 	Voltage:        0.9
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------


Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:       20.91773770 	   80.6704%
Total Switching Power:       4.66660156 	   17.9970%
Total Leakage Power:         0.34553029 	    1.3326%
Total Power:                25.92986980
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                         19.33      0.4144      0.1478       19.89        76.7
Macro                                  0           0      0.1319      0.1319      0.5085
IO                                     0           0           0           0           0
Combinational                     0.4805      0.9038     0.05855       1.443       5.564
Clock (Combinational)              1.112       3.348    0.007311       4.468       17.23
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                              20.92       4.667      0.3455       25.93         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
VDD                       0.9      20.92       4.667      0.3455       25.93         100


Clock                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
clk                                1.112       3.348    0.007311       4.468       17.23
-----------------------------------------------------------------------------------------
Total                              1.112       3.348    0.007311       4.468       17.23
-----------------------------------------------------------------------------------------
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
* 		Highest Average Power:  CTS_ccl_BUF_clk_G0_L2_28 (CKBD16): 	    0.1428
* 		Highest Leakage Power:            FE_OFC118_N123 (BUFFD16): 	 0.0002562
* 		Total Cap: 	3.31951e-11 F
* 		Total instances in design: 15502
* 		Total instances in design with no power:     0
*                Total instances in design with no activty:     0

* 		Total Fillers and Decap: 10873
-----------------------------------------------------------------------------------------
 
Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total)=1002.80MB/1002.80MB)

*** Finished Leakage Power Optimization (cpu=0:00:08, real=0:00:09, mem=1210.31M, totSessionCpu=0:19:07).
**ERROR: (IMPOPT-310):	Design density (100.37%) exceeds/equals limit (95.00%).
GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
**INFO: Num dontuse cells 396, Num usable cells 451
optDesignOneStep: Leakage Power Flow
**INFO: Num dontuse cells 396, Num usable cells 451
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:19:08 mem=1210.3M ***
**INFO: Starting Blocking QThread with 1 CPU
   ____________________________________________________________________
__/ message from Blocking QThread
Latch borrow mode reset to max_borrow
Starting SI iteration 1 using Infinite Timing Windows
Begin IPO call back ...
End IPO call back ...
#################################################################################
# Design Stage: PostRoute
# Design Name: sram_160b_w16
# Design Mode: 65nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
*** Calculating scaling factor for BC_LIB libraries using the default operating condition of each library.
AAE_INFO-618: Total number of nets in the design is 4798,  98.5 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:01.1 REAL=0:00:01.0)
Save waveform /tmp/innovus_temp_18081_ieng6-ece-16.ucsd.edu_nbalasubramanian_8lNluZ/.AAE_r5Qlno/.AAE_18081/waveform.data...
*** CDM Built up (cpu=0:00:01.3  real=0:00:02.0  mem= 0.0M) ***
Add other clocks and setupCteToAAEClockMapping during iter 1

Executing IPO callback for view pruning ..
Starting SI iteration 2
AAE_INFO: 1 threads acquired from CTE.
Calculate late delays in OCV mode...
Calculate early delays in OCV mode...
AAE_INFO-618: Total number of nets in the design is 4798,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=0 CPU=0:00:00.0 REAL=0:00:00.0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 0.0M) ***
*** Done Building Timing Graph (cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:00:04.2 mem=0.0M)
Done building cte hold timing graph (fixHold) cpu=0:00:02.2 real=0:00:02.0 totSessionCpu=0:00:04.2 mem=0.0M ***
** Profile ** Start :  cpu=0:00:00.0, mem=0.0M
** Profile ** Overall slacks :  cpu=0:00:00.0, mem=0.0M
Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.3 real=0:00:02.0 totSessionCpu=0:00:04.3 mem=0.0M ***
Timing Data dump into file /tmp/innovus_temp_18081_ieng6-ece-16.ucsd.edu_nbalasubramanian_8lNluZ/coe_eosdata_hGaMLc/BC_VIEW.twf, for view: BC_VIEW 
	 Dumping view 1 BC_VIEW 

_______________________________________________________________________
Done building cte setup timing graph (fixHold) cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:19:10 mem=1210.3M ***
** Profile ** Start :  cpu=0:00:00.0, mem=1210.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1218.3M
Loading timing data from /tmp/innovus_temp_18081_ieng6-ece-16.ucsd.edu_nbalasubramanian_8lNluZ/coe_eosdata_hGaMLc/BC_VIEW.twf 
	 Loading view 1 BC_VIEW 
** Profile ** Start :  cpu=0:00:00.0, mem=1218.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1218.3M
** Profile ** DRVs :  cpu=0:00:00.0, mem=1218.3M

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW
Hold  views included:
 BC_VIEW

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.147  |   N/A   | -0.147  |
|           TNS (ns):| -17.577 |   N/A   | -17.577 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.000  |   N/A   |  0.000  |
|           TNS (ns):|  0.000  |   N/A   |  0.000  |
|    Violating Paths:|    0    |   N/A   |    0    |
|          All Paths:|    0    |   N/A   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.165%
       (100.368% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------

*Info: minBufDelay = 55.1 ps, libStdDelay = 14.2 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: WC_VIEW
**optDesign ... cpu = 0:01:04, real = 0:01:06, mem = 1205.1M, totSessionCpu=0:19:11 **
*info: Run optDesign holdfix with 1 thread.
Info: 43 clock nets excluded from IPO operation.
*** Hold timing is met. Hold fixing is not needed 
Default Rule : ""
Non Default Rules :
Worst Slack : 214748.365 ns
Total 0 nets layer assigned (1.0).
GigaOpt: setting up router preferences
        design wns: 214748.3647
        slack threshold: 214749.7847
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)
Default Rule : ""
Non Default Rules :
Worst Slack : -0.147 ns
Total 0 nets layer assigned (0.1).
GigaOpt: setting up router preferences
        design wns: -0.1471
        slack threshold: 1.2729
GigaOpt: 20 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) MinLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 142 (3.0%)
** Profile ** Start :  cpu=0:00:00.0, mem=1262.3M
** Profile ** Other data :  cpu=0:00:00.0, mem=1262.3M
** Profile ** Overall slacks :  cpu=0:00:00.1, mem=1262.3M
** Profile ** DRVs :  cpu=0:00:00.1, mem=1262.3M

------------------------------------------------------------
        Pre-ecoRoute Summary                             
------------------------------------------------------------

Setup views included:
 WC_VIEW 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.147  |   N/A   | -0.147  |
|           TNS (ns):| -17.577 |   N/A   | -17.577 |
|    Violating Paths:|   160   |   N/A   |   160   |
|          All Paths:|  5288   |   N/A   |  5288   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 52.165%
       (100.368% with Fillers)
Total number of glitch violations: 0
------------------------------------------------------------
** Profile ** Report data :  cpu=0:00:00.0, mem=1262.3M
**optDesign ... cpu = 0:01:07, real = 0:01:08, mem = 1176.9M, totSessionCpu=0:19:13 **
-routeWithEco false                      # bool, default=false
-routeWithEco true                       # bool, default=false, user setting
-routeSelectedNetOnly false              # bool, default=false, user setting
-routeWithTimingDriven true              # bool, default=false, user setting
-routeWithTimingDriven false             # bool, default=false, user setting
-routeWithSiDriven true                  # bool, default=false, user setting
-routeWithSiDriven false                 # bool, default=false, user setting

globalDetailRoute

#setNanoRouteMode -drouteAutoStop true
#setNanoRouteMode -drouteFixAntenna true
#setNanoRouteMode -routeSelectedNetOnly false
#setNanoRouteMode -routeTopRoutingLayer 4
#setNanoRouteMode -routeWithEco true
#setNanoRouteMode -routeWithSiDriven false
#setNanoRouteMode -routeWithTimingDriven false
#Start globalDetailRoute on Fri Mar  7 18:33:26 2025
#
#WARNING (NRDB-682) Connectivity is broken at PIN B1 of INST U2753 connects to NET FE_OCPN313_n2250 at location ( 183.900 146.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OCPN313_n2250 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3211 connects to NET FE_OFN294_n1694 at location ( 148.300 38.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN294_n1694 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN Z of INST FE_OFC288_n1694 connects to NET FE_OFN288_n1694 at location ( 120.700 102.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN288_n1694 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3629 connects to NET FE_OFN283_n2244 at location ( 206.700 18.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN283_n2244 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2884 connects to NET FE_OFN269_n2249 at location ( 130.300 104.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3517 connects to NET FE_OFN269_n2249 at location ( 64.700 99.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2070 connects to NET FE_OFN269_n2249 at location ( 132.300 190.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2919 connects to NET FE_OFN269_n2249 at location ( 132.300 183.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN269_n2249 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN I of INST FE_OFC270_n2249 connects to NET FE_OFN268_n2249 at location ( 144.700 48.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN268_n2249 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2436 connects to NET FE_OFN258_n2784 at location ( 35.300 196.400 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN258_n2784 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2849 connects to NET FE_OFN257_n2784 at location ( 206.700 208.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2064 connects to NET FE_OFN257_n2784 at location ( 162.300 172.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3088 connects to NET FE_OFN257_n2784 at location ( 222.700 149.370 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3620 connects to NET FE_OFN257_n2784 at location ( 222.700 140.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3080 connects to NET FE_OFN257_n2784 at location ( 225.500 100.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3017 connects to NET FE_OFN257_n2784 at location ( 226.300 82.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3666 connects to NET FE_OFN257_n2784 at location ( 226.300 57.600 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3709 connects to NET FE_OFN257_n2784 at location ( 226.300 64.800 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN257_n2784 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U3265 connects to NET FE_OFN254_n2784 at location ( 105.900 135.000 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (NRIG-44) Imported NET FE_OFN254_n2784 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRDB-682) Connectivity is broken at PIN A1 of INST U2664 connects to NET FE_OFN253_n2784 at location ( 136.100 169.200 ) on LAYER M1. The location is not inside the pin geometry extraction.
#WARNING (EMS-27) Message (NRDB-682) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIG-44) Imported NET FE_OFN253_n2784 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN244_n3197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN243_n3197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN242_n3197 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN228_n2892 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN227_n2892 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN226_n2892 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN199_n1694 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN142_n3075 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN141_n3075 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (NRIG-44) Imported NET FE_OFN137_n3361 has LVS problem. The integrity of the wires will be checked. NanoRoute will continue. Check the net for FIXED or misaligned routing connections. If necessary, skip this net or delete the net routing.
#WARNING (EMS-27) Message (NRIG-44) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#NanoRoute Version 15.23-s045_1 NR160414-1105/15_23-UB
#Loading the last recorded routing design signature
#Created 6 NETS and 0 SPECIALNETS new signatures
#Summary of the placement changes since last routing:
#  Number of instances added (including moved) = 55
#  Number of instances deleted (including moved) = 530
#  Number of instances resized = 223
#  Number of instances with pin swaps = 2
#  Total number of placement changes (moved instances are counted twice) = 808
#Start routing data preparation.
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.100.
#Voltage range [0.000 - 0.000] has 1 net.
#Voltage range [0.900 - 1.100] has 1 net.
#Voltage range [0.000 - 1.100] has 4796 nets.
# M1           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.185
# M2           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M3           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M4           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M5           H   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M6           V   Track-Pitch = 0.200    Line-2-Via Pitch = 0.200
# M7           H   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
# M8           V   Track-Pitch = 0.800    Line-2-Via Pitch = 0.800
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_11 memory1_reg_148_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_12 FE_OFC110_n2083. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_12 FE_OFC229_n2562. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_14 U2879. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_16 memory5_reg_84_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_19 U2649. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_20 U2678. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_20 U2679. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_21 FILLER_8774. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_23 memory4_reg_61_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_23 memory2_reg_61_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_24 memory12_reg_65_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_25 U2955. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_27 FE_OFC293_n1694. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_27 U3615. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_28 FILLER_5298. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_3 FILLER_3026. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_30 U2825. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_31 memory3_reg_32_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (NRDB-2111) Found overlapping instances CTS_ccl_BUF_clk_G0_L2_32 memory6_reg_31_. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
#Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
#WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-2110) Found 6750 overlapping core instances, this may cause problems with pin access and increase routing run-time.
#142/4796 = 2% of signal nets have been set as priority nets
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer M2's pitch = 0.200.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.00 (MB), peak = 1089.64 (MB)
#Merging special wires...
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 184.400 146.000 ) on M1 for NET FE_OCPN313_n2250. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 147.600 95.815 ) on M1 for NET FE_OFN107_n3197. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 224.800 64.800 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 225.800 57.600 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 221.800 140.400 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 36.200 122.400 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 81.000 154.800 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 40.200 169.200 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 103.400 133.200 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 223.800 146.000 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 225.400 99.200 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 224.800 82.800 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 206.200 208.800 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 135.600 169.200 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 36.600 151.200 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 34.800 196.400 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 112.000 182.000 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 161.800 172.800 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN B1 at ( 61.200 131.600 ) on M1 for NET FE_OFN110_n2083. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (NRDB-1005) Cannot establish connection to PIN I at ( 41.100 120.880 ) on M1 for NET FE_OFN112_n3362. The NET is considered partially routed. Visually verify wiring at the specified location as the wire/via origin may not touch the PIN. This NET will be rerouted with same or different wiring.
#WARNING (EMS-27) Message (NRDB-1005) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET FE_OFN137_n3361. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET n2221. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#WARNING (NRDB-874) There is 1 dangling wire/via in the fully routed NET n2778. NanoRoute will delete the dangling wires/vias that are not of FIXED status.
#
#Connectivity extraction summary:
#883 routed nets are extracted.
#    343 (7.15%) extracted nets are partially routed.
#3912 routed nets are imported.
#1 (0.02%) nets are without wires.
#2 nets are fixed|skipped|trivial (not extracted).
#Total number of nets = 4798.
#
#Found 0 nets for post-route si or timing fixing.
#Number of eco nets is 343
#
#Start data preparation...
#
#Data preparation is done on Fri Mar  7 18:33:27 2025
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  7 18:33:27 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  Metal 1        H        1206           0        6480    97.04%
#  Metal 2        V        1215           0        6480     0.00%
#  Metal 3        H        1206           0        6480     0.00%
#  Metal 4        V        1187          28        6480     0.00%
#  --------------------------------------------------------------
#  Total                   4814       0.58%  25920    24.26%
#
#  63 nets (1.31%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 949.11 (MB), peak = 1089.64 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 950.54 (MB), peak = 1089.64 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 955.16 (MB), peak = 1089.64 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 4796.
#Total number of nets in the design = 4798.
#
#343 routable nets have only global wires.
#4453 routable nets have only detail routed wires.
#5 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#58 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
#
#Routed nets constraints summary:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                  5             338  
#------------------------------------------------
#        Total                  5             338  
#------------------------------------------------
#
#Routing constraints summary of the whole design:
#------------------------------------------------
#        Rules   Pref Extra Space   Unconstrained  
#------------------------------------------------
#      Default                 63            4733  
#------------------------------------------------
#        Total                 63            4733  
#------------------------------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#   Metal 4      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total number of nets with non-default rule or having extra spacing = 63
#Total wire length = 146994 um.
#Total half perimeter of net bounding box = 101945 um.
#Total wire length on LAYER M1 = 288 um.
#Total wire length on LAYER M2 = 44875 um.
#Total wire length on LAYER M3 = 56492 um.
#Total wire length on LAYER M4 = 45338 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 40924
#Total number of multi-cut vias = 23406 ( 57.2%)
#Total number of single cut vias = 17518 ( 42.8%)
#Up-Via Summary (total 40924):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       16802 ( 86.9%)      2528 ( 13.1%)      19330
#  Metal 2         706 (  3.9%)     17207 ( 96.1%)      17913
#  Metal 3          10 (  0.3%)      3671 ( 99.7%)       3681
#-----------------------------------------------------------
#                17518 ( 42.8%)     23406 ( 57.2%)      40924 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 955.33 (MB), peak = 1089.64 (MB)
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 949.79 (MB), peak = 1089.64 (MB)
#Start Track Assignment.
#Done with 28 horizontal wires in 1 hboxes and 58 vertical wires in 1 hboxes.
#Done with 3 horizontal wires in 1 hboxes and 3 vertical wires in 1 hboxes.
#Complete Track Assignment.
#Total number of nets with non-default rule or having extra spacing = 63
#Total wire length = 147032 um.
#Total half perimeter of net bounding box = 101945 um.
#Total wire length on LAYER M1 = 315 um.
#Total wire length on LAYER M2 = 44881 um.
#Total wire length on LAYER M3 = 56499 um.
#Total wire length on LAYER M4 = 45338 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER M7 = 0 um.
#Total wire length on LAYER M8 = 0 um.
#Total number of vias = 40919
#Total number of multi-cut vias = 23406 ( 57.2%)
#Total number of single cut vias = 17513 ( 42.8%)
#Up-Via Summary (total 40919):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
#  Metal 1       16798 ( 86.9%)      2528 ( 13.1%)      19326
#  Metal 2         705 (  3.9%)     17207 ( 96.1%)      17912
#  Metal 3          10 (  0.3%)      3671 ( 99.7%)       3681
#-----------------------------------------------------------
#                17513 ( 42.8%)     23406 ( 57.2%)      40919 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 950.73 (MB), peak = 1089.64 (MB)
#
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.91 (MB)
#Total memory = 950.73 (MB)
#Peak memory = 1089.64 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 62.1% required routing.
#    number of violations = 802
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           64        0      187      131       51        0       27      460
#	M2          126       92       73        1        2       40        4      338
#	M3            0        0        2        0        0        1        0        3
#	M4            0        0        1        0        0        0        0        1
#	Totals      190       92      263      132       53       41       31      802
#278 out of 15502 instances need to be verified(marked ipoed).
#44.6% of the total area is being checked for drcs
#44.6% of the total area was checked
#    number of violations = 949
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1          120       14      218      137       51        0       53      593
#	M2          128      100       76        1        2       41        4      352
#	M3            0        0        2        0        0        1        0        3
#	M4            0        0        1        0        0        0        0        1
#	Totals      248      114      297      138       53       42       57      949
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 999.63 (MB), peak = 1089.64 (MB)
#start 1st optimization iteration ...
#    number of violations = 814
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           73       15      210      102       68        0       23      491
#	M2           80       61      103        0        8       40        9      301
#	M3            3        1       13        0        0        2        2       21
#	M4            0        0        1        0        0        0        0        1
#	Totals      156       77      327      102       76       42       34      814
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 993.58 (MB), peak = 1089.64 (MB)
#start 2nd optimization iteration ...
#    number of violations = 758
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           60        2      191      107       58        0       22      440
#	M2          102       54       86        1        9       30       12      294
#	M3            3        1       12        0        0        4        4       24
#	Totals      165       57      289      108       67       34       38      758
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 1024.66 (MB), peak = 1089.64 (MB)
#start 3rd optimization iteration ...
#    number of violations = 824
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           56        7      191      118       70        0       30      472
#	M2          102       63       96        2        7       45        6      321
#	M3            8        0       15        0        0        5        3       31
#	Totals      166       70      302      120       77       50       39      824
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1026.39 (MB), peak = 1089.64 (MB)
#start 4th optimization iteration ...
#    number of violations = 852
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           51        0      189      103       85        0       30      458
#	M2           98       52      114        4       14       51       10      343
#	M3            4        0       32        0        0        7        0       43
#	M4            0        0        8        0        0        0        0        8
#	Totals      153       52      343      107       99       58       40      852
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 1017.31 (MB), peak = 1089.64 (MB)
#start 5th optimization iteration ...
#    number of violations = 783
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           61        4      189      103       69        0       26      452
#	M2           93       59      101        2        5       47       11      318
#	M3            4        0        7        0        0        1        1       13
#	Totals      158       63      297      105       74       48       38      783
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 1017.31 (MB), peak = 1089.64 (MB)
#start 6th optimization iteration ...
#    number of violations = 843
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           52        1      201       99       79        0       28      460
#	M2           93       64      107        1       10       51        7      333
#	M3            5        1       37        0        0        4        3       50
#	Totals      150       66      345      100       89       55       38      843
#cpu time = 00:00:33, elapsed time = 00:00:33, memory = 1046.96 (MB), peak = 1089.64 (MB)
#start 7th optimization iteration ...
#    number of violations = 755
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           50        0      190      121       50        0       28      439
#	M2          117       75       65        1        7       30        6      301
#	M3            1        1        8        0        0        4        1       15
#	Totals      168       76      263      122       57       34       35      755
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 1046.48 (MB), peak = 1089.64 (MB)
#start 8th optimization iteration ...
#    number of violations = 813
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           56        0      195       93       86        0       28      458
#	M2           88       53      114        0        8       47        9      319
#	M3            6        3       21        0        0        4        1       35
#	M4            0        0        1        0        0        0        0        1
#	Totals      150       56      331       93       94       51       38      813
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1030.34 (MB), peak = 1089.64 (MB)
#start 9th optimization iteration ...
#    number of violations = 763
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           50        2      195      111       65        0       25      448
#	M2           98       59       78        0        8       43       10      296
#	M3            3        0       11        0        0        3        2       19
#	Totals      151       61      284      111       73       46       37      763
#cpu time = 00:00:32, elapsed time = 00:00:33, memory = 1057.18 (MB), peak = 1089.64 (MB)
#start 10th optimization iteration ...
#    number of violations = 762
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           56        3      194      101       71        0       28      453
#	M2           89       55       99        2        3       41        4      293
#	M3            2        1        6        0        0        3        4       16
#	Totals      147       59      299      103       74       44       36      762
#cpu time = 00:00:32, elapsed time = 00:00:32, memory = 1017.75 (MB), peak = 1089.64 (MB)
#start 11th optimization iteration ...
#    number of violations = 795
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           59        2      203      130       52        0       26      472
#	M2          113       79       75        0        6       29        3      305
#	M3            2        1        6        0        0        4        5       18
#	Totals      174       82      284      130       58       33       34      795
#cpu time = 00:00:44, elapsed time = 00:00:44, memory = 1040.89 (MB), peak = 1089.64 (MB)
#start 12th optimization iteration ...
#    number of violations = 801
#
#    By Layer and Type :
#	         MetSpc   EOLSpc    Short   CutSpc   CShort      Mar   Others   Totals
#	M1           47        3      198      119       69        0       31      467
#	M2          106       66       86        2        7       34        7      308
#	M3            4        2       10        0        0        2        7       25
#	M4            0        0        0        0        0        0        1        1
#	Totals      157       71      294      121       76       36       46      801
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 1090.70 (MB), peak = 1090.77 (MB)
#start 13th optimization iteration ...
