\hypertarget{struct_d_m_a___type_def}{}\section{D\+M\+A\+\_\+\+Type\+Def Struct Reference}
\label{struct_d_m_a___type_def}\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{L\+I\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{H\+I\+SR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{L\+I\+F\+CR}
\item 
\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO} uint32\+\_\+t \hyperlink{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{H\+I\+F\+CR}
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+F\+CR@{H\+I\+F\+CR}}
\index{H\+I\+F\+CR@{H\+I\+F\+CR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+I\+F\+CR}{HIFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+H\+I\+F\+CR}\hypertarget{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}{}\label{struct_d_m_a___type_def_a1e4f50b935bab2520788ae936f2e55c1}
D\+MA high interrupt flag clear register, Address offset\+: 0x0C \index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!H\+I\+SR@{H\+I\+SR}}
\index{H\+I\+SR@{H\+I\+SR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{H\+I\+SR}{HISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+H\+I\+SR}\hypertarget{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}{}\label{struct_d_m_a___type_def_a01a90a5fcd6459e10b81c0ab737dd2e3}
D\+MA high interrupt status register, Address offset\+: 0x04 \index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+F\+CR@{L\+I\+F\+CR}}
\index{L\+I\+F\+CR@{L\+I\+F\+CR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+I\+F\+CR}{LIFCR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+L\+I\+F\+CR}\hypertarget{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}{}\label{struct_d_m_a___type_def_a11adb689c874d38b49fa44990323b653}
D\+MA low interrupt flag clear register, Address offset\+: 0x08 \index{D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}!L\+I\+SR@{L\+I\+SR}}
\index{L\+I\+SR@{L\+I\+SR}!D\+M\+A\+\_\+\+Type\+Def@{D\+M\+A\+\_\+\+Type\+Def}}
\subsubsection[{\texorpdfstring{L\+I\+SR}{LISR}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \+\_\+\+\_\+\+IO} uint32\+\_\+t D\+M\+A\+\_\+\+Type\+Def\+::\+L\+I\+SR}\hypertarget{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}{}\label{struct_d_m_a___type_def_aacb4a0977d281bc809cb5974e178bc2b}
D\+MA low interrupt status register, Address offset\+: 0x00 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
cmsis\+\_\+boot/\hyperlink{stm32f4xx_8h}{stm32f4xx.\+h}\end{DoxyCompactItemize}
