# This is a generated file. Please do not edit.

.PHONY: all

COMMANDS := 	\
	    scd_cmd_1	\
	    scd_cmd_2

all: $(COMMANDS)

scd_cmd_1:
	@echo begin generating scanner info for $@
	arm-none-eabi-gcc -mcpu=cortex-m4 -mthumb -O2 -fsigned-char -D 'THUMB_PRESENT=1' -D 'THUMB_NO_ITERWORKING=1' -mno-thumb-interwork -D 'CORTEX_USE_FPU=TRUE' -mfloat-abi=hard -mfpu=fpv4-sp-d16 -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\startup\ARMCMx\compilers\GCC" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\startup\ARMCMx\devices\STM32F3xx" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\ext\CMSIS\include" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\ext\CMSIS\ST\STM32F3xx" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\include" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\common\ARMCMx" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\STM32F3xx" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\ADCv3" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\CANv1" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\DACv1" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\DMAv1" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\EXTIv1" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\GPIOv2" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\I2Cv2" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\RTCv2" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\SPIv2" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\TIMv1" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\USARTv2" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\USBv1" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\xWDGv1" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\osal\rt" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\rt\include" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\oslib\include" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\ports\ARMCMx" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\ports\ARMCMx\compilers\GCC" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\test\rt" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\various" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\test\lib" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\test\rt\source\test" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\cfg\hal" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\cfg\os" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\cfg\board" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\cfg" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\appl" -I "D:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\appl\userinterface" -E -P -v -dD specs.c
	@echo end generating scanner info for $@

scd_cmd_2:
	@echo begin generating scanner info for $@
	arm-none-eabi-gcc -mcpu=cortex-m4 -mthumb -O2 -fsigned-char -D 'THUMB_PRESENT=1' -D 'THUMB_NO_ITERWORKING=1' -mno-thumb-interwork -D 'CORTEX_USE_FPU=TRUE' -mfloat-abi=hard -mfpu=fpv4-sp-d16 -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\startup\ARMCMx\compilers\GCC" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\startup\ARMCMx\devices\STM32F3xx" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\ext\CMSIS\include" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\ext\CMSIS\ST\STM32F3xx" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\include" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\common\ARMCMx" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\STM32F3xx" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\ADCv3" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\CANv1" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\DACv1" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\DMAv1" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\EXTIv1" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\GPIOv2" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\I2Cv2" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\RTCv2" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\SPIv2" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\TIMv1" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\USARTv2" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\USBv1" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\ports\STM32\LLD\xWDGv1" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\hal\osal\rt" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\rt\include" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\oslib\include" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\ports\ARMCMx" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\common\ports\ARMCMx\compilers\GCC" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\test\rt" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\os\various" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\test\lib" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\sc\ChibiOS\test\rt\source\test" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\cfg\hal" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\cfg\os" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\cfg\board" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\cfg" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\appl" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\appl\userinterface" -I "d:\prg\prj\github\nucleo-f303re-ChibiOS-RT-template\mc_sw\appl\misc" -E -P -v -dD specs.c
	@echo end generating scanner info for $@


