# No Backup files
*.bak 
# --- Simulation Files ---
sim/*.mpf
sim/*.mti
sim/*.wlf
sim/work

# --- Synthesis Files ---
# Database and temporary compilation files
syn/db/
syn/incremental_db/
syn/output_files/
syn/simulation/
syn/greybox_tmp/
syn/hps_isw_handoff/
syn/output_files/
syn/synthesis/

# Generated files that don't need tracking
syn/*.qws
syn/*.ppf
syn/*.ddb
syn/*.cmp
syn/*.sip
syn/*.spd
syn/*.bsf
syn/*.f
syn/*.hdl
syn/*.dpf
syn/*.eqn
syn/*.jdi
syn/*.pin
syn/*.pof
syn/*.slx
syn/*.sof
syn/*.smsg
syn/*.summary
syn/*.done
syn/*.rpt
syn/*.bak
syn/*.srec

# Qsys / Platform Designer generation (keep .qsys, ignore generated)
syn//.qsys_edit/
syn//synthesis/

# Keep these important files!
# !*.qpf  (Quartus Project File)
# !*.qsf  (Quartus Settings File - contains pin mappings)
# !*.v    (Verilog Source)
# !*.sv   (SystemVerilog Source)
# !*.sdc  (Timing Constraints)
# !*.mif  (Memory Initialization)