Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 29 12:35:56 2024
| Host         : DESKTOP-RVBEMOD running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    12 |
|    Minimum number of control sets                        |    12 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    44 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    12 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               7 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              85 |           34 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              80 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|   Clock Signal  |                             Enable Signal                            |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG  |                                                                      | reset_cond/M_reset_cond_in                                                  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG  | slowclock/E[0]                                                       | reset_cond/Q[0]                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  | dec_ctr/dctr_gen_0[0].dctr/E[0]                                      | reset_cond/Q[0]                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG  |                                                                      |                                                                             |                4 |              7 |         1.75 |
|  slowclock/S[0] |                                                                      | reset_cond/Q[0]                                                             |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG  | M_a_q[15]_i_1_n_0                                                    | reset_cond/Q[0]                                                             |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG  | M_b_q[15]_i_1_n_0                                                    | reset_cond/Q[0]                                                             |               14 |             16 |         1.14 |
|  clk_IBUF_BUFG  |                                                                      | seg/ctr/M_ctr_q[0]_i_1__2_n_0                                               |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG  | button_conditioner_gen_0[0].button_conditioner/M_ctr_q[0]_i_2_n_0    | button_conditioner_gen_0[0].button_conditioner/sync/M_pipe_q_reg[1]_0       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG  | button_conditioner_gen_0[1].button_conditioner/M_ctr_q[0]_i_2__0_n_0 | button_conditioner_gen_0[1].button_conditioner/sync/M_pipe_q_reg[1]_0       |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG  |                                                                      | reset_cond/Q[0]                                                             |               16 |             25 |         1.56 |
|  clk_IBUF_BUFG  |                                                                      | button_conditioner_gen_0[0].button_conditioner/M_edge_detector_manual_out_0 |                7 |             27 |         3.86 |
+-----------------+----------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+


