// Seed: 1996090966
module module_0 (
    input tri id_0
);
endmodule
module module_1 (
    input  tri0  id_0,
    output wand  id_1,
    output wand  id_2,
    output logic id_3,
    input  logic id_4,
    output wire  id_5
);
  always_comb
    if (-1);
    else id_3 <= id_4;
  and primCall (id_2, id_4, id_0);
  module_0 modCall_1 (id_0);
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_5;
  module_2 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_1
  );
  assign id_4 = id_1;
endmodule
