//
// File created by:  xrun
// Do not modify this file
//
/home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/SOURCEFILES/dtmf_chip.test_netlist.v
/home/prabha/xlmSim_20_09/MC_LAB/LAB1/SC/modus_test/workdir/testresults/verilog/COMPRESSION_SERIAL/VER.COMPRESSION.mainsim.v
