
*** Running vivado
    with args -log video_buffer_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source video_buffer_top.tcl



****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source video_buffer_top.tcl -notrace
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1271]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
WARNING: [Common 17-1361] You have specified a new message control rule that is equivalent to an existing rule with attributes ' -id {[BD 41-1306]}  -suppress '. The existing rule will be replaced.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Project/xk265/extif/extif.ip_user_files/uisrc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2022.1/data/ip'.
Command: read_checkpoint -auto_incremental -incremental E:/Project/xk265/extif/extif.srcs/utils_1/imports/synth_1/data_merge_16_to_128.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from E:/Project/xk265/extif/extif.srcs/utils_1/imports/synth_1/data_merge_16_to_128.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top video_buffer_top -part xc7z035ffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z035'
INFO: [Common 17-86] Your Synthesis license expires in 4 day(s)
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 60844
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1638.078 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'video_buffer_top' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
INFO: [Synth 8-6157] synthesizing module 'data_merge_8_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_8_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_8_to_128.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'data_o' does not match port width (128) of module 'data_merge_8_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:77]
INFO: [Synth 8-6157] synthesizing module 'data_merge_16_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
INFO: [Synth 8-6155] done synthesizing module 'data_merge_16_to_128' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/data_merge/data_merge_16_to_128.v:1]
WARNING: [Synth 8-689] width (1) of port connection 'data_o' does not match port width (128) of module 'data_merge_16_to_128' [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:87]
INFO: [Synth 8-6157] synthesizing module 'pixel_y_fifo' [E:/Project/xk265/extif/extif.runs/synth_1/.Xil/Vivado-61600-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_y_fifo' (0#1) [E:/Project/xk265/extif/extif.runs/synth_1/.Xil/Vivado-61600-JingDevice/realtime/pixel_y_fifo_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'pixel_uv_fifo' [E:/Project/xk265/extif/extif.runs/synth_1/.Xil/Vivado-61600-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'pixel_uv_fifo' (0#1) [E:/Project/xk265/extif/extif.runs/synth_1/.Xil/Vivado-61600-JingDevice/realtime/pixel_uv_fifo_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'video_buffer_top' (0#1) [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:1]
WARNING: [Synth 8-3848] Net rstn_i in module/entity video_buffer_top does not have driver. [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:94]
WARNING: [Synth 8-3848] Net y_fifo_data_in in module/entity video_buffer_top does not have driver. [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:28]
WARNING: [Synth 8-3848] Net uv_fifo_data_in in module/entity video_buffer_top does not have driver. [E:/Project/xk265/extif/extif.srcs/sources_1/new/top/video_buffer_top.v:29]
WARNING: [Synth 8-7129] Port vsync_i in module video_buffer_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1721.707 ; gain = 83.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1721.707 ; gain = 83.629
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1721.707 ; gain = 83.629
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1721.707 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo/pixel_y_fifo_in_context.xdc] for cell 'pixel_y_fifo'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_y_fifo/pixel_y_fifo/pixel_y_fifo_in_context.xdc] for cell 'pixel_y_fifo'
Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo/pixel_uv_fifo_in_context.xdc] for cell 'pixel_uv_fifo'
Finished Parsing XDC File [e:/Project/xk265/extif/extif.gen/sources_1/ip/pixel_uv_fifo/pixel_uv_fifo/pixel_uv_fifo_in_context.xdc] for cell 'pixel_uv_fifo'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1796.336 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z035ffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for pixel_y_fifo. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for pixel_uv_fifo. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Preparing Guide Design
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6895] The reference checkpoint E:/Project/xk265/extif/extif.srcs/utils_1/imports/synth_1/data_merge_16_to_128.dcp is not suitable for use with incremental synthesis for this design. Please regenerate the checkpoint for this design with -incremental_synth switch in the same Vivado session that synth_design has been run. Synthesis will continue with the default flow
---------------------------------------------------------------------------------
Finished Doing Graph Differ : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Preparing Guide Design : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------


Incremental Synthesis Report Summary:

1. Incremental synthesis run: no

   Reason for not running incremental synthesis : 


INFO: [Synth 8-7130] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input  128 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 900 (col length:140)
BRAMs: 1000 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port pixel_i[23] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[22] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[21] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[20] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[19] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[18] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[17] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[16] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[15] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[14] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[13] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[12] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[11] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[10] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[9] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[8] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[7] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[6] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[5] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[4] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[3] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[2] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[1] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port pixel_i[0] in module video_buffer_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port vsync_i in module video_buffer_top is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:25 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[127]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[126]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[125]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[124]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[123]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[122]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[121]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[120]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[119]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[118]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[117]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[116]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[115]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[114]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[113]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[112]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[111]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[110]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[109]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[108]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[107]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[106]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[105]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[104]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[103]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[102]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[101]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[100]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[99]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[98]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[97]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[96]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[95]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[94]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[93]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[92]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[91]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[90]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[89]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[88]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[87]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[86]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[85]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[84]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[83]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[82]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[81]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[80]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[79]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[78]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[77]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[76]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[75]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[74]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[73]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[72]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[71]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[70]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[69]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[68]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[67]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[66]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[65]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[64]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[63]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[62]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[61]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[60]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[59]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[58]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[57]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[56]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[55]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[54]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[53]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[52]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[51]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[50]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[49]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[48]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module pixel_y_fifo has unconnected pin din[28]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |pixel_y_fifo  |         1|
|2     |pixel_uv_fifo |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |pixel_uv_fifo |     1|
|2     |pixel_y_fifo  |     1|
|3     |BUFG          |     2|
|4     |LUT1          |     5|
|5     |LUT2          |     4|
|6     |LUT3          |   134|
|7     |LUT4          |     3|
|8     |FDCE          |     9|
|9     |FDPE          |     2|
|10    |IBUF          |     7|
|11    |OBUF          |   131|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1796.336 ; gain = 158.258
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 257 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1796.336 ; gain = 83.629
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 1796.336 ; gain = 158.258
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1796.336 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1796.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 688d4588
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 45 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 1796.336 ; gain = 158.258
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/Project/xk265/extif/extif.runs/synth_1/video_buffer_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file video_buffer_top_utilization_synth.rpt -pb video_buffer_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 12:25:05 2023...
