/*
###############################################################
#  Generated by:      Cadence Innovus 15.20-p005_1
#  OS:                Linux x86_64(Host ID IC)
#  Generated on:      Tue Aug 23 06:26:10 2022
#  Design:            SYSTEM_TOP_dft
#  Command:           saveNetlist export/SYS_TOP_pg.v -includePowerGround
###############################################################
*/
module DLY4X1M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module BUFX2M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKINVX40M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX20M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKINVX32M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX32M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX40M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX24M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module BUFX8M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX6M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module BUFX6M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module BUFX10M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OR2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX2X4M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX2X8M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX8M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX2X2M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKMX2X4M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKMX2X6M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module TIEHIM (
	Y, 
	VSS, 
	VDD);
   output Y;
   inout VSS;
   inout VDD;
endmodule

module SDFFRQX2M (
	SI, 
	SE, 
	D, 
	CK, 
	RN, 
	Q, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input RN;
   output Q;
   inout VSS;
   inout VDD;
endmodule

module SDFFRQX1M (
	SI, 
	SE, 
	D, 
	CK, 
	RN, 
	Q, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input RN;
   output Q;
   inout VSS;
   inout VDD;
endmodule

module INVX2M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND2BX2M (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AO22X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module TLATNCAX20M (
	E, 
	CK, 
	ECK, 
	VSS, 
	VDD);
   input E;
   input CK;
   output ECK;
   inout VSS;
   inout VDD;
endmodule

module TIELOM (
	Y, 
	VSS, 
	VDD);
   output Y;
   inout VSS;
   inout VDD;
endmodule

module SDFFRHQX4M (
	SI, 
	SE, 
	D, 
	CK, 
	RN, 
	Q, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input RN;
   output Q;
   inout VSS;
   inout VDD;
endmodule

module OAI32X1M (
	A0, 
	A1, 
	A2, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND3X2M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OA21X2M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR3X2M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI21X2M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND4X2M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKXOR2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module XOR3XLM (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI2BB1X2M (
	A0N, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI2B1X1M (
	A0, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI21X2M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX2X3M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module SDFFSQX2M (
	SI, 
	SE, 
	D, 
	CK, 
	SN, 
	Q, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input SN;
   output Q;
   inout VSS;
   inout VDD;
endmodule

module SDFFSQX1M (
	SI, 
	SE, 
	D, 
	CK, 
	SN, 
	Q, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input SN;
   output Q;
   inout VSS;
   inout VDD;
endmodule

module AND2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2BX2M (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR4X1M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OR3X2M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module MX4X1M (
	S1, 
	S0, 
	D, 
	C, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S1;
   input S0;
   input D;
   input C;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2BB2X1M (
	A0N, 
	A1N, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR4X2M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR3BX4M (
	AN, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND3BX2M (
	AN, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI22X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AND4X2M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI222X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	C0, 
	C1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   input C0;
   input C1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI211X2M (
	A0, 
	A1, 
	B0, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI221XLM (
	A0, 
	A1, 
	B0, 
	B1, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI221X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI22X1M (
	A0, 
	A1, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2B11X2M (
	A0, 
	A1N, 
	B0, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1N;
   input B0;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND4BX1M (
	AN, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2B2X1M (
	A0, 
	A1N, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1N;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2X1M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND2BX1M (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKNAND2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI21X1M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI211X1M (
	A0, 
	A1, 
	B0, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI31X1M (
	A0, 
	A1, 
	A2, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI211X1M (
	A0, 
	A1, 
	B0, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module XNOR2X1M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI32X1M (
	A0, 
	A1, 
	A2, 
	B0, 
	B1, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   input B1;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI21X1M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OA21X1M (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI31X1M (
	A0, 
	A1, 
	A2, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2B11X1M (
	A0, 
	A1N, 
	B0, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1N;
   input B0;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKINVX1M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module ADDFX2M (
	A, 
	B, 
	CI, 
	S, 
	CO, 
	VSS, 
	VDD);
   input A;
   input B;
   input CI;
   output S;
   output CO;
   inout VSS;
   inout VDD;
endmodule

module XNOR2X2M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKMX2X2M (
	S0, 
	B, 
	A, 
	Y, 
	VSS, 
	VDD);
   input S0;
   input B;
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AND4X1M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AND3X1M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AND2X1M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI21BX2M (
	A0, 
	A1, 
	B0N, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0N;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI21BX1M (
	A0, 
	A1, 
	B0N, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0N;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI2BB1X1M (
	A0N, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module CLKBUFX1M (
	A, 
	Y, 
	VSS, 
	VDD);
   input A;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module SDFFRX1M (
	SI, 
	SE, 
	D, 
	CK, 
	RN, 
	Q, 
	QN, 
	VSS, 
	VDD);
   input SI;
   input SE;
   input D;
   input CK;
   input RN;
   output Q;
   output QN;
   inout VSS;
   inout VDD;
endmodule

module OAI211X2M (
	A0, 
	A1, 
	B0, 
	C0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   input C0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AO21XLM (
	A0, 
	A1, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2X3M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2X4M (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI31X2M (
	A0, 
	A1, 
	A2, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module OAI2BB1X2M (
	A0N, 
	A1N, 
	B0, 
	Y, 
	VSS, 
	VDD);
   input A0N;
   input A1N;
   input B0;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR3BX2M (
	AN, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND4XLM (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR2XLM (
	A, 
	B, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND3XLM (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module ADDHX1M (
	A, 
	B, 
	S, 
	CO, 
	VSS, 
	VDD);
   input A;
   input B;
   output S;
   output CO;
   inout VSS;
   inout VDD;
endmodule

module NOR2BX1M (
	AN, 
	B, 
	Y, 
	VSS, 
	VDD);
   input AN;
   input B;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NAND4X1M (
	A, 
	B, 
	C, 
	D, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   input D;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module NOR3X1M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AOI33X1M (
	A0, 
	A1, 
	A2, 
	B0, 
	B1, 
	B2, 
	Y, 
	VSS, 
	VDD);
   input A0;
   input A1;
   input A2;
   input B0;
   input B1;
   input B2;
   output Y;
   inout VSS;
   inout VDD;
endmodule

module AND3X2M (
	A, 
	B, 
	C, 
	Y, 
	VSS, 
	VDD);
   input A;
   input B;
   input C;
   output Y;
   inout VSS;
   inout VDD;
endmodule

/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : K-2015.06
// Date      : Tue Aug 23 04:05:34 2022
/////////////////////////////////////////////////////////////
module mux2X1_2 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT, 
	VDD, 
	VSS);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N0;

   assign N0 = SEL ;

   // Module instantiations
   MX2X4M U1 (
	.S0(N0),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module mux2X1_4 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT, 
	VDD, 
	VSS);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N0;

   assign N0 = SEL ;

   // Module instantiations
   MX2X8M U1 (
	.S0(N0),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module mux2X1_3 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT, 
	VDD, 
	VSS);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N0;

   assign N0 = SEL ;

   // Module instantiations
   MX2X4M U1 (
	.S0(N0),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module mux2X1_0 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT, 
	VDD, 
	VSS);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_PHN32_scan_rst;
   wire N0;

   assign N0 = SEL ;

   // Module instantiations
   CLKBUFX8M FE_PHC32_scan_rst (
	.A(IN_1),
	.Y(FE_PHN32_scan_rst), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X2M U1 (
	.S0(N0),
	.B(FE_PHN32_scan_rst),
	.A(IN_0),
	.Y(OUT), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module mux2X1_1 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT, 
	VDD, 
	VSS);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N0;

   assign N0 = SEL ;

   // Module instantiations
   CLKMX2X4M U1 (
	.S0(N0),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module mux2X1_5 (
	IN_0, 
	IN_1, 
	SEL, 
	OUT, 
	VDD, 
	VSS);
   input IN_0;
   input IN_1;
   input SEL;
   output OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N0;

   assign N0 = SEL ;

   // Module instantiations
   CLKMX2X6M U1 (
	.S0(N0),
	.B(IN_1),
	.A(IN_0),
	.Y(OUT), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module RST_SYNC_test_0 (
	RSTSYNC_CLK, 
	RSTSYNC_RST, 
	RSTSYNC_OUT, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input RSTSYNC_CLK;
   input RSTSYNC_RST;
   output RSTSYNC_OUT;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire HTIE_LTIEHI_NET;
   wire \FFSTAGES[0] ;

   // Module instantiations
   TIEHIM HTIE_LTIEHI (
	.Y(HTIE_LTIEHI_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \FFSTAGES_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(HTIE_LTIEHI_NET),
	.CK(RSTSYNC_CLK),
	.RN(RSTSYNC_RST),
	.Q(\FFSTAGES[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \FFSTAGES_reg[1]  (
	.SI(\FFSTAGES[0] ),
	.SE(test_se),
	.D(\FFSTAGES[0] ),
	.CK(RSTSYNC_CLK),
	.RN(RSTSYNC_RST),
	.Q(RSTSYNC_OUT), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module RST_SYNC_test_1 (
	RSTSYNC_CLK, 
	RSTSYNC_RST, 
	RSTSYNC_OUT, 
	test_si, 
	test_se, 
	p1, 
	VDD, 
	VSS);
   input RSTSYNC_CLK;
   input RSTSYNC_RST;
   output RSTSYNC_OUT;
   input test_si;
   input test_se;
   input p1;
   inout VDD;
   inout VSS;

   // Internal wires
   wire HTIE_LTIEHI_NET;
   wire \FFSTAGES[0] ;

   // Module instantiations
   TIEHIM HTIE_LTIEHI (
	.Y(HTIE_LTIEHI_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \FFSTAGES_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(HTIE_LTIEHI_NET),
	.CK(RSTSYNC_CLK),
	.RN(RSTSYNC_RST),
	.Q(\FFSTAGES[0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M \FFSTAGES_reg[1]  (
	.SI(\FFSTAGES[0] ),
	.SE(p1),
	.D(\FFSTAGES[0] ),
	.CK(RSTSYNC_CLK),
	.RN(RSTSYNC_RST),
	.Q(RSTSYNC_OUT), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module DATA_SYNC_test_0 (
	DataSync_unsync_bus, 
	DataSync_bus_enable, 
	DataSync_CLK, 
	DataSync_RST, 
	DataSync_sync_bus, 
	DataSync_enable_pulse, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] DataSync_unsync_bus;
   input DataSync_bus_enable;
   input DataSync_CLK;
   input DataSync_RST;
   output [7:0] DataSync_sync_bus;
   output DataSync_enable_pulse;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire PulseGenFF;
   wire n1;
   wire n3;
   wire n5;
   wire n7;
   wire n9;
   wire n11;
   wire n13;
   wire n15;
   wire n17;
   wire n22;
   wire [1:0] FFSTAGES;

   assign test_so = PulseGenFF ;

   // Module instantiations
   SDFFRQX2M PulseGenFF_reg (
	.SI(FFSTAGES[1]),
	.SE(test_se),
	.D(FFSTAGES[1]),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(PulseGenFF), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \FFSTAGES_reg[1]  (
	.SI(FFSTAGES[0]),
	.SE(test_se),
	.D(FFSTAGES[0]),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(FFSTAGES[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[6]  (
	.SI(DataSync_sync_bus[5]),
	.SE(test_se),
	.D(n15),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[2]  (
	.SI(DataSync_sync_bus[1]),
	.SE(test_se),
	.D(n7),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[3]  (
	.SI(DataSync_sync_bus[2]),
	.SE(test_se),
	.D(n9),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[7]  (
	.SI(DataSync_sync_bus[6]),
	.SE(test_se),
	.D(n17),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[4]  (
	.SI(DataSync_sync_bus[3]),
	.SE(test_se),
	.D(n11),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[0]  (
	.SI(DataSync_enable_pulse),
	.SE(test_se),
	.D(n3),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M DataSync_enable_pulse_reg (
	.SI(test_si),
	.SE(test_se),
	.D(n22),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_enable_pulse), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[5]  (
	.SI(DataSync_sync_bus[4]),
	.SE(test_se),
	.D(n13),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[1]  (
	.SI(DataSync_sync_bus[0]),
	.SE(test_se),
	.D(n5),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \FFSTAGES_reg[0]  (
	.SI(DataSync_sync_bus[7]),
	.SE(test_se),
	.D(DataSync_bus_enable),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(FFSTAGES[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U3 (
	.A(n1),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U4 (
	.AN(PulseGenFF),
	.B(FFSTAGES[1]),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U5 (
	.A0(DataSync_unsync_bus[0]),
	.A1(n22),
	.B0(DataSync_sync_bus[0]),
	.B1(n1),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U6 (
	.A0(DataSync_unsync_bus[1]),
	.A1(n22),
	.B0(DataSync_sync_bus[1]),
	.B1(n1),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U7 (
	.A0(DataSync_unsync_bus[2]),
	.A1(n22),
	.B0(DataSync_sync_bus[2]),
	.B1(n1),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U8 (
	.A0(DataSync_unsync_bus[3]),
	.A1(n22),
	.B0(DataSync_sync_bus[3]),
	.B1(n1),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U9 (
	.A0(DataSync_unsync_bus[4]),
	.A1(n22),
	.B0(DataSync_sync_bus[4]),
	.B1(n1),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U10 (
	.A0(DataSync_unsync_bus[5]),
	.A1(n22),
	.B0(DataSync_sync_bus[5]),
	.B1(n1),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U11 (
	.A0(DataSync_unsync_bus[6]),
	.A1(n22),
	.B0(DataSync_sync_bus[6]),
	.B1(n1),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U12 (
	.A0(DataSync_unsync_bus[7]),
	.A1(n22),
	.B0(DataSync_sync_bus[7]),
	.B1(n1),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module DATA_SYNC_test_1 (
	DataSync_unsync_bus, 
	DataSync_bus_enable, 
	DataSync_CLK, 
	DataSync_RST, 
	DataSync_sync_bus, 
	DataSync_enable_pulse, 
	test_si, 
	test_so, 
	test_se, 
	UART_TX_CLK_m__L3_N0, 
	VDD, 
	VSS);
   input [7:0] DataSync_unsync_bus;
   input DataSync_bus_enable;
   input DataSync_CLK;
   input DataSync_RST;
   output [7:0] DataSync_sync_bus;
   output DataSync_enable_pulse;
   input test_si;
   output test_so;
   input test_se;
   input UART_TX_CLK_m__L3_N0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire PulseGenFF;
   wire n22;
   wire n27;
   wire n29;
   wire n31;
   wire n33;
   wire n35;
   wire n37;
   wire n39;
   wire n41;
   wire n43;
   wire [1:0] FFSTAGES;

   assign test_so = PulseGenFF ;

   // Module instantiations
   SDFFRQX2M PulseGenFF_reg (
	.SI(FFSTAGES[1]),
	.SE(test_se),
	.D(FFSTAGES[1]),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(DataSync_RST),
	.Q(PulseGenFF), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[5]  (
	.SI(DataSync_sync_bus[4]),
	.SE(test_se),
	.D(n31),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[1]  (
	.SI(DataSync_sync_bus[0]),
	.SE(test_se),
	.D(n39),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[4]  (
	.SI(DataSync_sync_bus[3]),
	.SE(test_se),
	.D(n33),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[0]  (
	.SI(DataSync_enable_pulse),
	.SE(test_se),
	.D(n41),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M DataSync_enable_pulse_reg (
	.SI(test_si),
	.SE(test_se),
	.D(n22),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(DataSync_RST),
	.Q(DataSync_enable_pulse), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[7]  (
	.SI(DataSync_sync_bus[6]),
	.SE(test_se),
	.D(n27),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[3]  (
	.SI(DataSync_sync_bus[2]),
	.SE(test_se),
	.D(n35),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \FFSTAGES_reg[1]  (
	.SI(FFSTAGES[0]),
	.SE(test_se),
	.D(FFSTAGES[0]),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(FFSTAGES[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[6]  (
	.SI(DataSync_sync_bus[5]),
	.SE(test_se),
	.D(n29),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \DataSync_sync_bus_reg[2]  (
	.SI(DataSync_sync_bus[1]),
	.SE(test_se),
	.D(n37),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(DataSync_sync_bus[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \FFSTAGES_reg[0]  (
	.SI(DataSync_sync_bus[7]),
	.SE(test_se),
	.D(DataSync_bus_enable),
	.CK(DataSync_CLK),
	.RN(DataSync_RST),
	.Q(FFSTAGES[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U3 (
	.A(n43),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U4 (
	.AN(PulseGenFF),
	.B(FFSTAGES[1]),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U5 (
	.A0(DataSync_unsync_bus[0]),
	.A1(n22),
	.B0(DataSync_sync_bus[0]),
	.B1(n43),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U6 (
	.A0(DataSync_unsync_bus[1]),
	.A1(n22),
	.B0(DataSync_sync_bus[1]),
	.B1(n43),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U7 (
	.A0(DataSync_unsync_bus[2]),
	.A1(n22),
	.B0(DataSync_sync_bus[2]),
	.B1(n43),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U8 (
	.A0(DataSync_unsync_bus[3]),
	.A1(n22),
	.B0(DataSync_sync_bus[3]),
	.B1(n43),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U9 (
	.A0(DataSync_unsync_bus[4]),
	.A1(n22),
	.B0(DataSync_sync_bus[4]),
	.B1(n43),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U10 (
	.A0(DataSync_unsync_bus[5]),
	.A1(n22),
	.B0(DataSync_sync_bus[5]),
	.B1(n43),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U11 (
	.A0(DataSync_unsync_bus[6]),
	.A1(n22),
	.B0(DataSync_sync_bus[6]),
	.B1(n43),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U12 (
	.A0(DataSync_unsync_bus[7]),
	.A1(n22),
	.B0(DataSync_sync_bus[7]),
	.B1(n43),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module BIT_SYNC_test_1 (
	BitSync_ASYNC, 
	BitSync_CLK, 
	BitSync_RST, 
	BitSync_SYNC, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input [0:0] BitSync_ASYNC;
   input BitSync_CLK;
   input BitSync_RST;
   output [0:0] BitSync_SYNC;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire \FFSTAGES[0][0] ;

   // Module instantiations
   SDFFRQX2M \FFSTAGES_reg[0][1]  (
	.SI(\FFSTAGES[0][0] ),
	.SE(test_se),
	.D(\FFSTAGES[0][0] ),
	.CK(BitSync_CLK),
	.RN(BitSync_RST),
	.Q(BitSync_SYNC[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \FFSTAGES_reg[0][0]  (
	.SI(test_si),
	.SE(test_se),
	.D(BitSync_ASYNC[0]),
	.CK(BitSync_CLK),
	.RN(BitSync_RST),
	.Q(\FFSTAGES[0][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module CLK_GATE (
	CLK_EN, 
	CLK, 
	GATED_CLK, 
	VDD, 
	VSS);
   input CLK_EN;
   input CLK;
   output GATED_CLK;
   inout VDD;
   inout VSS;

   // Module instantiations
   TLATNCAX20M U0_TLATNCAX12M (
	.E(CLK_EN),
	.CK(CLK),
	.ECK(GATED_CLK), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ClkDiv_test_1 (
	i_div_ratio, 
	i_ref_clk, 
	i_rst_en, 
	i_clk_en, 
	o_div_clk, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	VDD, 
	VSS);
   input [3:0] i_div_ratio;
   input i_ref_clk;
   input i_rst_en;
   input i_clk_en;
   output o_div_clk;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_PHN27_n13;
   wire UART_CLK_m__Fence_N0__L8_N0;
   wire UART_CLK_m__Fence_N0__L7_N0;
   wire UART_CLK_m__Fence_N0__L6_N0;
   wire UART_CLK_m__Fence_N0__L5_N0;
   wire UART_CLK_m__Fence_N0__L4_N0;
   wire UART_CLK_m__Fence_N0__L3_N0;
   wire UART_CLK_m__Fence_N0__L2_N0;
   wire UART_CLK_m__Fence_N0__L1_N0;
   wire UART_CLK_m__Fence_N0__SKEWGRP2__MMExc_0_NET;
   wire div_clk__SKEWGRP1__MMExc_0_NET;
   wire UART_CLK_m__Fence_N0;
   wire HTIE_LTIEHI_NET;
   wire LTIE_LTIELO_NET;
   wire N5;
   wire i_clk_en_c;
   wire div_clk;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n30;
   wire n31;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n13;
   wire [3:0] count;
   wire [3:0] count_comb;

   assign N5 = i_clk_en ;
   assign test_so = i_clk_en_c ;

   // Module instantiations
   DLY4X1M FE_PHC27_n13 (
	.A(n13),
	.Y(FE_PHN27_n13), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__Fence_N0__L8_I0 (
	.A(UART_CLK_m__Fence_N0__L7_N0),
	.Y(UART_CLK_m__Fence_N0__L8_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__Fence_N0__L7_I0 (
	.A(UART_CLK_m__Fence_N0__L6_N0),
	.Y(UART_CLK_m__Fence_N0__L7_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__Fence_N0__L6_I0 (
	.A(UART_CLK_m__Fence_N0__L5_N0),
	.Y(UART_CLK_m__Fence_N0__L6_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__Fence_N0__L5_I0 (
	.A(UART_CLK_m__Fence_N0__L4_N0),
	.Y(UART_CLK_m__Fence_N0__L5_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__Fence_N0__L4_I0 (
	.A(UART_CLK_m__Fence_N0__L3_N0),
	.Y(UART_CLK_m__Fence_N0__L4_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__Fence_N0__L3_I0 (
	.A(UART_CLK_m__Fence_N0__L2_N0),
	.Y(UART_CLK_m__Fence_N0__L3_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__Fence_N0__L2_I0 (
	.A(UART_CLK_m__Fence_N0__L1_N0),
	.Y(UART_CLK_m__Fence_N0__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__Fence_N0__L1_I0 (
	.A(UART_CLK_m__Fence_N0),
	.Y(UART_CLK_m__Fence_N0__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX20M UART_CLK_m__Fence_N0__SKEWGRP2__MMExc_0 (
	.A(UART_CLK_m__Fence_N0),
	.Y(UART_CLK_m__Fence_N0__SKEWGRP2__MMExc_0_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX20M div_clk__SKEWGRP1__MMExc_0 (
	.A(div_clk),
	.Y(div_clk__SKEWGRP1__MMExc_0_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX40M UART_CLK_m__Fence_I0 (
	.A(i_ref_clk),
	.Y(UART_CLK_m__Fence_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   TIEHIM HTIE_LTIEHI (
	.Y(HTIE_LTIEHI_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOM LTIE_LTIELO (
	.Y(LTIE_LTIELO_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M i_clk_en_c_reg (
	.SI(FE_PHN27_n13),
	.SE(test_se),
	.D(HTIE_LTIEHI_NET),
	.CK(UART_CLK_m__Fence_N0__L8_N0),
	.RN(i_rst_en),
	.Q(i_clk_en_c), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRHQX4M div_clk_reg (
	.SI(n6),
	.SE(p1),
	.D(n44),
	.CK(UART_CLK_m__Fence_N0),
	.RN(i_rst_en),
	.Q(div_clk), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \count_reg[3]  (
	.SI(n5),
	.SE(p1),
	.D(count_comb[3]),
	.CK(UART_CLK_m__Fence_N0),
	.RN(i_rst_en),
	.Q(count[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \count_reg[0]  (
	.SI(test_si),
	.SE(p1),
	.D(count_comb[0]),
	.CK(UART_CLK_m__Fence_N0),
	.RN(i_rst_en),
	.Q(count[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \count_reg[1]  (
	.SI(n4),
	.SE(p1),
	.D(count_comb[1]),
	.CK(UART_CLK_m__Fence_N0),
	.RN(i_rst_en),
	.Q(count[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \count_reg[2]  (
	.SI(count[1]),
	.SE(p1),
	.D(count_comb[2]),
	.CK(UART_CLK_m__Fence_N0),
	.RN(i_rst_en),
	.Q(count[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U9 (
	.A0(n30),
	.A1(n4),
	.A2(n31),
	.B0(n32),
	.B1(n6),
	.Y(count_comb[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U10 (
	.A(count[2]),
	.B(n6),
	.C(count[1]),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   OA21X2M U11 (
	.A0(n31),
	.A1(count[2]),
	.B0(n33),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U12 (
	.A0(n34),
	.A1(n4),
	.A2(n31),
	.B0(n33),
	.B1(n5),
	.Y(count_comb[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U13 (
	.A(count[1]),
	.B(n5),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U14 (
	.A0(LTIE_LTIELO_NET),
	.A1(div_clk__SKEWGRP1__MMExc_0_NET),
	.A2(n2),
	.B0(n20),
	.B1(FE_PHN27_n13),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U16 (
	.A(div_clk__SKEWGRP1__MMExc_0_NET),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U17 (
	.A(n20),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U18 (
	.A(i_div_ratio[2]),
	.B(i_div_ratio[3]),
	.C(i_div_ratio[1]),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U19 (
	.A(HTIE_LTIEHI_NET),
	.B(n22),
	.C(i_clk_en_c),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U20 (
	.A0(i_div_ratio[1]),
	.A1(i_div_ratio[0]),
	.B0(n42),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U21 (
	.A(i_div_ratio[1]),
	.B(i_div_ratio[0]),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U22 (
	.A(n36),
	.B(n37),
	.C(n38),
	.D(n39),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U23 (
	.A(i_div_ratio[0]),
	.B(count[0]),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U24 (
	.A(count[1]),
	.B(n43),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U25 (
	.A(i_div_ratio[2]),
	.B(n5),
	.C(n42),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2BB1X2M U26 (
	.A0N(count[1]),
	.A1N(n31),
	.B0(count_comb[0]),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U27 (
	.A(n31),
	.B(count[0]),
	.Y(count_comb[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U28 (
	.A(n21),
	.B(n22),
	.C(HTIE_LTIEHI_NET),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U29 (
	.A(n23),
	.B(n24),
	.C(n25),
	.D(n26),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U30 (
	.A(i_div_ratio[1]),
	.B(count[0]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U31 (
	.A(n28),
	.B(n6),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U32 (
	.A(count[2]),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U33 (
	.A(count[3]),
	.B(n40),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2B1X1M U34 (
	.A0(n28),
	.A1N(i_div_ratio[0]),
	.B0(n41),
	.Y(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2B1X1M U35 (
	.A0(n42),
	.A1N(i_div_ratio[2]),
	.B0(n3),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U36 (
	.A(i_div_ratio[3]),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U37 (
	.A(n5),
	.B(n27),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U38 (
	.AN(n28),
	.B(n29),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U39 (
	.A0(i_div_ratio[1]),
	.A1(i_div_ratio[2]),
	.B0(i_div_ratio[3]),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U40 (
	.A(i_div_ratio[2]),
	.B(i_div_ratio[1]),
	.C(count[1]),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U41 (
	.A(n35),
	.B(n31),
	.Y(count_comb[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U42 (
	.A(n4),
	.B(count[1]),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U43 (
	.A(count[0]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U44 (
	.A(count[3]),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   MX2X3M U45 (
	.S0(HTIE_LTIEHI_NET),
	.B(div_clk),
	.A(UART_CLK_m__Fence_N0__SKEWGRP2__MMExc_0_NET),
	.Y(o_div_clk), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Register_File_test_1 (
	RF_WrData, 
	RF_Addr, 
	RF_Wr_en, 
	RF_Rd_en, 
	RF_CLK, 
	RF_RST, 
	RF_RdData, 
	REG0, 
	REG1, 
	REG2, 
	REG3, 
	RF_Rd_Data_Valid, 
	test_si2, 
	test_si1, 
	test_so2, 
	test_so1, 
	test_se, 
	p1, 
	p2, 
	p3, 
	p4, 
	REF_CLK_m__L6_N10, 
	REF_CLK_m__L6_N9, 
	REF_CLK_m__L6_N8, 
	REF_CLK_m__L6_N7, 
	REF_CLK_m__L6_N6, 
	REF_CLK_m__L6_N5, 
	REF_CLK_m__L6_N4, 
	REF_CLK_m__L6_N3, 
	REF_CLK_m__L6_N0, 
	VDD, 
	VSS);
   input [7:0] RF_WrData;
   input [7:0] RF_Addr;
   input RF_Wr_en;
   input RF_Rd_en;
   input RF_CLK;
   input RF_RST;
   output [7:0] RF_RdData;
   output [7:0] REG0;
   output [7:0] REG1;
   output [7:0] REG2;
   output [7:0] REG3;
   output RF_Rd_Data_Valid;
   input test_si2;
   input test_si1;
   output test_so2;
   output test_so1;
   input test_se;
   input p1;
   input p2;
   input p3;
   input p4;
   input REF_CLK_m__L6_N10;
   input REF_CLK_m__L6_N9;
   input REF_CLK_m__L6_N8;
   input REF_CLK_m__L6_N7;
   input REF_CLK_m__L6_N6;
   input REF_CLK_m__L6_N5;
   input REF_CLK_m__L6_N4;
   input REF_CLK_m__L6_N3;
   input REF_CLK_m__L6_N0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_OFN22_REF_RST_m;
   wire N11;
   wire N12;
   wire N13;
   wire N14;
   wire \registers[15][7] ;
   wire \registers[15][6] ;
   wire \registers[15][5] ;
   wire \registers[15][4] ;
   wire \registers[15][3] ;
   wire \registers[15][2] ;
   wire \registers[15][1] ;
   wire \registers[15][0] ;
   wire \registers[14][7] ;
   wire \registers[14][6] ;
   wire \registers[14][5] ;
   wire \registers[14][4] ;
   wire \registers[14][3] ;
   wire \registers[14][2] ;
   wire \registers[14][1] ;
   wire \registers[14][0] ;
   wire \registers[13][7] ;
   wire \registers[13][6] ;
   wire \registers[13][5] ;
   wire \registers[13][4] ;
   wire \registers[13][3] ;
   wire \registers[13][2] ;
   wire \registers[13][1] ;
   wire \registers[13][0] ;
   wire \registers[12][7] ;
   wire \registers[12][6] ;
   wire \registers[12][5] ;
   wire \registers[12][4] ;
   wire \registers[12][3] ;
   wire \registers[12][2] ;
   wire \registers[12][1] ;
   wire \registers[12][0] ;
   wire \registers[11][7] ;
   wire \registers[11][6] ;
   wire \registers[11][5] ;
   wire \registers[11][4] ;
   wire \registers[11][3] ;
   wire \registers[11][2] ;
   wire \registers[11][1] ;
   wire \registers[11][0] ;
   wire \registers[10][7] ;
   wire \registers[10][6] ;
   wire \registers[10][5] ;
   wire \registers[10][4] ;
   wire \registers[10][3] ;
   wire \registers[10][2] ;
   wire \registers[10][1] ;
   wire \registers[10][0] ;
   wire \registers[9][7] ;
   wire \registers[9][6] ;
   wire \registers[9][5] ;
   wire \registers[9][4] ;
   wire \registers[9][3] ;
   wire \registers[9][2] ;
   wire \registers[9][1] ;
   wire \registers[9][0] ;
   wire \registers[8][7] ;
   wire \registers[8][6] ;
   wire \registers[8][5] ;
   wire \registers[8][4] ;
   wire \registers[8][3] ;
   wire \registers[8][2] ;
   wire \registers[8][1] ;
   wire \registers[8][0] ;
   wire \registers[7][7] ;
   wire \registers[7][6] ;
   wire \registers[7][5] ;
   wire \registers[7][4] ;
   wire \registers[7][3] ;
   wire \registers[7][2] ;
   wire \registers[7][1] ;
   wire \registers[7][0] ;
   wire \registers[6][7] ;
   wire \registers[6][6] ;
   wire \registers[6][5] ;
   wire \registers[6][4] ;
   wire \registers[6][3] ;
   wire \registers[6][2] ;
   wire \registers[6][1] ;
   wire \registers[6][0] ;
   wire \registers[5][7] ;
   wire \registers[5][6] ;
   wire \registers[5][5] ;
   wire \registers[5][4] ;
   wire \registers[5][3] ;
   wire \registers[5][2] ;
   wire \registers[5][1] ;
   wire \registers[5][0] ;
   wire \registers[4][7] ;
   wire \registers[4][6] ;
   wire \registers[4][5] ;
   wire \registers[4][4] ;
   wire \registers[4][3] ;
   wire \registers[4][2] ;
   wire \registers[4][1] ;
   wire \registers[4][0] ;
   wire N36;
   wire N37;
   wire N38;
   wire N39;
   wire N40;
   wire N41;
   wire N42;
   wire N43;
   wire N61;
   wire n149;
   wire n150;
   wire n151;
   wire n152;
   wire n153;
   wire n154;
   wire n155;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;
   wire n174;
   wire n175;
   wire n176;
   wire n177;
   wire n178;
   wire n179;
   wire n180;
   wire n181;
   wire n182;
   wire n183;
   wire n184;
   wire n185;
   wire n186;
   wire n187;
   wire n188;
   wire n189;
   wire n190;
   wire n191;
   wire n192;
   wire n193;
   wire n194;
   wire n195;
   wire n196;
   wire n197;
   wire n198;
   wire n199;
   wire n200;
   wire n201;
   wire n202;
   wire n203;
   wire n204;
   wire n205;
   wire n206;
   wire n207;
   wire n208;
   wire n209;
   wire n210;
   wire n211;
   wire n212;
   wire n213;
   wire n214;
   wire n215;
   wire n216;
   wire n217;
   wire n218;
   wire n219;
   wire n220;
   wire n221;
   wire n222;
   wire n223;
   wire n224;
   wire n225;
   wire n226;
   wire n227;
   wire n228;
   wire n229;
   wire n230;
   wire n231;
   wire n232;
   wire n233;
   wire n234;
   wire n235;
   wire n236;
   wire n237;
   wire n238;
   wire n239;
   wire n240;
   wire n241;
   wire n242;
   wire n243;
   wire n244;
   wire n245;
   wire n246;
   wire n247;
   wire n248;
   wire n249;
   wire n250;
   wire n251;
   wire n252;
   wire n253;
   wire n254;
   wire n255;
   wire n256;
   wire n257;
   wire n258;
   wire n259;
   wire n260;
   wire n261;
   wire n262;
   wire n263;
   wire n264;
   wire n265;
   wire n266;
   wire n267;
   wire n268;
   wire n269;
   wire n270;
   wire n271;
   wire n272;
   wire n273;
   wire n274;
   wire n275;
   wire n276;
   wire n277;
   wire n278;
   wire n279;
   wire n280;
   wire n281;
   wire n282;
   wire n283;
   wire n284;
   wire n285;
   wire n286;
   wire n287;
   wire n288;
   wire n289;
   wire n290;
   wire n291;
   wire n292;
   wire n293;
   wire n294;
   wire n295;
   wire n296;
   wire n297;
   wire n298;
   wire n299;
   wire n300;
   wire n301;
   wire n302;
   wire n303;
   wire n304;
   wire n305;
   wire n306;
   wire n307;
   wire n308;
   wire n309;
   wire n310;
   wire n311;
   wire n312;
   wire n313;
   wire n139;
   wire n140;
   wire n141;
   wire n142;
   wire n143;
   wire n144;
   wire n145;
   wire n146;
   wire n147;
   wire n148;
   wire n314;
   wire n315;
   wire n316;
   wire n317;
   wire n318;
   wire n319;
   wire n320;
   wire n321;
   wire n322;
   wire n323;
   wire n324;
   wire n325;
   wire n326;
   wire n327;
   wire n328;
   wire n329;
   wire n330;
   wire n331;
   wire n332;
   wire n333;
   wire n334;
   wire n335;
   wire n341;
   wire n342;
   wire n358;
   wire n359;
   wire n360;
   wire n361;
   wire n362;
   wire n363;
   wire n364;
   wire n365;
   wire n366;

   assign N11 = RF_Addr[0] ;
   assign N12 = RF_Addr[1] ;
   assign N13 = RF_Addr[2] ;
   assign N14 = RF_Addr[3] ;
   assign test_so2 = \registers[15][7]  ;
   assign test_so1 = \registers[5][0]  ;

   // Module instantiations
   CLKBUFX20M FE_OFC22_REF_RST_m (
	.A(p3),
	.Y(FE_OFN22_REF_RST_m), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \RF_RdData_reg[7]  (
	.SI(RF_RdData[6]),
	.SE(test_se),
	.D(n185),
	.CK(REF_CLK_m__L6_N0),
	.RN(p3),
	.Q(RF_RdData[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \RF_RdData_reg[6]  (
	.SI(RF_RdData[5]),
	.SE(test_se),
	.D(n184),
	.CK(REF_CLK_m__L6_N0),
	.RN(p3),
	.Q(RF_RdData[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \RF_RdData_reg[5]  (
	.SI(RF_RdData[4]),
	.SE(test_se),
	.D(n183),
	.CK(REF_CLK_m__L6_N0),
	.RN(RF_RST),
	.Q(RF_RdData[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \RF_RdData_reg[4]  (
	.SI(RF_RdData[3]),
	.SE(test_se),
	.D(n182),
	.CK(REF_CLK_m__L6_N0),
	.RN(RF_RST),
	.Q(RF_RdData[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \RF_RdData_reg[3]  (
	.SI(RF_RdData[2]),
	.SE(test_se),
	.D(n181),
	.CK(REF_CLK_m__L6_N0),
	.RN(RF_RST),
	.Q(RF_RdData[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \RF_RdData_reg[2]  (
	.SI(RF_RdData[1]),
	.SE(test_se),
	.D(n180),
	.CK(REF_CLK_m__L6_N0),
	.RN(RF_RST),
	.Q(RF_RdData[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \RF_RdData_reg[1]  (
	.SI(RF_RdData[0]),
	.SE(test_se),
	.D(n179),
	.CK(REF_CLK_m__L6_N0),
	.RN(RF_RST),
	.Q(RF_RdData[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \RF_RdData_reg[0]  (
	.SI(test_si1),
	.SE(test_se),
	.D(n178),
	.CK(REF_CLK_m__L6_N0),
	.RN(RF_RST),
	.Q(RF_RdData[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[13][7]  (
	.SI(\registers[13][6] ),
	.SE(p2),
	.D(n297),
	.CK(REF_CLK_m__L6_N5),
	.RN(p4),
	.Q(\registers[13][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[13][6]  (
	.SI(\registers[13][5] ),
	.SE(p2),
	.D(n296),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[13][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[13][5]  (
	.SI(\registers[13][4] ),
	.SE(p2),
	.D(n295),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[13][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[13][4]  (
	.SI(\registers[13][3] ),
	.SE(p2),
	.D(n294),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[13][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[13][3]  (
	.SI(\registers[13][2] ),
	.SE(p2),
	.D(n293),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[13][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[13][2]  (
	.SI(\registers[13][1] ),
	.SE(p2),
	.D(n292),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[13][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[13][1]  (
	.SI(\registers[13][0] ),
	.SE(p2),
	.D(n291),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(\registers[13][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[13][0]  (
	.SI(\registers[12][7] ),
	.SE(p2),
	.D(n290),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(\registers[13][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[9][7]  (
	.SI(\registers[9][6] ),
	.SE(p1),
	.D(n265),
	.CK(RF_CLK),
	.RN(p3),
	.Q(\registers[9][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[9][6]  (
	.SI(\registers[9][5] ),
	.SE(p2),
	.D(n264),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[9][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[9][5]  (
	.SI(\registers[9][4] ),
	.SE(p2),
	.D(n263),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[9][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[9][4]  (
	.SI(\registers[9][3] ),
	.SE(p2),
	.D(n262),
	.CK(RF_CLK),
	.RN(p3),
	.Q(\registers[9][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[9][3]  (
	.SI(\registers[9][2] ),
	.SE(p2),
	.D(n261),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[9][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[9][2]  (
	.SI(\registers[9][1] ),
	.SE(p2),
	.D(n260),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[9][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[9][1]  (
	.SI(\registers[9][0] ),
	.SE(p1),
	.D(n259),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[9][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[9][0]  (
	.SI(\registers[8][7] ),
	.SE(p1),
	.D(n258),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[9][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[5][7]  (
	.SI(\registers[5][6] ),
	.SE(p1),
	.D(n233),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[5][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[5][6]  (
	.SI(\registers[5][5] ),
	.SE(p1),
	.D(n232),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[5][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[5][5]  (
	.SI(\registers[5][4] ),
	.SE(p1),
	.D(n231),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[5][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[5][4]  (
	.SI(\registers[5][3] ),
	.SE(p1),
	.D(n230),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[5][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[5][3]  (
	.SI(\registers[5][2] ),
	.SE(p1),
	.D(n229),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[5][2]  (
	.SI(\registers[5][1] ),
	.SE(p1),
	.D(n228),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[5][1]  (
	.SI(test_si2),
	.SE(p1),
	.D(n227),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[5][0]  (
	.SI(\registers[4][7] ),
	.SE(p1),
	.D(n226),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[5][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[15][7]  (
	.SI(\registers[15][6] ),
	.SE(p2),
	.D(n313),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[15][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[15][6]  (
	.SI(\registers[15][5] ),
	.SE(p2),
	.D(n312),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[15][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[15][5]  (
	.SI(\registers[15][4] ),
	.SE(p2),
	.D(n311),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[15][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[15][4]  (
	.SI(\registers[15][3] ),
	.SE(p2),
	.D(n310),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[15][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[15][3]  (
	.SI(\registers[15][2] ),
	.SE(p2),
	.D(n309),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[15][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[15][2]  (
	.SI(\registers[15][1] ),
	.SE(p2),
	.D(n308),
	.CK(REF_CLK_m__L6_N5),
	.RN(p4),
	.Q(\registers[15][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[15][1]  (
	.SI(\registers[15][0] ),
	.SE(p2),
	.D(n307),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(\registers[15][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[15][0]  (
	.SI(\registers[14][7] ),
	.SE(p2),
	.D(n306),
	.CK(REF_CLK_m__L6_N5),
	.RN(p4),
	.Q(\registers[15][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[11][7]  (
	.SI(\registers[11][6] ),
	.SE(p2),
	.D(n281),
	.CK(REF_CLK_m__L6_N6),
	.RN(p3),
	.Q(\registers[11][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[11][6]  (
	.SI(\registers[11][5] ),
	.SE(p2),
	.D(n280),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[11][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[11][5]  (
	.SI(\registers[11][4] ),
	.SE(p2),
	.D(n279),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[11][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[11][4]  (
	.SI(\registers[11][3] ),
	.SE(p2),
	.D(n278),
	.CK(RF_CLK),
	.RN(p3),
	.Q(\registers[11][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[11][3]  (
	.SI(\registers[11][2] ),
	.SE(p1),
	.D(n277),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[11][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[11][2]  (
	.SI(\registers[11][1] ),
	.SE(p1),
	.D(n276),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[11][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[11][1]  (
	.SI(\registers[11][0] ),
	.SE(p1),
	.D(n275),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[11][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[11][0]  (
	.SI(\registers[10][7] ),
	.SE(p1),
	.D(n274),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[11][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[7][7]  (
	.SI(\registers[7][6] ),
	.SE(p1),
	.D(n249),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[7][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[7][6]  (
	.SI(\registers[7][5] ),
	.SE(p1),
	.D(n248),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[7][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[7][5]  (
	.SI(\registers[7][4] ),
	.SE(p1),
	.D(n247),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[7][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[7][4]  (
	.SI(\registers[7][3] ),
	.SE(p1),
	.D(n246),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[7][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[7][3]  (
	.SI(\registers[7][2] ),
	.SE(p1),
	.D(n245),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[7][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[7][2]  (
	.SI(\registers[7][1] ),
	.SE(p1),
	.D(n244),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[7][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[7][1]  (
	.SI(\registers[7][0] ),
	.SE(p1),
	.D(n243),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[7][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[7][0]  (
	.SI(\registers[6][7] ),
	.SE(p1),
	.D(n242),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[7][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[3][7]  (
	.SI(REG3[6]),
	.SE(p1),
	.D(n217),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG3[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[3][6]  (
	.SI(REG3[5]),
	.SE(p1),
	.D(n216),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG3[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[3][5]  (
	.SI(REG3[4]),
	.SE(p1),
	.D(n215),
	.CK(REF_CLK_m__L6_N5),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG3[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[3][4]  (
	.SI(REG3[3]),
	.SE(p1),
	.D(n214),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(REG3[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[14][7]  (
	.SI(\registers[14][6] ),
	.SE(p2),
	.D(n305),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[14][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[14][6]  (
	.SI(\registers[14][5] ),
	.SE(p2),
	.D(n304),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[14][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[14][5]  (
	.SI(\registers[14][4] ),
	.SE(p2),
	.D(n303),
	.CK(REF_CLK_m__L6_N4),
	.RN(p4),
	.Q(\registers[14][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[14][4]  (
	.SI(\registers[14][3] ),
	.SE(p2),
	.D(n302),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[14][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[14][3]  (
	.SI(\registers[14][2] ),
	.SE(p2),
	.D(n301),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[14][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[14][2]  (
	.SI(\registers[14][1] ),
	.SE(p2),
	.D(n300),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(\registers[14][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[14][1]  (
	.SI(\registers[14][0] ),
	.SE(p2),
	.D(n299),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(\registers[14][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[14][0]  (
	.SI(\registers[13][7] ),
	.SE(p2),
	.D(n298),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(\registers[14][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[10][7]  (
	.SI(\registers[10][6] ),
	.SE(p1),
	.D(n273),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[10][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[10][6]  (
	.SI(\registers[10][5] ),
	.SE(p2),
	.D(n272),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[10][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[10][5]  (
	.SI(\registers[10][4] ),
	.SE(p2),
	.D(n271),
	.CK(RF_CLK),
	.RN(p3),
	.Q(\registers[10][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[10][4]  (
	.SI(\registers[10][3] ),
	.SE(p2),
	.D(n270),
	.CK(RF_CLK),
	.RN(p3),
	.Q(\registers[10][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[10][3]  (
	.SI(\registers[10][2] ),
	.SE(p2),
	.D(n269),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[10][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[10][2]  (
	.SI(\registers[10][1] ),
	.SE(p1),
	.D(n268),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[10][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[10][1]  (
	.SI(\registers[10][0] ),
	.SE(p1),
	.D(n267),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[10][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[10][0]  (
	.SI(\registers[9][7] ),
	.SE(p1),
	.D(n266),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[10][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[6][7]  (
	.SI(\registers[6][6] ),
	.SE(p1),
	.D(n241),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[6][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[6][6]  (
	.SI(\registers[6][5] ),
	.SE(p1),
	.D(n240),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[6][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[6][5]  (
	.SI(\registers[6][4] ),
	.SE(p1),
	.D(n239),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[6][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[6][4]  (
	.SI(\registers[6][3] ),
	.SE(p1),
	.D(n238),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[6][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[6][3]  (
	.SI(\registers[6][2] ),
	.SE(p1),
	.D(n237),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[6][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[6][2]  (
	.SI(\registers[6][1] ),
	.SE(p1),
	.D(n236),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[6][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[6][1]  (
	.SI(\registers[6][0] ),
	.SE(p1),
	.D(n235),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[6][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[6][0]  (
	.SI(\registers[5][7] ),
	.SE(p1),
	.D(n234),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[6][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[2][7]  (
	.SI(REG2[6]),
	.SE(p1),
	.D(n209),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(REG2[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[12][7]  (
	.SI(\registers[12][6] ),
	.SE(p2),
	.D(n289),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[12][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[12][6]  (
	.SI(\registers[12][5] ),
	.SE(p2),
	.D(n288),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[12][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[12][5]  (
	.SI(\registers[12][4] ),
	.SE(p2),
	.D(n287),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[12][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[12][4]  (
	.SI(\registers[12][3] ),
	.SE(p2),
	.D(n286),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[12][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[12][3]  (
	.SI(\registers[12][2] ),
	.SE(p2),
	.D(n285),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[12][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[12][2]  (
	.SI(\registers[12][1] ),
	.SE(p2),
	.D(n284),
	.CK(REF_CLK_m__L6_N9),
	.RN(p3),
	.Q(\registers[12][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[12][1]  (
	.SI(\registers[12][0] ),
	.SE(p2),
	.D(n283),
	.CK(REF_CLK_m__L6_N6),
	.RN(p3),
	.Q(\registers[12][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[12][0]  (
	.SI(\registers[11][7] ),
	.SE(p1),
	.D(n282),
	.CK(REF_CLK_m__L6_N6),
	.RN(p3),
	.Q(\registers[12][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[8][7]  (
	.SI(\registers[8][6] ),
	.SE(p1),
	.D(n257),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[8][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[8][6]  (
	.SI(\registers[8][5] ),
	.SE(p2),
	.D(n256),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[8][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[8][5]  (
	.SI(\registers[8][4] ),
	.SE(p2),
	.D(n255),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[8][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[8][4]  (
	.SI(\registers[8][3] ),
	.SE(p2),
	.D(n254),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[8][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[8][3]  (
	.SI(\registers[8][2] ),
	.SE(p2),
	.D(n253),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[8][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[8][2]  (
	.SI(\registers[8][1] ),
	.SE(p1),
	.D(n252),
	.CK(RF_CLK),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[8][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[8][1]  (
	.SI(\registers[8][0] ),
	.SE(p1),
	.D(n251),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[8][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[8][0]  (
	.SI(\registers[7][7] ),
	.SE(p1),
	.D(n250),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[8][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[4][7]  (
	.SI(\registers[4][6] ),
	.SE(p1),
	.D(n225),
	.CK(REF_CLK_m__L6_N10),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[4][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[4][6]  (
	.SI(\registers[4][5] ),
	.SE(p1),
	.D(n224),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[4][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[4][5]  (
	.SI(\registers[4][4] ),
	.SE(p1),
	.D(n223),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[4][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[4][4]  (
	.SI(\registers[4][3] ),
	.SE(p1),
	.D(n222),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[4][3]  (
	.SI(\registers[4][2] ),
	.SE(p1),
	.D(n221),
	.CK(REF_CLK_m__L6_N8),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[4][2]  (
	.SI(\registers[4][1] ),
	.SE(p1),
	.D(n220),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[4][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[4][1]  (
	.SI(\registers[4][0] ),
	.SE(p1),
	.D(n219),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[4][0]  (
	.SI(REG3[7]),
	.SE(p1),
	.D(n218),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(\registers[4][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[2][0]  (
	.SI(REG1[7]),
	.SE(test_se),
	.D(n202),
	.CK(REF_CLK_m__L6_N3),
	.RN(p3),
	.Q(REG2[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M RF_Rd_Data_Valid_reg (
	.SI(RF_RdData[7]),
	.SE(test_se),
	.D(N61),
	.CK(REF_CLK_m__L6_N0),
	.RN(p3),
	.Q(RF_Rd_Data_Valid), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[1][6]  (
	.SI(REG1[5]),
	.SE(p1),
	.D(n200),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG1[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[0][7]  (
	.SI(REG0[6]),
	.SE(p1),
	.D(n193),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG0[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[0][6]  (
	.SI(REG0[5]),
	.SE(p1),
	.D(n192),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG0[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[0][5]  (
	.SI(REG0[4]),
	.SE(p1),
	.D(n191),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG0[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[0][4]  (
	.SI(REG0[3]),
	.SE(p1),
	.D(n190),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG0[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[0][3]  (
	.SI(REG0[2]),
	.SE(p1),
	.D(n189),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG0[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[0][2]  (
	.SI(REG0[1]),
	.SE(p1),
	.D(n188),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG0[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[0][1]  (
	.SI(REG0[0]),
	.SE(p1),
	.D(n187),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG0[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[0][0]  (
	.SI(RF_Rd_Data_Valid),
	.SE(test_se),
	.D(n186),
	.CK(REF_CLK_m__L6_N3),
	.RN(p3),
	.Q(REG0[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[2][1]  (
	.SI(REG2[0]),
	.SE(test_se),
	.D(n203),
	.CK(REF_CLK_m__L6_N3),
	.RN(p3),
	.Q(REG2[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[1][7]  (
	.SI(REG1[6]),
	.SE(p1),
	.D(n201),
	.CK(REF_CLK_m__L6_N6),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG1[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[1][5]  (
	.SI(REG1[4]),
	.SE(p1),
	.D(n199),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG1[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[1][4]  (
	.SI(REG1[3]),
	.SE(p1),
	.D(n198),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG1[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[1][1]  (
	.SI(REG1[0]),
	.SE(p1),
	.D(n195),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG1[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[1][3]  (
	.SI(REG1[2]),
	.SE(p1),
	.D(n197),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG1[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[1][2]  (
	.SI(REG1[1]),
	.SE(p1),
	.D(n196),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG1[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[1][0]  (
	.SI(REG0[7]),
	.SE(p1),
	.D(n194),
	.CK(REF_CLK_m__L6_N7),
	.RN(FE_OFN22_REF_RST_m),
	.Q(REG1[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSQX2M \registers_reg[3][3]  (
	.SI(REG3[2]),
	.SE(p1),
	.D(n213),
	.CK(REF_CLK_m__L6_N5),
	.SN(p3),
	.Q(REG3[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[3][2]  (
	.SI(REG3[1]),
	.SE(test_se),
	.D(n212),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(REG3[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[3][0]  (
	.SI(REG2[7]),
	.SE(p1),
	.D(n210),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(REG3[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[3][1]  (
	.SI(REG3[0]),
	.SE(test_se),
	.D(n211),
	.CK(REF_CLK_m__L6_N3),
	.RN(p3),
	.Q(REG3[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSQX2M \registers_reg[2][2]  (
	.SI(REG2[1]),
	.SE(test_se),
	.D(n204),
	.CK(REF_CLK_m__L6_N3),
	.SN(p3),
	.Q(REG2[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSQX2M \registers_reg[2][3]  (
	.SI(REG2[2]),
	.SE(test_se),
	.D(n205),
	.CK(REF_CLK_m__L6_N3),
	.SN(p3),
	.Q(REG2[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[2][6]  (
	.SI(REG2[5]),
	.SE(p1),
	.D(n208),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(REG2[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \registers_reg[2][5]  (
	.SI(REG2[4]),
	.SE(p1),
	.D(n207),
	.CK(REF_CLK_m__L6_N5),
	.RN(p3),
	.Q(REG2[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFSQX1M \registers_reg[2][4]  (
	.SI(REG2[3]),
	.SE(test_se),
	.D(n206),
	.CK(REF_CLK_m__L6_N3),
	.SN(p3),
	.Q(REG2[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U141 (
	.A(n342),
	.B(N13),
	.Y(n156), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U142 (
	.A(N12),
	.B(N13),
	.Y(n151), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U148 (
	.A(n156),
	.B(n152),
	.Y(n155), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U149 (
	.A(n156),
	.B(n154),
	.Y(n157), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U150 (
	.A(n159),
	.B(n152),
	.Y(n158), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U151 (
	.A(n159),
	.B(n154),
	.Y(n160), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U152 (
	.A(n162),
	.B(n152),
	.Y(n161), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U153 (
	.A(n162),
	.B(n154),
	.Y(n164), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U154 (
	.A(n167),
	.B(n159),
	.Y(n172), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U155 (
	.A(n169),
	.B(n159),
	.Y(n173), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U156 (
	.A(n167),
	.B(n162),
	.Y(n174), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U157 (
	.A(n169),
	.B(n162),
	.Y(n176), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U158 (
	.A(n154),
	.B(n151),
	.Y(n153), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U159 (
	.A(n167),
	.B(n151),
	.Y(n166), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U160 (
	.A(n169),
	.B(n151),
	.Y(n168), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U161 (
	.A(n167),
	.B(n156),
	.Y(n170), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U162 (
	.A(n169),
	.B(n156),
	.Y(n171), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U163 (
	.A(n151),
	.B(n152),
	.Y(n150), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U164 (
	.A(n163),
	.B(N11),
	.Y(n154), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U165 (
	.A(n175),
	.B(N11),
	.Y(n169), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U166 (
	.AN(n165),
	.B(N14),
	.Y(n163), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U167 (
	.A(N13),
	.B(n342),
	.Y(n159), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U168 (
	.A(N13),
	.B(N12),
	.Y(n162), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U169 (
	.A(n163),
	.B(n341),
	.Y(n152), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U170 (
	.A(n175),
	.B(n341),
	.Y(n167), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U171 (
	.A(N14),
	.B(n165),
	.Y(n175), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U182 (
	.A(N12),
	.Y(n342), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U183 (
	.A(N11),
	.Y(n341), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U184 (
	.A(RF_Addr[5]),
	.B(RF_Addr[4]),
	.C(n366),
	.D(n177),
	.Y(n165), 
	.VSS(VSS), 
	.VDD(VDD));
   OR3X2M U185 (
	.A(RF_Rd_en),
	.B(RF_Addr[7]),
	.C(RF_Addr[6]),
	.Y(n177), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U186 (
	.A(RF_Wr_en),
	.Y(n366), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U187 (
	.A(RF_WrData[0]),
	.Y(n365), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U188 (
	.A(RF_WrData[1]),
	.Y(n364), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U189 (
	.A(RF_WrData[2]),
	.Y(n363), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U190 (
	.A(RF_WrData[3]),
	.Y(n362), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U191 (
	.A(RF_WrData[4]),
	.Y(n361), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U192 (
	.A(RF_WrData[5]),
	.Y(n360), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U193 (
	.A(RF_WrData[6]),
	.Y(n359), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U194 (
	.A(RF_WrData[7]),
	.Y(n358), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U195 (
	.A(n366),
	.B(RF_Rd_en),
	.Y(n149), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U196 (
	.A(RF_Rd_en),
	.B(n366),
	.Y(N61), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U202 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(REG3[1]),
	.C(REG2[1]),
	.B(REG1[1]),
	.A(REG0[1]),
	.Y(n146), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U203 (
	.S1(N12),
	.S0(N11),
	.D(\registers[7][0] ),
	.C(\registers[6][0] ),
	.B(\registers[5][0] ),
	.A(\registers[4][0] ),
	.Y(n141), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U204 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[7][1] ),
	.C(\registers[6][1] ),
	.B(\registers[5][1] ),
	.A(\registers[4][1] ),
	.Y(n145), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U205 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[7][2] ),
	.C(\registers[6][2] ),
	.B(\registers[5][2] ),
	.A(\registers[4][2] ),
	.Y(n314), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U206 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[7][3] ),
	.C(\registers[6][3] ),
	.B(\registers[5][3] ),
	.A(\registers[4][3] ),
	.Y(n318), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U207 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[7][4] ),
	.C(\registers[6][4] ),
	.B(\registers[5][4] ),
	.A(\registers[4][4] ),
	.Y(n322), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U208 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[7][5] ),
	.C(\registers[6][5] ),
	.B(\registers[5][5] ),
	.A(\registers[4][5] ),
	.Y(n326), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U209 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[7][6] ),
	.C(\registers[6][6] ),
	.B(\registers[5][6] ),
	.A(\registers[4][6] ),
	.Y(n330), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U210 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[7][7] ),
	.C(\registers[6][7] ),
	.B(\registers[5][7] ),
	.A(\registers[4][7] ),
	.Y(n334), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U211 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[15][0] ),
	.C(\registers[14][0] ),
	.B(\registers[13][0] ),
	.A(\registers[12][0] ),
	.Y(n139), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U212 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[15][2] ),
	.C(\registers[14][2] ),
	.B(\registers[13][2] ),
	.A(\registers[12][2] ),
	.Y(n147), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U213 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[15][3] ),
	.C(\registers[14][3] ),
	.B(\registers[13][3] ),
	.A(\registers[12][3] ),
	.Y(n316), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U214 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[15][4] ),
	.C(\registers[14][4] ),
	.B(\registers[13][4] ),
	.A(\registers[12][4] ),
	.Y(n320), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U215 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[15][5] ),
	.C(\registers[14][5] ),
	.B(\registers[13][5] ),
	.A(\registers[12][5] ),
	.Y(n324), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U216 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[15][6] ),
	.C(\registers[14][6] ),
	.B(\registers[13][6] ),
	.A(\registers[12][6] ),
	.Y(n328), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U217 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[15][7] ),
	.C(\registers[14][7] ),
	.B(\registers[13][7] ),
	.A(\registers[12][7] ),
	.Y(n332), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U218 (
	.A0(RF_RdData[0]),
	.A1(n149),
	.B0(N43),
	.B1(N61),
	.Y(n178), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U219 (
	.S1(N13),
	.S0(N14),
	.D(n139),
	.C(n141),
	.B(n140),
	.A(n142),
	.Y(N43), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U220 (
	.S1(N12),
	.S0(N11),
	.D(REG3[0]),
	.C(REG2[0]),
	.B(REG1[0]),
	.A(REG0[0]),
	.Y(n142), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U221 (
	.S1(N12),
	.S0(N11),
	.D(\registers[11][0] ),
	.C(\registers[10][0] ),
	.B(\registers[9][0] ),
	.A(\registers[8][0] ),
	.Y(n140), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U222 (
	.A0(RF_RdData[1]),
	.A1(n149),
	.B0(N42),
	.B1(N61),
	.Y(n179), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U223 (
	.S1(N13),
	.S0(N14),
	.D(n143),
	.C(n145),
	.B(n144),
	.A(n146),
	.Y(N42), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U224 (
	.S1(N12),
	.S0(N11),
	.D(\registers[11][1] ),
	.C(\registers[10][1] ),
	.B(\registers[9][1] ),
	.A(\registers[8][1] ),
	.Y(n144), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U225 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[15][1] ),
	.C(\registers[14][1] ),
	.B(\registers[13][1] ),
	.A(\registers[12][1] ),
	.Y(n143), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U226 (
	.A0(RF_RdData[2]),
	.A1(n149),
	.B0(N41),
	.B1(N61),
	.Y(n180), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U227 (
	.S1(N13),
	.S0(N14),
	.D(n147),
	.C(n314),
	.B(n148),
	.A(n315),
	.Y(N41), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U228 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(REG3[2]),
	.C(REG2[2]),
	.B(REG1[2]),
	.A(REG0[2]),
	.Y(n315), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U229 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[11][2] ),
	.C(\registers[10][2] ),
	.B(\registers[9][2] ),
	.A(\registers[8][2] ),
	.Y(n148), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U230 (
	.A0(RF_RdData[3]),
	.A1(n149),
	.B0(N40),
	.B1(N61),
	.Y(n181), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U231 (
	.S1(N13),
	.S0(N14),
	.D(n316),
	.C(n318),
	.B(n317),
	.A(n319),
	.Y(N40), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U232 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(REG3[3]),
	.C(REG2[3]),
	.B(REG1[3]),
	.A(REG0[3]),
	.Y(n319), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U233 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[11][3] ),
	.C(\registers[10][3] ),
	.B(\registers[9][3] ),
	.A(\registers[8][3] ),
	.Y(n317), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U234 (
	.A0(RF_RdData[4]),
	.A1(n149),
	.B0(N39),
	.B1(N61),
	.Y(n182), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U235 (
	.S1(N13),
	.S0(N14),
	.D(n320),
	.C(n322),
	.B(n321),
	.A(n323),
	.Y(N39), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U236 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(REG3[4]),
	.C(REG2[4]),
	.B(REG1[4]),
	.A(REG0[4]),
	.Y(n323), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U237 (
	.S1(RF_Addr[1]),
	.S0(RF_Addr[0]),
	.D(\registers[11][4] ),
	.C(\registers[10][4] ),
	.B(\registers[9][4] ),
	.A(\registers[8][4] ),
	.Y(n321), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U238 (
	.A0(RF_RdData[5]),
	.A1(n149),
	.B0(N38),
	.B1(N61),
	.Y(n183), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U239 (
	.S1(N13),
	.S0(N14),
	.D(n324),
	.C(n326),
	.B(n325),
	.A(n327),
	.Y(N38), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U240 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(REG3[5]),
	.C(REG2[5]),
	.B(REG1[5]),
	.A(REG0[5]),
	.Y(n327), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U241 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[11][5] ),
	.C(\registers[10][5] ),
	.B(\registers[9][5] ),
	.A(\registers[8][5] ),
	.Y(n325), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U242 (
	.A0(RF_RdData[6]),
	.A1(n149),
	.B0(N37),
	.B1(N61),
	.Y(n184), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U243 (
	.S1(N13),
	.S0(N14),
	.D(n328),
	.C(n330),
	.B(n329),
	.A(n331),
	.Y(N37), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U244 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(REG3[6]),
	.C(REG2[6]),
	.B(REG1[6]),
	.A(REG0[6]),
	.Y(n331), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U245 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[11][6] ),
	.C(\registers[10][6] ),
	.B(\registers[9][6] ),
	.A(\registers[8][6] ),
	.Y(n329), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U246 (
	.A0(RF_RdData[7]),
	.A1(n149),
	.B0(N36),
	.B1(N61),
	.Y(n185), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U247 (
	.S1(N13),
	.S0(N14),
	.D(n332),
	.C(n334),
	.B(n333),
	.A(n335),
	.Y(N36), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U248 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(REG3[7]),
	.C(REG2[7]),
	.B(REG1[7]),
	.A(REG0[7]),
	.Y(n335), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U249 (
	.S1(N12),
	.S0(RF_Addr[0]),
	.D(\registers[11][7] ),
	.C(\registers[10][7] ),
	.B(\registers[9][7] ),
	.A(\registers[8][7] ),
	.Y(n333), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U250 (
	.A0N(REG0[0]),
	.A1N(n150),
	.B0(n150),
	.B1(n365),
	.Y(n186), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U251 (
	.A0N(REG0[1]),
	.A1N(n150),
	.B0(n150),
	.B1(n364),
	.Y(n187), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U252 (
	.A0N(REG0[2]),
	.A1N(n150),
	.B0(n150),
	.B1(n363),
	.Y(n188), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U253 (
	.A0N(REG0[3]),
	.A1N(n150),
	.B0(n150),
	.B1(n362),
	.Y(n189), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U254 (
	.A0N(REG0[4]),
	.A1N(n150),
	.B0(n150),
	.B1(n361),
	.Y(n190), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U255 (
	.A0N(REG0[5]),
	.A1N(n150),
	.B0(n150),
	.B1(n360),
	.Y(n191), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U256 (
	.A0N(REG0[6]),
	.A1N(n150),
	.B0(n150),
	.B1(n359),
	.Y(n192), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U257 (
	.A0N(REG0[7]),
	.A1N(n150),
	.B0(n150),
	.B1(n358),
	.Y(n193), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U258 (
	.A0N(REG2[0]),
	.A1N(n155),
	.B0(n365),
	.B1(n155),
	.Y(n202), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U259 (
	.A0N(REG2[1]),
	.A1N(n155),
	.B0(n364),
	.B1(n155),
	.Y(n203), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U260 (
	.A0N(REG2[5]),
	.A1N(n155),
	.B0(n360),
	.B1(n155),
	.Y(n207), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U261 (
	.A0N(REG2[6]),
	.A1N(n155),
	.B0(n359),
	.B1(n155),
	.Y(n208), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U262 (
	.A0N(REG2[7]),
	.A1N(n155),
	.B0(n358),
	.B1(n155),
	.Y(n209), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U263 (
	.A0N(REG3[0]),
	.A1N(n157),
	.B0(n365),
	.B1(n157),
	.Y(n210), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U264 (
	.A0N(REG3[1]),
	.A1N(n157),
	.B0(n364),
	.B1(n157),
	.Y(n211), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U265 (
	.A0N(REG3[2]),
	.A1N(n157),
	.B0(n363),
	.B1(n157),
	.Y(n212), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U266 (
	.A0N(REG3[4]),
	.A1N(n157),
	.B0(n361),
	.B1(n157),
	.Y(n214), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U267 (
	.A0N(REG3[5]),
	.A1N(n157),
	.B0(n360),
	.B1(n157),
	.Y(n215), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U268 (
	.A0N(REG3[6]),
	.A1N(n157),
	.B0(n359),
	.B1(n157),
	.Y(n216), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U269 (
	.A0N(REG3[7]),
	.A1N(n157),
	.B0(n358),
	.B1(n157),
	.Y(n217), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U270 (
	.A0N(REG1[0]),
	.A1N(n153),
	.B0(n365),
	.B1(n153),
	.Y(n194), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U271 (
	.A0N(REG1[1]),
	.A1N(n153),
	.B0(n364),
	.B1(n153),
	.Y(n195), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U272 (
	.A0N(REG1[2]),
	.A1N(n153),
	.B0(n363),
	.B1(n153),
	.Y(n196), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U273 (
	.A0N(REG1[3]),
	.A1N(n153),
	.B0(n362),
	.B1(n153),
	.Y(n197), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U274 (
	.A0N(REG1[4]),
	.A1N(n153),
	.B0(n361),
	.B1(n153),
	.Y(n198), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U275 (
	.A0N(REG1[5]),
	.A1N(n153),
	.B0(n360),
	.B1(n153),
	.Y(n199), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U276 (
	.A0N(REG1[6]),
	.A1N(n153),
	.B0(n359),
	.B1(n153),
	.Y(n200), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U277 (
	.A0N(REG1[7]),
	.A1N(n153),
	.B0(n358),
	.B1(n153),
	.Y(n201), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U278 (
	.A0N(\registers[8][0] ),
	.A1N(n166),
	.B0(n365),
	.B1(n166),
	.Y(n250), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U279 (
	.A0N(\registers[8][1] ),
	.A1N(n166),
	.B0(n364),
	.B1(n166),
	.Y(n251), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U280 (
	.A0N(\registers[8][2] ),
	.A1N(n166),
	.B0(n363),
	.B1(n166),
	.Y(n252), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U281 (
	.A0N(\registers[8][3] ),
	.A1N(n166),
	.B0(n362),
	.B1(n166),
	.Y(n253), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U282 (
	.A0N(\registers[8][4] ),
	.A1N(n166),
	.B0(n361),
	.B1(n166),
	.Y(n254), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U283 (
	.A0N(\registers[8][5] ),
	.A1N(n166),
	.B0(n360),
	.B1(n166),
	.Y(n255), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U284 (
	.A0N(\registers[8][6] ),
	.A1N(n166),
	.B0(n359),
	.B1(n166),
	.Y(n256), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U285 (
	.A0N(\registers[8][7] ),
	.A1N(n166),
	.B0(n358),
	.B1(n166),
	.Y(n257), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U286 (
	.A0N(\registers[9][0] ),
	.A1N(n168),
	.B0(n365),
	.B1(n168),
	.Y(n258), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U287 (
	.A0N(\registers[9][1] ),
	.A1N(n168),
	.B0(n364),
	.B1(n168),
	.Y(n259), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U288 (
	.A0N(\registers[9][2] ),
	.A1N(n168),
	.B0(n363),
	.B1(n168),
	.Y(n260), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U289 (
	.A0N(\registers[9][3] ),
	.A1N(n168),
	.B0(n362),
	.B1(n168),
	.Y(n261), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U290 (
	.A0N(\registers[9][4] ),
	.A1N(n168),
	.B0(n361),
	.B1(n168),
	.Y(n262), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U291 (
	.A0N(\registers[9][5] ),
	.A1N(n168),
	.B0(n360),
	.B1(n168),
	.Y(n263), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U292 (
	.A0N(\registers[9][6] ),
	.A1N(n168),
	.B0(n359),
	.B1(n168),
	.Y(n264), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U293 (
	.A0N(\registers[9][7] ),
	.A1N(n168),
	.B0(n358),
	.B1(n168),
	.Y(n265), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U294 (
	.A0N(\registers[10][0] ),
	.A1N(n170),
	.B0(n365),
	.B1(n170),
	.Y(n266), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U295 (
	.A0N(\registers[10][1] ),
	.A1N(n170),
	.B0(n364),
	.B1(n170),
	.Y(n267), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U296 (
	.A0N(\registers[10][2] ),
	.A1N(n170),
	.B0(n363),
	.B1(n170),
	.Y(n268), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U297 (
	.A0N(\registers[10][3] ),
	.A1N(n170),
	.B0(n362),
	.B1(n170),
	.Y(n269), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U298 (
	.A0N(\registers[10][4] ),
	.A1N(n170),
	.B0(n361),
	.B1(n170),
	.Y(n270), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U299 (
	.A0N(\registers[10][5] ),
	.A1N(n170),
	.B0(n360),
	.B1(n170),
	.Y(n271), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U300 (
	.A0N(\registers[10][6] ),
	.A1N(n170),
	.B0(n359),
	.B1(n170),
	.Y(n272), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U301 (
	.A0N(\registers[10][7] ),
	.A1N(n170),
	.B0(n358),
	.B1(n170),
	.Y(n273), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U302 (
	.A0N(\registers[11][0] ),
	.A1N(n171),
	.B0(n365),
	.B1(n171),
	.Y(n274), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U303 (
	.A0N(\registers[11][1] ),
	.A1N(n171),
	.B0(n364),
	.B1(n171),
	.Y(n275), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U304 (
	.A0N(\registers[11][2] ),
	.A1N(n171),
	.B0(n363),
	.B1(n171),
	.Y(n276), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U305 (
	.A0N(\registers[11][3] ),
	.A1N(n171),
	.B0(n362),
	.B1(n171),
	.Y(n277), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U306 (
	.A0N(\registers[11][4] ),
	.A1N(n171),
	.B0(n361),
	.B1(n171),
	.Y(n278), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U307 (
	.A0N(\registers[11][5] ),
	.A1N(n171),
	.B0(n360),
	.B1(n171),
	.Y(n279), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U308 (
	.A0N(\registers[11][6] ),
	.A1N(n171),
	.B0(n359),
	.B1(n171),
	.Y(n280), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U309 (
	.A0N(\registers[11][7] ),
	.A1N(n171),
	.B0(n358),
	.B1(n171),
	.Y(n281), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U310 (
	.A0N(REG2[2]),
	.A1N(n155),
	.B0(n363),
	.B1(n155),
	.Y(n204), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U311 (
	.A0N(REG2[3]),
	.A1N(n155),
	.B0(n362),
	.B1(n155),
	.Y(n205), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U312 (
	.A0N(REG2[4]),
	.A1N(n155),
	.B0(n361),
	.B1(n155),
	.Y(n206), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U313 (
	.A0N(REG3[3]),
	.A1N(n157),
	.B0(n362),
	.B1(n157),
	.Y(n213), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U314 (
	.A0N(\registers[4][0] ),
	.A1N(n158),
	.B0(n365),
	.B1(n158),
	.Y(n218), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U315 (
	.A0N(\registers[4][1] ),
	.A1N(n158),
	.B0(n364),
	.B1(n158),
	.Y(n219), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U316 (
	.A0N(\registers[4][2] ),
	.A1N(n158),
	.B0(n363),
	.B1(n158),
	.Y(n220), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U317 (
	.A0N(\registers[4][3] ),
	.A1N(n158),
	.B0(n362),
	.B1(n158),
	.Y(n221), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U318 (
	.A0N(\registers[4][4] ),
	.A1N(n158),
	.B0(n361),
	.B1(n158),
	.Y(n222), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U319 (
	.A0N(\registers[4][5] ),
	.A1N(n158),
	.B0(n360),
	.B1(n158),
	.Y(n223), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U320 (
	.A0N(\registers[4][6] ),
	.A1N(n158),
	.B0(n359),
	.B1(n158),
	.Y(n224), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U321 (
	.A0N(\registers[4][7] ),
	.A1N(n158),
	.B0(n358),
	.B1(n158),
	.Y(n225), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U322 (
	.A0N(\registers[5][0] ),
	.A1N(n160),
	.B0(n365),
	.B1(n160),
	.Y(n226), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U323 (
	.A0N(\registers[5][1] ),
	.A1N(n160),
	.B0(n364),
	.B1(n160),
	.Y(n227), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U324 (
	.A0N(\registers[5][2] ),
	.A1N(n160),
	.B0(n363),
	.B1(n160),
	.Y(n228), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U325 (
	.A0N(\registers[5][3] ),
	.A1N(n160),
	.B0(n362),
	.B1(n160),
	.Y(n229), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U326 (
	.A0N(\registers[5][4] ),
	.A1N(n160),
	.B0(n361),
	.B1(n160),
	.Y(n230), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U327 (
	.A0N(\registers[5][5] ),
	.A1N(n160),
	.B0(n360),
	.B1(n160),
	.Y(n231), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U328 (
	.A0N(\registers[5][6] ),
	.A1N(n160),
	.B0(n359),
	.B1(n160),
	.Y(n232), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U329 (
	.A0N(\registers[5][7] ),
	.A1N(n160),
	.B0(n358),
	.B1(n160),
	.Y(n233), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U330 (
	.A0N(\registers[6][0] ),
	.A1N(n161),
	.B0(n365),
	.B1(n161),
	.Y(n234), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U331 (
	.A0N(\registers[6][1] ),
	.A1N(n161),
	.B0(n364),
	.B1(n161),
	.Y(n235), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U332 (
	.A0N(\registers[6][2] ),
	.A1N(n161),
	.B0(n363),
	.B1(n161),
	.Y(n236), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U333 (
	.A0N(\registers[6][3] ),
	.A1N(n161),
	.B0(n362),
	.B1(n161),
	.Y(n237), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U334 (
	.A0N(\registers[6][4] ),
	.A1N(n161),
	.B0(n361),
	.B1(n161),
	.Y(n238), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U335 (
	.A0N(\registers[6][5] ),
	.A1N(n161),
	.B0(n360),
	.B1(n161),
	.Y(n239), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U336 (
	.A0N(\registers[6][6] ),
	.A1N(n161),
	.B0(n359),
	.B1(n161),
	.Y(n240), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U337 (
	.A0N(\registers[6][7] ),
	.A1N(n161),
	.B0(n358),
	.B1(n161),
	.Y(n241), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U338 (
	.A0N(\registers[7][0] ),
	.A1N(n164),
	.B0(n365),
	.B1(n164),
	.Y(n242), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U339 (
	.A0N(\registers[7][1] ),
	.A1N(n164),
	.B0(n364),
	.B1(n164),
	.Y(n243), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U340 (
	.A0N(\registers[7][2] ),
	.A1N(n164),
	.B0(n363),
	.B1(n164),
	.Y(n244), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U341 (
	.A0N(\registers[7][3] ),
	.A1N(n164),
	.B0(n362),
	.B1(n164),
	.Y(n245), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U342 (
	.A0N(\registers[7][4] ),
	.A1N(n164),
	.B0(n361),
	.B1(n164),
	.Y(n246), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U343 (
	.A0N(\registers[7][5] ),
	.A1N(n164),
	.B0(n360),
	.B1(n164),
	.Y(n247), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U344 (
	.A0N(\registers[7][6] ),
	.A1N(n164),
	.B0(n359),
	.B1(n164),
	.Y(n248), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U345 (
	.A0N(\registers[7][7] ),
	.A1N(n164),
	.B0(n358),
	.B1(n164),
	.Y(n249), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U346 (
	.A0N(\registers[12][0] ),
	.A1N(n172),
	.B0(n365),
	.B1(n172),
	.Y(n282), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U347 (
	.A0N(\registers[12][1] ),
	.A1N(n172),
	.B0(n364),
	.B1(n172),
	.Y(n283), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U348 (
	.A0N(\registers[12][2] ),
	.A1N(n172),
	.B0(n363),
	.B1(n172),
	.Y(n284), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U349 (
	.A0N(\registers[12][3] ),
	.A1N(n172),
	.B0(n362),
	.B1(n172),
	.Y(n285), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U350 (
	.A0N(\registers[12][4] ),
	.A1N(n172),
	.B0(n361),
	.B1(n172),
	.Y(n286), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U351 (
	.A0N(\registers[12][5] ),
	.A1N(n172),
	.B0(n360),
	.B1(n172),
	.Y(n287), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U352 (
	.A0N(\registers[12][6] ),
	.A1N(n172),
	.B0(n359),
	.B1(n172),
	.Y(n288), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U353 (
	.A0N(\registers[12][7] ),
	.A1N(n172),
	.B0(n358),
	.B1(n172),
	.Y(n289), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U354 (
	.A0N(\registers[13][0] ),
	.A1N(n173),
	.B0(n365),
	.B1(n173),
	.Y(n290), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U355 (
	.A0N(\registers[13][1] ),
	.A1N(n173),
	.B0(n364),
	.B1(n173),
	.Y(n291), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U356 (
	.A0N(\registers[13][2] ),
	.A1N(n173),
	.B0(n363),
	.B1(n173),
	.Y(n292), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U357 (
	.A0N(\registers[13][3] ),
	.A1N(n173),
	.B0(n362),
	.B1(n173),
	.Y(n293), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U358 (
	.A0N(\registers[13][4] ),
	.A1N(n173),
	.B0(n361),
	.B1(n173),
	.Y(n294), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U359 (
	.A0N(\registers[13][5] ),
	.A1N(n173),
	.B0(n360),
	.B1(n173),
	.Y(n295), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U360 (
	.A0N(\registers[13][6] ),
	.A1N(n173),
	.B0(n359),
	.B1(n173),
	.Y(n296), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U361 (
	.A0N(\registers[13][7] ),
	.A1N(n173),
	.B0(n358),
	.B1(n173),
	.Y(n297), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U362 (
	.A0N(\registers[14][0] ),
	.A1N(n174),
	.B0(n365),
	.B1(n174),
	.Y(n298), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U363 (
	.A0N(\registers[14][1] ),
	.A1N(n174),
	.B0(n364),
	.B1(n174),
	.Y(n299), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U364 (
	.A0N(\registers[14][2] ),
	.A1N(n174),
	.B0(n363),
	.B1(n174),
	.Y(n300), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U365 (
	.A0N(\registers[14][3] ),
	.A1N(n174),
	.B0(n362),
	.B1(n174),
	.Y(n301), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U366 (
	.A0N(\registers[14][4] ),
	.A1N(n174),
	.B0(n361),
	.B1(n174),
	.Y(n302), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U367 (
	.A0N(\registers[14][5] ),
	.A1N(n174),
	.B0(n360),
	.B1(n174),
	.Y(n303), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U368 (
	.A0N(\registers[14][6] ),
	.A1N(n174),
	.B0(n359),
	.B1(n174),
	.Y(n304), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U369 (
	.A0N(\registers[14][7] ),
	.A1N(n174),
	.B0(n358),
	.B1(n174),
	.Y(n305), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U370 (
	.A0N(\registers[15][0] ),
	.A1N(n176),
	.B0(n365),
	.B1(n176),
	.Y(n306), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U371 (
	.A0N(\registers[15][1] ),
	.A1N(n176),
	.B0(n364),
	.B1(n176),
	.Y(n307), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U372 (
	.A0N(\registers[15][2] ),
	.A1N(n176),
	.B0(n363),
	.B1(n176),
	.Y(n308), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U373 (
	.A0N(\registers[15][3] ),
	.A1N(n176),
	.B0(n362),
	.B1(n176),
	.Y(n309), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U374 (
	.A0N(\registers[15][4] ),
	.A1N(n176),
	.B0(n361),
	.B1(n176),
	.Y(n310), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U375 (
	.A0N(\registers[15][5] ),
	.A1N(n176),
	.B0(n360),
	.B1(n176),
	.Y(n311), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U376 (
	.A0N(\registers[15][6] ),
	.A1N(n176),
	.B0(n359),
	.B1(n176),
	.Y(n312), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U377 (
	.A0N(\registers[15][7] ),
	.A1N(n176),
	.B0(n358),
	.B1(n176),
	.Y(n313), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ALU_DW_div_uns_0 (
	a, 
	b, 
	quotient, 
	remainder, 
	divide_by_0, 
	p1, 
	p2, 
	p3, 
	p4, 
	p5, 
	p6, 
	p7, 
	p8, 
	VDD, 
	VSS);
   input [7:0] a;
   input [7:0] b;
   output [7:0] quotient;
   output [7:0] remainder;
   output divide_by_0;
   input p1;
   input p2;
   input p3;
   input p4;
   input p5;
   input p6;
   input p7;
   input p8;
   inout VDD;
   inout VSS;

   // Internal wires
   wire \u_div/SumTmp[1][0] ;
   wire \u_div/SumTmp[1][1] ;
   wire \u_div/SumTmp[1][2] ;
   wire \u_div/SumTmp[1][3] ;
   wire \u_div/SumTmp[1][4] ;
   wire \u_div/SumTmp[1][5] ;
   wire \u_div/SumTmp[1][6] ;
   wire \u_div/SumTmp[2][0] ;
   wire \u_div/SumTmp[2][1] ;
   wire \u_div/SumTmp[2][2] ;
   wire \u_div/SumTmp[2][3] ;
   wire \u_div/SumTmp[2][4] ;
   wire \u_div/SumTmp[2][5] ;
   wire \u_div/SumTmp[3][0] ;
   wire \u_div/SumTmp[3][1] ;
   wire \u_div/SumTmp[3][2] ;
   wire \u_div/SumTmp[3][3] ;
   wire \u_div/SumTmp[3][4] ;
   wire \u_div/SumTmp[4][0] ;
   wire \u_div/SumTmp[4][1] ;
   wire \u_div/SumTmp[4][2] ;
   wire \u_div/SumTmp[4][3] ;
   wire \u_div/SumTmp[5][0] ;
   wire \u_div/SumTmp[5][1] ;
   wire \u_div/SumTmp[5][2] ;
   wire \u_div/SumTmp[6][0] ;
   wire \u_div/SumTmp[6][1] ;
   wire \u_div/SumTmp[7][0] ;
   wire \u_div/CryTmp[0][1] ;
   wire \u_div/CryTmp[0][2] ;
   wire \u_div/CryTmp[0][3] ;
   wire \u_div/CryTmp[0][4] ;
   wire \u_div/CryTmp[0][5] ;
   wire \u_div/CryTmp[0][6] ;
   wire \u_div/CryTmp[0][7] ;
   wire \u_div/CryTmp[1][1] ;
   wire \u_div/CryTmp[1][2] ;
   wire \u_div/CryTmp[1][3] ;
   wire \u_div/CryTmp[1][4] ;
   wire \u_div/CryTmp[1][5] ;
   wire \u_div/CryTmp[1][6] ;
   wire \u_div/CryTmp[1][7] ;
   wire \u_div/CryTmp[2][1] ;
   wire \u_div/CryTmp[2][2] ;
   wire \u_div/CryTmp[2][3] ;
   wire \u_div/CryTmp[2][4] ;
   wire \u_div/CryTmp[2][5] ;
   wire \u_div/CryTmp[2][6] ;
   wire \u_div/CryTmp[3][1] ;
   wire \u_div/CryTmp[3][2] ;
   wire \u_div/CryTmp[3][3] ;
   wire \u_div/CryTmp[3][4] ;
   wire \u_div/CryTmp[3][5] ;
   wire \u_div/CryTmp[4][1] ;
   wire \u_div/CryTmp[4][2] ;
   wire \u_div/CryTmp[4][3] ;
   wire \u_div/CryTmp[4][4] ;
   wire \u_div/CryTmp[5][1] ;
   wire \u_div/CryTmp[5][2] ;
   wire \u_div/CryTmp[5][3] ;
   wire \u_div/CryTmp[6][1] ;
   wire \u_div/CryTmp[6][2] ;
   wire \u_div/CryTmp[7][1] ;
   wire \u_div/PartRem[1][1] ;
   wire \u_div/PartRem[1][2] ;
   wire \u_div/PartRem[1][3] ;
   wire \u_div/PartRem[1][4] ;
   wire \u_div/PartRem[1][5] ;
   wire \u_div/PartRem[1][6] ;
   wire \u_div/PartRem[1][7] ;
   wire \u_div/PartRem[2][1] ;
   wire \u_div/PartRem[2][2] ;
   wire \u_div/PartRem[2][3] ;
   wire \u_div/PartRem[2][4] ;
   wire \u_div/PartRem[2][5] ;
   wire \u_div/PartRem[2][6] ;
   wire \u_div/PartRem[3][1] ;
   wire \u_div/PartRem[3][2] ;
   wire \u_div/PartRem[3][3] ;
   wire \u_div/PartRem[3][4] ;
   wire \u_div/PartRem[3][5] ;
   wire \u_div/PartRem[4][1] ;
   wire \u_div/PartRem[4][2] ;
   wire \u_div/PartRem[4][3] ;
   wire \u_div/PartRem[4][4] ;
   wire \u_div/PartRem[5][1] ;
   wire \u_div/PartRem[5][2] ;
   wire \u_div/PartRem[5][3] ;
   wire \u_div/PartRem[6][1] ;
   wire \u_div/PartRem[6][2] ;
   wire \u_div/PartRem[7][1] ;
   wire n12;
   wire n20;
   wire n21;
   wire n22;

   // Module instantiations
   ADDFX2M \u_div/u_fa_PartRem_0_2_5  (
	.A(\u_div/PartRem[3][5] ),
	.B(b[5]),
	.CI(\u_div/CryTmp[2][5] ),
	.S(\u_div/SumTmp[2][5] ),
	.CO(\u_div/CryTmp[2][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_4_3  (
	.A(\u_div/PartRem[5][3] ),
	.B(b[3]),
	.CI(\u_div/CryTmp[4][3] ),
	.S(\u_div/SumTmp[4][3] ),
	.CO(\u_div/CryTmp[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_5_2  (
	.A(\u_div/PartRem[6][2] ),
	.B(b[2]),
	.CI(\u_div/CryTmp[5][2] ),
	.S(\u_div/SumTmp[5][2] ),
	.CO(\u_div/CryTmp[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_6_1  (
	.A(\u_div/PartRem[7][1] ),
	.B(b[1]),
	.CI(\u_div/CryTmp[6][1] ),
	.S(\u_div/SumTmp[6][1] ),
	.CO(\u_div/CryTmp[6][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_3_4  (
	.A(\u_div/PartRem[4][4] ),
	.B(b[4]),
	.CI(\u_div/CryTmp[3][4] ),
	.S(\u_div/SumTmp[3][4] ),
	.CO(\u_div/CryTmp[3][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_5  (
	.A(\u_div/PartRem[1][5] ),
	.B(b[5]),
	.CI(\u_div/CryTmp[0][5] ),
	.CO(\u_div/CryTmp[0][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_6  (
	.A(\u_div/PartRem[1][6] ),
	.B(p2),
	.CI(\u_div/CryTmp[0][6] ),
	.CO(\u_div/CryTmp[0][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_7  (
	.A(\u_div/PartRem[1][7] ),
	.B(n12),
	.CI(\u_div/CryTmp[0][7] ),
	.CO(quotient[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_1  (
	.A(\u_div/PartRem[1][1] ),
	.B(b[1]),
	.CI(\u_div/CryTmp[0][1] ),
	.CO(\u_div/CryTmp[0][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_1  (
	.A(\u_div/PartRem[2][1] ),
	.B(b[1]),
	.CI(\u_div/CryTmp[1][1] ),
	.S(\u_div/SumTmp[1][1] ),
	.CO(\u_div/CryTmp[1][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_2_1  (
	.A(\u_div/PartRem[3][1] ),
	.B(b[1]),
	.CI(\u_div/CryTmp[2][1] ),
	.S(\u_div/SumTmp[2][1] ),
	.CO(\u_div/CryTmp[2][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_3_1  (
	.A(\u_div/PartRem[4][1] ),
	.B(b[1]),
	.CI(\u_div/CryTmp[3][1] ),
	.S(\u_div/SumTmp[3][1] ),
	.CO(\u_div/CryTmp[3][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_4_1  (
	.A(\u_div/PartRem[5][1] ),
	.B(b[1]),
	.CI(\u_div/CryTmp[4][1] ),
	.S(\u_div/SumTmp[4][1] ),
	.CO(\u_div/CryTmp[4][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_5_1  (
	.A(\u_div/PartRem[6][1] ),
	.B(b[1]),
	.CI(\u_div/CryTmp[5][1] ),
	.S(\u_div/SumTmp[5][1] ),
	.CO(\u_div/CryTmp[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_2  (
	.A(\u_div/PartRem[1][2] ),
	.B(b[2]),
	.CI(\u_div/CryTmp[0][2] ),
	.CO(\u_div/CryTmp[0][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_3  (
	.A(\u_div/PartRem[1][3] ),
	.B(b[3]),
	.CI(\u_div/CryTmp[0][3] ),
	.CO(\u_div/CryTmp[0][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_0_4  (
	.A(\u_div/PartRem[1][4] ),
	.B(b[4]),
	.CI(\u_div/CryTmp[0][4] ),
	.CO(\u_div/CryTmp[0][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_5  (
	.A(\u_div/PartRem[2][5] ),
	.B(b[5]),
	.CI(\u_div/CryTmp[1][5] ),
	.S(\u_div/SumTmp[1][5] ),
	.CO(\u_div/CryTmp[1][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_4  (
	.A(\u_div/PartRem[2][4] ),
	.B(b[4]),
	.CI(\u_div/CryTmp[1][4] ),
	.S(\u_div/SumTmp[1][4] ),
	.CO(\u_div/CryTmp[1][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_3  (
	.A(\u_div/PartRem[2][3] ),
	.B(b[3]),
	.CI(\u_div/CryTmp[1][3] ),
	.S(\u_div/SumTmp[1][3] ),
	.CO(\u_div/CryTmp[1][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_2_4  (
	.A(\u_div/PartRem[3][4] ),
	.B(b[4]),
	.CI(\u_div/CryTmp[2][4] ),
	.S(\u_div/SumTmp[2][4] ),
	.CO(\u_div/CryTmp[2][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_2  (
	.A(\u_div/PartRem[2][2] ),
	.B(b[2]),
	.CI(\u_div/CryTmp[1][2] ),
	.S(\u_div/SumTmp[1][2] ),
	.CO(\u_div/CryTmp[1][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_2_3  (
	.A(\u_div/PartRem[3][3] ),
	.B(b[3]),
	.CI(\u_div/CryTmp[2][3] ),
	.S(\u_div/SumTmp[2][3] ),
	.CO(\u_div/CryTmp[2][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_2_2  (
	.A(\u_div/PartRem[3][2] ),
	.B(b[2]),
	.CI(\u_div/CryTmp[2][2] ),
	.S(\u_div/SumTmp[2][2] ),
	.CO(\u_div/CryTmp[2][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_3_3  (
	.A(\u_div/PartRem[4][3] ),
	.B(b[3]),
	.CI(\u_div/CryTmp[3][3] ),
	.S(\u_div/SumTmp[3][3] ),
	.CO(\u_div/CryTmp[3][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_3_2  (
	.A(\u_div/PartRem[4][2] ),
	.B(b[2]),
	.CI(\u_div/CryTmp[3][2] ),
	.S(\u_div/SumTmp[3][2] ),
	.CO(\u_div/CryTmp[3][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_4_2  (
	.A(\u_div/PartRem[5][2] ),
	.B(b[2]),
	.CI(\u_div/CryTmp[4][2] ),
	.S(\u_div/SumTmp[4][2] ),
	.CO(\u_div/CryTmp[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M \u_div/u_fa_PartRem_0_1_6  (
	.A(\u_div/PartRem[2][6] ),
	.B(p2),
	.CI(\u_div/CryTmp[1][6] ),
	.S(\u_div/SumTmp[1][6] ),
	.CO(\u_div/CryTmp[1][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U2 (
	.A(p1),
	.B(a[7]),
	.Y(\u_div/SumTmp[7][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U3 (
	.A(p1),
	.B(a[6]),
	.Y(\u_div/SumTmp[6][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U4 (
	.A(p1),
	.B(a[5]),
	.Y(\u_div/SumTmp[5][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U5 (
	.A(p1),
	.B(a[4]),
	.Y(\u_div/SumTmp[4][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U6 (
	.A(p1),
	.B(a[3]),
	.Y(\u_div/SumTmp[3][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U7 (
	.A(p1),
	.B(a[2]),
	.Y(\u_div/SumTmp[2][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U8 (
	.A(p1),
	.B(a[7]),
	.Y(\u_div/CryTmp[7][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U9 (
	.A(p1),
	.B(a[1]),
	.Y(\u_div/SumTmp[1][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U10 (
	.A(b[0]),
	.B(p7),
	.Y(\u_div/CryTmp[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U13 (
	.A(b[0]),
	.B(p6),
	.Y(\u_div/CryTmp[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U16 (
	.A(b[0]),
	.B(p5),
	.Y(\u_div/CryTmp[3][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U19 (
	.A(b[0]),
	.B(p4),
	.Y(\u_div/CryTmp[2][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U22 (
	.A(b[0]),
	.B(p3),
	.Y(\u_div/CryTmp[1][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U24 (
	.A(b[0]),
	.B(a[0]),
	.Y(\u_div/CryTmp[0][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U26 (
	.A(b[0]),
	.B(p8),
	.Y(\u_div/CryTmp[6][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U34 (
	.A(b[7]),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U35 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][6] ),
	.A(\u_div/PartRem[2][6] ),
	.Y(\u_div/PartRem[1][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U36 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][5] ),
	.A(\u_div/PartRem[3][5] ),
	.Y(\u_div/PartRem[2][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U37 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][4] ),
	.A(\u_div/PartRem[4][4] ),
	.Y(\u_div/PartRem[3][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U38 (
	.S0(quotient[4]),
	.B(\u_div/SumTmp[4][3] ),
	.A(\u_div/PartRem[5][3] ),
	.Y(\u_div/PartRem[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U39 (
	.S0(quotient[5]),
	.B(\u_div/SumTmp[5][2] ),
	.A(\u_div/PartRem[6][2] ),
	.Y(\u_div/PartRem[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U40 (
	.S0(quotient[6]),
	.B(\u_div/SumTmp[6][1] ),
	.A(\u_div/PartRem[7][1] ),
	.Y(\u_div/PartRem[6][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U41 (
	.S0(quotient[7]),
	.B(\u_div/SumTmp[7][0] ),
	.A(a[7]),
	.Y(\u_div/PartRem[7][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U42 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][5] ),
	.A(\u_div/PartRem[2][5] ),
	.Y(\u_div/PartRem[1][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U43 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][4] ),
	.A(\u_div/PartRem[3][4] ),
	.Y(\u_div/PartRem[2][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U44 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][3] ),
	.A(\u_div/PartRem[4][3] ),
	.Y(\u_div/PartRem[3][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U45 (
	.S0(quotient[4]),
	.B(\u_div/SumTmp[4][2] ),
	.A(\u_div/PartRem[5][2] ),
	.Y(\u_div/PartRem[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U46 (
	.S0(quotient[5]),
	.B(\u_div/SumTmp[5][1] ),
	.A(\u_div/PartRem[6][1] ),
	.Y(\u_div/PartRem[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U47 (
	.S0(quotient[6]),
	.B(\u_div/SumTmp[6][0] ),
	.A(a[6]),
	.Y(\u_div/PartRem[6][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U48 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][4] ),
	.A(\u_div/PartRem[2][4] ),
	.Y(\u_div/PartRem[1][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U49 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][3] ),
	.A(\u_div/PartRem[3][3] ),
	.Y(\u_div/PartRem[2][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U50 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][2] ),
	.A(\u_div/PartRem[4][2] ),
	.Y(\u_div/PartRem[3][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U51 (
	.S0(quotient[4]),
	.B(\u_div/SumTmp[4][1] ),
	.A(\u_div/PartRem[5][1] ),
	.Y(\u_div/PartRem[4][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U52 (
	.S0(quotient[5]),
	.B(\u_div/SumTmp[5][0] ),
	.A(a[5]),
	.Y(\u_div/PartRem[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U53 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][3] ),
	.A(\u_div/PartRem[2][3] ),
	.Y(\u_div/PartRem[1][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U54 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][2] ),
	.A(\u_div/PartRem[3][2] ),
	.Y(\u_div/PartRem[2][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U55 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][1] ),
	.A(\u_div/PartRem[4][1] ),
	.Y(\u_div/PartRem[3][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U56 (
	.S0(quotient[4]),
	.B(\u_div/SumTmp[4][0] ),
	.A(a[4]),
	.Y(\u_div/PartRem[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U57 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][2] ),
	.A(\u_div/PartRem[2][2] ),
	.Y(\u_div/PartRem[1][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U58 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][1] ),
	.A(\u_div/PartRem[3][1] ),
	.Y(\u_div/PartRem[2][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U59 (
	.S0(quotient[3]),
	.B(\u_div/SumTmp[3][0] ),
	.A(a[3]),
	.Y(\u_div/PartRem[3][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U60 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][1] ),
	.A(\u_div/PartRem[2][1] ),
	.Y(\u_div/PartRem[1][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U61 (
	.S0(quotient[2]),
	.B(\u_div/SumTmp[2][0] ),
	.A(a[2]),
	.Y(\u_div/PartRem[2][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKMX2X2M U62 (
	.S0(quotient[1]),
	.B(\u_div/SumTmp[1][0] ),
	.A(a[1]),
	.Y(\u_div/PartRem[1][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4X1M U63 (
	.A(\u_div/CryTmp[7][1] ),
	.B(n20),
	.C(b[1]),
	.D(b[2]),
	.Y(quotient[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3X1M U64 (
	.A(n20),
	.B(b[2]),
	.C(\u_div/CryTmp[6][2] ),
	.Y(quotient[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U65 (
	.A(\u_div/CryTmp[5][3] ),
	.B(n20),
	.Y(quotient[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U66 (
	.A(n21),
	.B(b[3]),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U67 (
	.A(\u_div/CryTmp[4][4] ),
	.B(n21),
	.Y(quotient[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3X1M U68 (
	.A(n22),
	.B(b[4]),
	.C(b[5]),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3X1M U69 (
	.A(n22),
	.B(b[5]),
	.C(\u_div/CryTmp[3][5] ),
	.Y(quotient[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U70 (
	.A(\u_div/CryTmp[2][6] ),
	.B(n22),
	.Y(quotient[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U71 (
	.A(b[6]),
	.B(b[7]),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U72 (
	.A(\u_div/CryTmp[1][7] ),
	.B(n12),
	.Y(quotient[1]), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ALU_DW01_sub_0 (
	A, 
	B, 
	CI, 
	DIFF, 
	CO, 
	p1, 
	p2, 
	VDD, 
	VSS);
   input [8:0] A;
   input [8:0] B;
   input CI;
   output [8:0] DIFF;
   output CO;
   input p1;
   input p2;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n2;
   wire [9:0] carry;

   // Module instantiations
   ADDFX2M U2_7 (
	.A(A[7]),
	.B(n2),
	.CI(carry[7]),
	.S(DIFF[7]),
	.CO(carry[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_1 (
	.A(A[1]),
	.B(B[1]),
	.CI(carry[1]),
	.S(DIFF[1]),
	.CO(carry[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_5 (
	.A(A[5]),
	.B(B[5]),
	.CI(carry[5]),
	.S(DIFF[5]),
	.CO(carry[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_4 (
	.A(A[4]),
	.B(B[4]),
	.CI(carry[4]),
	.S(DIFF[4]),
	.CO(carry[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_3 (
	.A(A[3]),
	.B(B[3]),
	.CI(carry[3]),
	.S(DIFF[3]),
	.CO(carry[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_2 (
	.A(A[2]),
	.B(B[2]),
	.CI(carry[2]),
	.S(DIFF[2]),
	.CO(carry[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U2_6 (
	.A(A[6]),
	.B(B[6]),
	.CI(carry[6]),
	.S(DIFF[6]),
	.CO(carry[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U1 (
	.A(p1),
	.B(A[0]),
	.Y(DIFF[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U8 (
	.A(B[0]),
	.B(p2),
	.Y(carry[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U11 (
	.A(B[7]),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX1M U12 (
	.A(carry[8]),
	.Y(DIFF[8]), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ALU_DW01_add_0 (
	A, 
	B, 
	CI, 
	SUM, 
	CO, 
	VDD, 
	VSS);
   input [8:0] A;
   input [8:0] B;
   input CI;
   output [8:0] SUM;
   output CO;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;
   wire [8:1] carry;

   // Module instantiations
   ADDFX2M U1_7 (
	.A(A[7]),
	.B(B[7]),
	.CI(carry[7]),
	.S(SUM[7]),
	.CO(SUM[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_1 (
	.A(A[1]),
	.B(B[1]),
	.CI(n1),
	.S(SUM[1]),
	.CO(carry[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_5 (
	.A(A[5]),
	.B(B[5]),
	.CI(carry[5]),
	.S(SUM[5]),
	.CO(carry[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_4 (
	.A(A[4]),
	.B(B[4]),
	.CI(carry[4]),
	.S(SUM[4]),
	.CO(carry[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_3 (
	.A(A[3]),
	.B(B[3]),
	.CI(carry[3]),
	.S(SUM[3]),
	.CO(carry[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_2 (
	.A(A[2]),
	.B(B[2]),
	.CI(carry[2]),
	.S(SUM[2]),
	.CO(carry[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M U1_6 (
	.A(A[6]),
	.B(B[6]),
	.CI(carry[6]),
	.S(SUM[6]),
	.CO(carry[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U1 (
	.A(B[0]),
	.B(A[0]),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U2 (
	.A(B[0]),
	.B(A[0]),
	.Y(SUM[0]), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ALU_DW01_add_1 (
	A, 
	B, 
	CI, 
	SUM, 
	CO, 
	VDD, 
	VSS);
   input [13:0] A;
   input [13:0] B;
   input CI;
   output [13:0] SUM;
   output CO;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;
   wire n8;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;

   assign SUM[6] = A[6] ;
   assign SUM[5] = A[5] ;
   assign SUM[4] = A[4] ;
   assign SUM[3] = A[3] ;
   assign SUM[2] = A[2] ;
   assign SUM[1] = A[1] ;
   assign SUM[0] = A[0] ;

   // Module instantiations
   NAND2X2M U2 (
	.A(A[7]),
	.B(B[7]),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21BX2M U3 (
	.A0(n18),
	.A1(A[12]),
	.B0N(n19),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U5 (
	.A(A[7]),
	.B(n8),
	.Y(SUM[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U6 (
	.A(B[7]),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U7 (
	.A(B[13]),
	.B(n1),
	.Y(SUM[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U15 (
	.A(n10),
	.B(n11),
	.Y(SUM[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U16 (
	.A(n12),
	.B(n13),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U17 (
	.A(n14),
	.B(n15),
	.Y(SUM[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U18 (
	.AN(n16),
	.B(n17),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X1M U19 (
	.A0(A[12]),
	.A1(n18),
	.B0(B[12]),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U20 (
	.A(B[12]),
	.B(A[12]),
	.C(n18),
	.Y(SUM[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21BX1M U21 (
	.A0(n20),
	.A1(n21),
	.B0N(n22),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U22 (
	.A(n21),
	.B(n23),
	.Y(SUM[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U23 (
	.A(n22),
	.B(n20),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U24 (
	.A(B[11]),
	.B(A[11]),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U25 (
	.A(B[11]),
	.B(A[11]),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   OA21X1M U26 (
	.A0(n24),
	.A1(n25),
	.B0(n26),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U27 (
	.A(n27),
	.B(n25),
	.Y(SUM[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2BB1X1M U28 (
	.A0N(n10),
	.A1N(n13),
	.B0(n12),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U29 (
	.A(B[9]),
	.B(A[9]),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U30 (
	.A(B[9]),
	.B(A[9]),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   OA21X1M U31 (
	.A0(n15),
	.A1(n16),
	.B0(n17),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U32 (
	.A(B[8]),
	.B(A[8]),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U33 (
	.A(B[8]),
	.B(A[8]),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U34 (
	.AN(n24),
	.B(n26),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U35 (
	.A(B[10]),
	.B(A[10]),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U36 (
	.A(B[10]),
	.B(A[10]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module ALU_DW02_mult_0 (
	A, 
	B, 
	TC, 
	PRODUCT, 
	VDD, 
	VSS);
   input [7:0] A;
   input [7:0] B;
   input TC;
   output [15:0] PRODUCT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire \ab[7][7] ;
   wire \ab[7][6] ;
   wire \ab[7][5] ;
   wire \ab[7][4] ;
   wire \ab[7][3] ;
   wire \ab[7][2] ;
   wire \ab[7][1] ;
   wire \ab[7][0] ;
   wire \ab[6][7] ;
   wire \ab[6][6] ;
   wire \ab[6][5] ;
   wire \ab[6][4] ;
   wire \ab[6][3] ;
   wire \ab[6][2] ;
   wire \ab[6][1] ;
   wire \ab[6][0] ;
   wire \ab[5][7] ;
   wire \ab[5][6] ;
   wire \ab[5][5] ;
   wire \ab[5][4] ;
   wire \ab[5][3] ;
   wire \ab[5][2] ;
   wire \ab[5][1] ;
   wire \ab[5][0] ;
   wire \ab[4][7] ;
   wire \ab[4][6] ;
   wire \ab[4][5] ;
   wire \ab[4][4] ;
   wire \ab[4][3] ;
   wire \ab[4][2] ;
   wire \ab[4][1] ;
   wire \ab[4][0] ;
   wire \ab[3][7] ;
   wire \ab[3][6] ;
   wire \ab[3][5] ;
   wire \ab[3][4] ;
   wire \ab[3][3] ;
   wire \ab[3][2] ;
   wire \ab[3][1] ;
   wire \ab[3][0] ;
   wire \ab[2][7] ;
   wire \ab[2][6] ;
   wire \ab[2][5] ;
   wire \ab[2][4] ;
   wire \ab[2][3] ;
   wire \ab[2][2] ;
   wire \ab[2][1] ;
   wire \ab[2][0] ;
   wire \ab[1][7] ;
   wire \ab[1][6] ;
   wire \ab[1][5] ;
   wire \ab[1][4] ;
   wire \ab[1][3] ;
   wire \ab[1][2] ;
   wire \ab[1][1] ;
   wire \ab[1][0] ;
   wire \ab[0][7] ;
   wire \ab[0][6] ;
   wire \ab[0][5] ;
   wire \ab[0][4] ;
   wire \ab[0][3] ;
   wire \ab[0][2] ;
   wire \ab[0][1] ;
   wire \CARRYB[7][6] ;
   wire \CARRYB[7][5] ;
   wire \CARRYB[7][4] ;
   wire \CARRYB[7][3] ;
   wire \CARRYB[7][2] ;
   wire \CARRYB[7][1] ;
   wire \CARRYB[7][0] ;
   wire \CARRYB[6][6] ;
   wire \CARRYB[6][5] ;
   wire \CARRYB[6][4] ;
   wire \CARRYB[6][3] ;
   wire \CARRYB[6][2] ;
   wire \CARRYB[6][1] ;
   wire \CARRYB[6][0] ;
   wire \CARRYB[5][6] ;
   wire \CARRYB[5][5] ;
   wire \CARRYB[5][4] ;
   wire \CARRYB[5][3] ;
   wire \CARRYB[5][2] ;
   wire \CARRYB[5][1] ;
   wire \CARRYB[5][0] ;
   wire \CARRYB[4][6] ;
   wire \CARRYB[4][5] ;
   wire \CARRYB[4][4] ;
   wire \CARRYB[4][3] ;
   wire \CARRYB[4][2] ;
   wire \CARRYB[4][1] ;
   wire \CARRYB[4][0] ;
   wire \CARRYB[3][6] ;
   wire \CARRYB[3][5] ;
   wire \CARRYB[3][4] ;
   wire \CARRYB[3][3] ;
   wire \CARRYB[3][2] ;
   wire \CARRYB[3][1] ;
   wire \CARRYB[3][0] ;
   wire \CARRYB[2][6] ;
   wire \CARRYB[2][5] ;
   wire \CARRYB[2][4] ;
   wire \CARRYB[2][3] ;
   wire \CARRYB[2][2] ;
   wire \CARRYB[2][1] ;
   wire \CARRYB[2][0] ;
   wire \SUMB[7][6] ;
   wire \SUMB[7][5] ;
   wire \SUMB[7][4] ;
   wire \SUMB[7][3] ;
   wire \SUMB[7][2] ;
   wire \SUMB[7][1] ;
   wire \SUMB[7][0] ;
   wire \SUMB[6][6] ;
   wire \SUMB[6][5] ;
   wire \SUMB[6][4] ;
   wire \SUMB[6][3] ;
   wire \SUMB[6][2] ;
   wire \SUMB[6][1] ;
   wire \SUMB[5][6] ;
   wire \SUMB[5][5] ;
   wire \SUMB[5][4] ;
   wire \SUMB[5][3] ;
   wire \SUMB[5][2] ;
   wire \SUMB[5][1] ;
   wire \SUMB[4][6] ;
   wire \SUMB[4][5] ;
   wire \SUMB[4][4] ;
   wire \SUMB[4][3] ;
   wire \SUMB[4][2] ;
   wire \SUMB[4][1] ;
   wire \SUMB[3][6] ;
   wire \SUMB[3][5] ;
   wire \SUMB[3][4] ;
   wire \SUMB[3][3] ;
   wire \SUMB[3][2] ;
   wire \SUMB[3][1] ;
   wire \SUMB[2][6] ;
   wire \SUMB[2][5] ;
   wire \SUMB[2][4] ;
   wire \SUMB[2][3] ;
   wire \SUMB[2][2] ;
   wire \SUMB[2][1] ;
   wire \SUMB[1][6] ;
   wire \SUMB[1][5] ;
   wire \SUMB[1][4] ;
   wire \SUMB[1][3] ;
   wire \SUMB[1][2] ;
   wire \SUMB[1][1] ;
   wire \A1[12] ;
   wire \A1[11] ;
   wire \A1[10] ;
   wire \A1[9] ;
   wire \A1[8] ;
   wire \A1[7] ;
   wire \A1[6] ;
   wire \A1[4] ;
   wire \A1[3] ;
   wire \A1[2] ;
   wire \A1[1] ;
   wire \A1[0] ;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;

   // Module instantiations
   ADDFX2M S1_6_0 (
	.A(\ab[6][0] ),
	.B(\CARRYB[5][0] ),
	.CI(\SUMB[5][1] ),
	.S(\A1[4] ),
	.CO(\CARRYB[6][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_4 (
	.A(\ab[6][4] ),
	.B(\CARRYB[5][4] ),
	.CI(\SUMB[5][5] ),
	.S(\SUMB[6][4] ),
	.CO(\CARRYB[6][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_3 (
	.A(\ab[6][3] ),
	.B(\CARRYB[5][3] ),
	.CI(\SUMB[5][4] ),
	.S(\SUMB[6][3] ),
	.CO(\CARRYB[6][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_2 (
	.A(\ab[6][2] ),
	.B(\CARRYB[5][2] ),
	.CI(\SUMB[5][3] ),
	.S(\SUMB[6][2] ),
	.CO(\CARRYB[6][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_1 (
	.A(\ab[6][1] ),
	.B(\CARRYB[5][1] ),
	.CI(\SUMB[5][2] ),
	.S(\SUMB[6][1] ),
	.CO(\CARRYB[6][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S1_5_0 (
	.A(\ab[5][0] ),
	.B(\CARRYB[4][0] ),
	.CI(\SUMB[4][1] ),
	.S(\A1[3] ),
	.CO(\CARRYB[5][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_6_5 (
	.A(\ab[6][5] ),
	.B(\CARRYB[5][5] ),
	.CI(\SUMB[5][6] ),
	.S(\SUMB[6][5] ),
	.CO(\CARRYB[6][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_4 (
	.A(\ab[5][4] ),
	.B(\CARRYB[4][4] ),
	.CI(\SUMB[4][5] ),
	.S(\SUMB[5][4] ),
	.CO(\CARRYB[5][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_3 (
	.A(\ab[5][3] ),
	.B(\CARRYB[4][3] ),
	.CI(\SUMB[4][4] ),
	.S(\SUMB[5][3] ),
	.CO(\CARRYB[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_2 (
	.A(\ab[5][2] ),
	.B(\CARRYB[4][2] ),
	.CI(\SUMB[4][3] ),
	.S(\SUMB[5][2] ),
	.CO(\CARRYB[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_1 (
	.A(\ab[5][1] ),
	.B(\CARRYB[4][1] ),
	.CI(\SUMB[4][2] ),
	.S(\SUMB[5][1] ),
	.CO(\CARRYB[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S1_4_0 (
	.A(\ab[4][0] ),
	.B(\CARRYB[3][0] ),
	.CI(\SUMB[3][1] ),
	.S(\A1[2] ),
	.CO(\CARRYB[4][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_5_5 (
	.A(\ab[5][5] ),
	.B(\CARRYB[4][5] ),
	.CI(\SUMB[4][6] ),
	.S(\SUMB[5][5] ),
	.CO(\CARRYB[5][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_4 (
	.A(\ab[4][4] ),
	.B(\CARRYB[3][4] ),
	.CI(\SUMB[3][5] ),
	.S(\SUMB[4][4] ),
	.CO(\CARRYB[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_3 (
	.A(\ab[4][3] ),
	.B(\CARRYB[3][3] ),
	.CI(\SUMB[3][4] ),
	.S(\SUMB[4][3] ),
	.CO(\CARRYB[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_2 (
	.A(\ab[4][2] ),
	.B(\CARRYB[3][2] ),
	.CI(\SUMB[3][3] ),
	.S(\SUMB[4][2] ),
	.CO(\CARRYB[4][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_1 (
	.A(\ab[4][1] ),
	.B(\CARRYB[3][1] ),
	.CI(\SUMB[3][2] ),
	.S(\SUMB[4][1] ),
	.CO(\CARRYB[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S1_3_0 (
	.A(\ab[3][0] ),
	.B(\CARRYB[2][0] ),
	.CI(\SUMB[2][1] ),
	.S(\A1[1] ),
	.CO(\CARRYB[3][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_4_5 (
	.A(\ab[4][5] ),
	.B(\CARRYB[3][5] ),
	.CI(\SUMB[3][6] ),
	.S(\SUMB[4][5] ),
	.CO(\CARRYB[4][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_4 (
	.A(\ab[3][4] ),
	.B(\CARRYB[2][4] ),
	.CI(\SUMB[2][5] ),
	.S(\SUMB[3][4] ),
	.CO(\CARRYB[3][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_3 (
	.A(\ab[3][3] ),
	.B(\CARRYB[2][3] ),
	.CI(\SUMB[2][4] ),
	.S(\SUMB[3][3] ),
	.CO(\CARRYB[3][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_2 (
	.A(\ab[3][2] ),
	.B(\CARRYB[2][2] ),
	.CI(\SUMB[2][3] ),
	.S(\SUMB[3][2] ),
	.CO(\CARRYB[3][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_1 (
	.A(\ab[3][1] ),
	.B(\CARRYB[2][1] ),
	.CI(\SUMB[2][2] ),
	.S(\SUMB[3][1] ),
	.CO(\CARRYB[3][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_3_5 (
	.A(\ab[3][5] ),
	.B(\CARRYB[2][5] ),
	.CI(\SUMB[2][6] ),
	.S(\SUMB[3][5] ),
	.CO(\CARRYB[3][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S3_6_6 (
	.A(\ab[6][6] ),
	.B(\CARRYB[5][6] ),
	.CI(\ab[5][7] ),
	.S(\SUMB[6][6] ),
	.CO(\CARRYB[6][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S3_5_6 (
	.A(\ab[5][6] ),
	.B(\CARRYB[4][6] ),
	.CI(\ab[4][7] ),
	.S(\SUMB[5][6] ),
	.CO(\CARRYB[5][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S3_4_6 (
	.A(\ab[4][6] ),
	.B(\CARRYB[3][6] ),
	.CI(\ab[3][7] ),
	.S(\SUMB[4][6] ),
	.CO(\CARRYB[4][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S3_3_6 (
	.A(\ab[3][6] ),
	.B(\CARRYB[2][6] ),
	.CI(\ab[2][7] ),
	.S(\SUMB[3][6] ),
	.CO(\CARRYB[3][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S3_2_6 (
	.A(\ab[2][6] ),
	.B(n9),
	.CI(\ab[1][7] ),
	.S(\SUMB[2][6] ),
	.CO(\CARRYB[2][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S1_2_0 (
	.A(\ab[2][0] ),
	.B(n8),
	.CI(\SUMB[1][1] ),
	.S(\A1[0] ),
	.CO(\CARRYB[2][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_4 (
	.A(\ab[2][4] ),
	.B(n7),
	.CI(\SUMB[1][5] ),
	.S(\SUMB[2][4] ),
	.CO(\CARRYB[2][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_3 (
	.A(\ab[2][3] ),
	.B(n6),
	.CI(\SUMB[1][4] ),
	.S(\SUMB[2][3] ),
	.CO(\CARRYB[2][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_2 (
	.A(\ab[2][2] ),
	.B(n5),
	.CI(\SUMB[1][3] ),
	.S(\SUMB[2][2] ),
	.CO(\CARRYB[2][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_1 (
	.A(\ab[2][1] ),
	.B(n4),
	.CI(\SUMB[1][2] ),
	.S(\SUMB[2][1] ),
	.CO(\CARRYB[2][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S2_2_5 (
	.A(\ab[2][5] ),
	.B(n3),
	.CI(\SUMB[1][6] ),
	.S(\SUMB[2][5] ),
	.CO(\CARRYB[2][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_0 (
	.A(\ab[7][0] ),
	.B(\CARRYB[6][0] ),
	.CI(\SUMB[6][1] ),
	.S(\SUMB[7][0] ),
	.CO(\CARRYB[7][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S5_6 (
	.A(\ab[7][6] ),
	.B(\CARRYB[6][6] ),
	.CI(\ab[6][7] ),
	.S(\SUMB[7][6] ),
	.CO(\CARRYB[7][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_4 (
	.A(\ab[7][4] ),
	.B(\CARRYB[6][4] ),
	.CI(\SUMB[6][5] ),
	.S(\SUMB[7][4] ),
	.CO(\CARRYB[7][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_3 (
	.A(\ab[7][3] ),
	.B(\CARRYB[6][3] ),
	.CI(\SUMB[6][4] ),
	.S(\SUMB[7][3] ),
	.CO(\CARRYB[7][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_2 (
	.A(\ab[7][2] ),
	.B(\CARRYB[6][2] ),
	.CI(\SUMB[6][3] ),
	.S(\SUMB[7][2] ),
	.CO(\CARRYB[7][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_1 (
	.A(\ab[7][1] ),
	.B(\CARRYB[6][1] ),
	.CI(\SUMB[6][2] ),
	.S(\SUMB[7][1] ),
	.CO(\CARRYB[7][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDFX2M S4_5 (
	.A(\ab[7][5] ),
	.B(\CARRYB[6][5] ),
	.CI(\SUMB[6][6] ),
	.S(\SUMB[7][5] ),
	.CO(\CARRYB[7][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U2 (
	.A(\ab[0][6] ),
	.B(\ab[1][5] ),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U3 (
	.A(\ab[0][2] ),
	.B(\ab[1][1] ),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U4 (
	.A(\ab[0][3] ),
	.B(\ab[1][2] ),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U5 (
	.A(\ab[0][4] ),
	.B(\ab[1][3] ),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U6 (
	.A(\ab[0][5] ),
	.B(\ab[1][4] ),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U7 (
	.A(\ab[0][1] ),
	.B(\ab[1][0] ),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U8 (
	.A(\ab[0][7] ),
	.B(\ab[1][6] ),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U9 (
	.A(\CARRYB[7][6] ),
	.B(\ab[7][7] ),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U10 (
	.A(\ab[0][6] ),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U11 (
	.A(\CARRYB[7][1] ),
	.B(\SUMB[7][2] ),
	.Y(\A1[7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U12 (
	.A(\CARRYB[7][6] ),
	.B(\ab[7][7] ),
	.Y(\A1[12] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U13 (
	.A(\CARRYB[7][2] ),
	.B(\SUMB[7][3] ),
	.Y(\A1[8] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U14 (
	.A(\CARRYB[7][4] ),
	.B(\SUMB[7][5] ),
	.Y(\A1[10] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U15 (
	.A(\CARRYB[7][3] ),
	.B(\SUMB[7][4] ),
	.Y(\A1[9] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U16 (
	.A(\CARRYB[7][5] ),
	.B(\SUMB[7][6] ),
	.Y(\A1[11] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U17 (
	.A(\ab[0][7] ),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U18 (
	.A(\ab[0][4] ),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U19 (
	.A(\ab[0][5] ),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U20 (
	.A(\ab[0][3] ),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U21 (
	.A(\ab[0][2] ),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U22 (
	.A(\CARRYB[7][0] ),
	.B(n17),
	.Y(\A1[6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U23 (
	.A(\SUMB[7][1] ),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U24 (
	.A(\CARRYB[7][0] ),
	.B(\SUMB[7][1] ),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U25 (
	.A(\CARRYB[7][1] ),
	.B(\SUMB[7][2] ),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U26 (
	.A(\CARRYB[7][3] ),
	.B(\SUMB[7][4] ),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U27 (
	.A(\CARRYB[7][5] ),
	.B(\SUMB[7][6] ),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U28 (
	.A(\CARRYB[7][2] ),
	.B(\SUMB[7][3] ),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U29 (
	.A(\CARRYB[7][4] ),
	.B(\SUMB[7][5] ),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U30 (
	.A(\ab[1][6] ),
	.B(n24),
	.Y(\SUMB[1][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U31 (
	.A(\ab[1][2] ),
	.B(n20),
	.Y(\SUMB[1][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U32 (
	.A(\ab[1][3] ),
	.B(n21),
	.Y(\SUMB[1][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U33 (
	.A(\ab[1][4] ),
	.B(n22),
	.Y(\SUMB[1][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U34 (
	.A(\ab[1][5] ),
	.B(n23),
	.Y(\SUMB[1][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U35 (
	.A(\ab[1][1] ),
	.B(n19),
	.Y(\SUMB[1][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U45 (
	.A(\ab[1][0] ),
	.B(n18),
	.Y(PRODUCT[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U46 (
	.A(\ab[0][1] ),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U53 (
	.A(B[7]),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U55 (
	.A(A[7]),
	.B(n25),
	.Y(\ab[7][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U56 (
	.A(A[7]),
	.B(B[6]),
	.Y(\ab[7][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U57 (
	.A(A[7]),
	.B(B[5]),
	.Y(\ab[7][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U58 (
	.A(A[7]),
	.B(B[4]),
	.Y(\ab[7][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U59 (
	.A(A[7]),
	.B(B[3]),
	.Y(\ab[7][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U60 (
	.A(A[7]),
	.B(B[2]),
	.Y(\ab[7][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U61 (
	.A(A[7]),
	.B(B[1]),
	.Y(\ab[7][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U62 (
	.A(A[7]),
	.B(B[0]),
	.Y(\ab[7][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U63 (
	.A(n25),
	.B(A[6]),
	.Y(\ab[6][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U64 (
	.A(B[6]),
	.B(A[6]),
	.Y(\ab[6][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U65 (
	.A(B[5]),
	.B(A[6]),
	.Y(\ab[6][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U66 (
	.A(B[4]),
	.B(A[6]),
	.Y(\ab[6][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U67 (
	.A(B[3]),
	.B(A[6]),
	.Y(\ab[6][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U68 (
	.A(B[2]),
	.B(A[6]),
	.Y(\ab[6][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U69 (
	.A(B[1]),
	.B(A[6]),
	.Y(\ab[6][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U70 (
	.A(B[0]),
	.B(A[6]),
	.Y(\ab[6][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U71 (
	.A(n25),
	.B(A[5]),
	.Y(\ab[5][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U72 (
	.A(B[6]),
	.B(A[5]),
	.Y(\ab[5][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U73 (
	.A(B[5]),
	.B(A[5]),
	.Y(\ab[5][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U74 (
	.A(B[4]),
	.B(A[5]),
	.Y(\ab[5][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U75 (
	.A(B[3]),
	.B(A[5]),
	.Y(\ab[5][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U76 (
	.A(B[2]),
	.B(A[5]),
	.Y(\ab[5][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U77 (
	.A(B[1]),
	.B(A[5]),
	.Y(\ab[5][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U78 (
	.A(B[0]),
	.B(A[5]),
	.Y(\ab[5][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U79 (
	.A(n25),
	.B(A[4]),
	.Y(\ab[4][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U80 (
	.A(B[6]),
	.B(A[4]),
	.Y(\ab[4][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U81 (
	.A(B[5]),
	.B(A[4]),
	.Y(\ab[4][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U82 (
	.A(B[4]),
	.B(A[4]),
	.Y(\ab[4][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U83 (
	.A(B[3]),
	.B(A[4]),
	.Y(\ab[4][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U84 (
	.A(B[2]),
	.B(A[4]),
	.Y(\ab[4][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U85 (
	.A(B[1]),
	.B(A[4]),
	.Y(\ab[4][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U86 (
	.A(B[0]),
	.B(A[4]),
	.Y(\ab[4][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U87 (
	.A(n25),
	.B(A[3]),
	.Y(\ab[3][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U88 (
	.A(B[6]),
	.B(A[3]),
	.Y(\ab[3][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U89 (
	.A(B[5]),
	.B(A[3]),
	.Y(\ab[3][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U90 (
	.A(B[4]),
	.B(A[3]),
	.Y(\ab[3][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U91 (
	.A(B[3]),
	.B(A[3]),
	.Y(\ab[3][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U92 (
	.A(B[2]),
	.B(A[3]),
	.Y(\ab[3][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U93 (
	.A(B[1]),
	.B(A[3]),
	.Y(\ab[3][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U94 (
	.A(B[0]),
	.B(A[3]),
	.Y(\ab[3][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U95 (
	.A(n25),
	.B(A[2]),
	.Y(\ab[2][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U96 (
	.A(B[6]),
	.B(A[2]),
	.Y(\ab[2][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U97 (
	.A(B[5]),
	.B(A[2]),
	.Y(\ab[2][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U98 (
	.A(B[4]),
	.B(A[2]),
	.Y(\ab[2][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U99 (
	.A(B[3]),
	.B(A[2]),
	.Y(\ab[2][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U100 (
	.A(B[2]),
	.B(A[2]),
	.Y(\ab[2][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U101 (
	.A(B[1]),
	.B(A[2]),
	.Y(\ab[2][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U102 (
	.A(B[0]),
	.B(A[2]),
	.Y(\ab[2][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U103 (
	.A(n25),
	.B(A[1]),
	.Y(\ab[1][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U104 (
	.A(B[6]),
	.B(A[1]),
	.Y(\ab[1][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U105 (
	.A(B[5]),
	.B(A[1]),
	.Y(\ab[1][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U106 (
	.A(B[4]),
	.B(A[1]),
	.Y(\ab[1][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U107 (
	.A(B[3]),
	.B(A[1]),
	.Y(\ab[1][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U108 (
	.A(B[2]),
	.B(A[1]),
	.Y(\ab[1][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U109 (
	.A(B[1]),
	.B(A[1]),
	.Y(\ab[1][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U110 (
	.A(B[0]),
	.B(A[1]),
	.Y(\ab[1][0] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U111 (
	.A(n25),
	.B(A[0]),
	.Y(\ab[0][7] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U112 (
	.A(B[6]),
	.B(A[0]),
	.Y(\ab[0][6] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U113 (
	.A(B[5]),
	.B(A[0]),
	.Y(\ab[0][5] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U114 (
	.A(B[4]),
	.B(A[0]),
	.Y(\ab[0][4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U115 (
	.A(B[3]),
	.B(A[0]),
	.Y(\ab[0][3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U116 (
	.A(B[2]),
	.B(A[0]),
	.Y(\ab[0][2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U117 (
	.A(B[1]),
	.B(A[0]),
	.Y(\ab[0][1] ), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U118 (
	.A(B[0]),
	.B(A[0]),
	.Y(PRODUCT[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   ALU_DW01_add_1 FS_1 (
	.A({ FE_UNCONNECTEDZ_0,
		\A1[12] ,
		\A1[11] ,
		\A1[10] ,
		\A1[9] ,
		\A1[8] ,
		\A1[7] ,
		\A1[6] ,
		\SUMB[7][0] ,
		\A1[4] ,
		\A1[3] ,
		\A1[2] ,
		\A1[1] ,
		\A1[0]  }),
	.B({ n10,
		n14,
		n16,
		n13,
		n15,
		n12,
		n11,
		FE_UNCONNECTEDZ_1,
		FE_UNCONNECTEDZ_2,
		FE_UNCONNECTEDZ_3,
		FE_UNCONNECTEDZ_4,
		FE_UNCONNECTEDZ_5,
		FE_UNCONNECTEDZ_6,
		FE_UNCONNECTEDZ_7 }),
	.SUM({ PRODUCT[15],
		PRODUCT[14],
		PRODUCT[13],
		PRODUCT[12],
		PRODUCT[11],
		PRODUCT[10],
		PRODUCT[9],
		PRODUCT[8],
		PRODUCT[7],
		PRODUCT[6],
		PRODUCT[5],
		PRODUCT[4],
		PRODUCT[3],
		PRODUCT[2] }), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module ALU_test_1 (
	A, 
	B, 
	ALU_en, 
	ALU_CLK, 
	ALU_RST, 
	ALU_FUN, 
	ALU_OUT, 
	ALU_Valid, 
	test_si, 
	test_se, 
	ALU_CLK__L3_N0, 
	VDD, 
	VSS);
   input [7:0] A;
   input [7:0] B;
   input ALU_en;
   input ALU_CLK;
   input ALU_RST;
   input [3:0] ALU_FUN;
   output [15:0] ALU_OUT;
   output ALU_Valid;
   input test_si;
   input test_se;
   input ALU_CLK__L3_N0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_DBTN14_OperA_7_;
   wire FE_DBTN13_OperA_6_;
   wire FE_DBTN12_OperA_5_;
   wire FE_DBTN11_OperA_4_;
   wire FE_DBTN10_OperA_3_;
   wire FE_DBTN9_OperA_2_;
   wire FE_DBTN8_OperA_1_;
   wire FE_DBTN7_OperA_0_;
   wire FE_DBTN6_OperB_6_;
   wire FE_DBTN5_OperB_5_;
   wire FE_DBTN4_OperB_4_;
   wire FE_DBTN3_OperB_3_;
   wire FE_DBTN2_OperB_2_;
   wire FE_DBTN1_OperB_1_;
   wire FE_DBTN0_OperB_0_;
   wire N87;
   wire N88;
   wire N89;
   wire N90;
   wire N91;
   wire N92;
   wire N93;
   wire N94;
   wire N95;
   wire N96;
   wire N97;
   wire N98;
   wire N99;
   wire N100;
   wire N101;
   wire N102;
   wire N103;
   wire N104;
   wire N105;
   wire N106;
   wire N107;
   wire N108;
   wire N109;
   wire N110;
   wire N111;
   wire N112;
   wire N113;
   wire N114;
   wire N115;
   wire N116;
   wire N117;
   wire N118;
   wire N119;
   wire N120;
   wire N121;
   wire N122;
   wire N123;
   wire N124;
   wire N125;
   wire N126;
   wire N127;
   wire N128;
   wire N153;
   wire N154;
   wire N155;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n16;
   wire n17;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n24;
   wire n28;
   wire n30;
   wire n31;
   wire n32;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n50;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n56;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n64;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n72;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n80;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n88;
   wire n90;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n97;
   wire n99;
   wire n100;
   wire n101;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire n110;
   wire n112;
   wire n113;
   wire n114;
   wire n115;
   wire n116;
   wire n117;
   wire n118;
   wire n120;
   wire n122;
   wire n124;
   wire n126;
   wire n128;
   wire n130;
   wire n132;
   wire n134;
   wire n136;
   wire n152;
   wire n27;
   wire n29;
   wire n33;
   wire n48;
   wire n49;
   wire n55;
   wire n57;
   wire n63;
   wire n65;
   wire n71;
   wire n73;
   wire n79;
   wire n81;
   wire n87;
   wire n89;
   wire n91;
   wire n96;
   wire n98;
   wire n102;
   wire n103;
   wire n111;
   wire n138;
   wire n140;
   wire n142;
   wire n144;
   wire n146;
   wire n150;
   wire n154;
   wire n156;
   wire n157;
   wire n158;
   wire n159;
   wire n160;
   wire n161;
   wire n162;
   wire n163;
   wire n164;
   wire n165;
   wire n166;
   wire n167;
   wire n168;
   wire n169;
   wire n170;
   wire n171;
   wire n172;
   wire n173;

   // Module instantiations
   INVX2M FE_DBTC14_OperA_7_ (
	.A(A[7]),
	.Y(FE_DBTN14_OperA_7_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC13_OperA_6_ (
	.A(A[6]),
	.Y(FE_DBTN13_OperA_6_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC12_OperA_5_ (
	.A(A[5]),
	.Y(FE_DBTN12_OperA_5_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC11_OperA_4_ (
	.A(A[4]),
	.Y(FE_DBTN11_OperA_4_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC10_OperA_3_ (
	.A(A[3]),
	.Y(FE_DBTN10_OperA_3_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC9_OperA_2_ (
	.A(A[2]),
	.Y(FE_DBTN9_OperA_2_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC8_OperA_1_ (
	.A(A[1]),
	.Y(FE_DBTN8_OperA_1_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC7_OperA_0_ (
	.A(A[0]),
	.Y(FE_DBTN7_OperA_0_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC6_OperB_6_ (
	.A(B[6]),
	.Y(FE_DBTN6_OperB_6_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC5_OperB_5_ (
	.A(B[5]),
	.Y(FE_DBTN5_OperB_5_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC4_OperB_4_ (
	.A(B[4]),
	.Y(FE_DBTN4_OperB_4_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC3_OperB_3_ (
	.A(B[3]),
	.Y(FE_DBTN3_OperB_3_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC2_OperB_2_ (
	.A(B[2]),
	.Y(FE_DBTN2_OperB_2_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC1_OperB_1_ (
	.A(B[1]),
	.Y(FE_DBTN1_OperB_1_), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M FE_DBTC0_OperB_0_ (
	.A(B[0]),
	.Y(FE_DBTN0_OperB_0_), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[8]  (
	.SI(ALU_OUT[7]),
	.SE(test_se),
	.D(n136),
	.CK(ALU_CLK),
	.RN(ALU_RST),
	.Q(ALU_OUT[8]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[7]  (
	.SI(ALU_OUT[6]),
	.SE(test_se),
	.D(n134),
	.CK(ALU_CLK),
	.RN(ALU_RST),
	.Q(ALU_OUT[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[6]  (
	.SI(ALU_OUT[5]),
	.SE(test_se),
	.D(n132),
	.CK(ALU_CLK),
	.RN(ALU_RST),
	.Q(ALU_OUT[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[5]  (
	.SI(ALU_OUT[4]),
	.SE(test_se),
	.D(n130),
	.CK(ALU_CLK),
	.RN(ALU_RST),
	.Q(ALU_OUT[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[4]  (
	.SI(ALU_OUT[3]),
	.SE(test_se),
	.D(n128),
	.CK(ALU_CLK),
	.RN(ALU_RST),
	.Q(ALU_OUT[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[3]  (
	.SI(ALU_OUT[2]),
	.SE(test_se),
	.D(n126),
	.CK(ALU_CLK),
	.RN(ALU_RST),
	.Q(ALU_OUT[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[2]  (
	.SI(ALU_OUT[1]),
	.SE(test_se),
	.D(n124),
	.CK(ALU_CLK),
	.RN(ALU_RST),
	.Q(ALU_OUT[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[15]  (
	.SI(ALU_OUT[14]),
	.SE(test_se),
	.D(n156),
	.CK(ALU_CLK__L3_N0),
	.RN(ALU_RST),
	.Q(ALU_OUT[15]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[14]  (
	.SI(ALU_OUT[13]),
	.SE(test_se),
	.D(n157),
	.CK(ALU_CLK__L3_N0),
	.RN(ALU_RST),
	.Q(ALU_OUT[14]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[13]  (
	.SI(ALU_OUT[12]),
	.SE(test_se),
	.D(n158),
	.CK(ALU_CLK__L3_N0),
	.RN(ALU_RST),
	.Q(ALU_OUT[13]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[12]  (
	.SI(ALU_OUT[11]),
	.SE(test_se),
	.D(n159),
	.CK(ALU_CLK__L3_N0),
	.RN(ALU_RST),
	.Q(ALU_OUT[12]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[11]  (
	.SI(ALU_OUT[10]),
	.SE(test_se),
	.D(n160),
	.CK(ALU_CLK__L3_N0),
	.RN(ALU_RST),
	.Q(ALU_OUT[11]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[10]  (
	.SI(ALU_OUT[9]),
	.SE(test_se),
	.D(n161),
	.CK(ALU_CLK__L3_N0),
	.RN(ALU_RST),
	.Q(ALU_OUT[10]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[9]  (
	.SI(ALU_OUT[8]),
	.SE(test_se),
	.D(n162),
	.CK(ALU_CLK__L3_N0),
	.RN(ALU_RST),
	.Q(ALU_OUT[9]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[1]  (
	.SI(ALU_OUT[0]),
	.SE(test_se),
	.D(n122),
	.CK(ALU_CLK),
	.RN(ALU_RST),
	.Q(ALU_OUT[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \ALU_OUT_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(n120),
	.CK(ALU_CLK),
	.RN(ALU_RST),
	.Q(ALU_OUT[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX1M ALU_Valid_reg (
	.SI(ALU_OUT[15]),
	.SE(test_se),
	.D(n152),
	.CK(ALU_CLK__L3_N0),
	.RN(ALU_RST),
	.Q(ALU_Valid), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X2M U4 (
	.A(n99),
	.B(n173),
	.C(ALU_FUN[0]),
	.D(ALU_FUN[3]),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X2M U7 (
	.A(n172),
	.B(n43),
	.C(n173),
	.D(ALU_FUN[3]),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3BX4M U10 (
	.AN(n97),
	.B(n171),
	.C(n172),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U11 (
	.A(n43),
	.B(n45),
	.C(n172),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U12 (
	.AN(n17),
	.B(n99),
	.Y(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U13 (
	.A(n32),
	.Y(n167), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U14 (
	.A(n35),
	.Y(n165), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U15 (
	.A(n90),
	.Y(n169), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U16 (
	.A(n19),
	.Y(n164), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U17 (
	.A(n24),
	.Y(n168), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U18 (
	.A(n173),
	.B(ALU_FUN[0]),
	.C(n105),
	.Y(n90), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3BX2M U19 (
	.AN(n43),
	.B(n17),
	.C(N155),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U20 (
	.AN(n109),
	.B(ALU_FUN[0]),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U21 (
	.A(ALU_FUN[1]),
	.B(ALU_FUN[2]),
	.Y(n99), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U22 (
	.A(ALU_FUN[2]),
	.B(ALU_FUN[3]),
	.C(n173),
	.Y(n97), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U23 (
	.A(ALU_en),
	.B(ALU_FUN[3]),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U24 (
	.A(ALU_FUN[2]),
	.B(n171),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U25 (
	.A(ALU_en),
	.B(n118),
	.C(ALU_FUN[0]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U26 (
	.A0(ALU_FUN[3]),
	.A1(n99),
	.B0(n105),
	.Y(n118), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U27 (
	.A(ALU_en),
	.B(n104),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U28 (
	.A0(n172),
	.A1(n105),
	.B0(ALU_FUN[3]),
	.B1(n43),
	.Y(n104), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U29 (
	.A(n171),
	.B(n170),
	.C(ALU_FUN[3]),
	.Y(n105), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U30 (
	.A(n106),
	.Y(n163), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U31 (
	.A(ALU_en),
	.Y(n173), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U32 (
	.A(n45),
	.B(ALU_FUN[0]),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U33 (
	.A(ALU_FUN[1]),
	.Y(n171), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U34 (
	.AN(n97),
	.B(ALU_FUN[1]),
	.Y(n109), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U35 (
	.A(ALU_FUN[2]),
	.Y(n170), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U36 (
	.A(ALU_FUN[0]),
	.Y(n172), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U37 (
	.A(n109),
	.B(ALU_FUN[0]),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3BX4M U39 (
	.AN(n97),
	.B(n171),
	.C(ALU_FUN[0]),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U40 (
	.A(n42),
	.B(n19),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U41 (
	.A(N154),
	.B(ALU_FUN[0]),
	.C(n44),
	.D(ALU_FUN[1]),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U42 (
	.A(ALU_FUN[2]),
	.B(n45),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4X2M U43 (
	.A(N153),
	.B(ALU_FUN[1]),
	.C(n17),
	.D(n170),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U44 (
	.A(n82),
	.B(n83),
	.C(n84),
	.D(n85),
	.Y(n132), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U45 (
	.A0(N127),
	.A1(n31),
	.B0(n86),
	.B1(FE_DBTN6_OperB_6_),
	.C0(B[6]),
	.C1(n88),
	.Y(n84), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U46 (
	.A0(N102),
	.A1(n21),
	.B0(A[5]),
	.B1(n40),
	.C0(N93),
	.C1(n14),
	.Y(n85), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U47 (
	.A0(N111),
	.A1(n34),
	.B0(n32),
	.B1(FE_DBTN13_OperA_6_),
	.C0(A[7]),
	.C1(n30),
	.Y(n83), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI211X2M U48 (
	.A0(N104),
	.A1(n21),
	.B0(n168),
	.C0(n32),
	.Y(n106), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U49 (
	.A0(A[7]),
	.A1(n90),
	.B0(n168),
	.B1(FE_DBTN14_OperA_7_),
	.C0(n32),
	.Y(n101), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U50 (
	.A0(n90),
	.A1(FE_DBTN14_OperA_7_),
	.B0(A[7]),
	.B1(n166),
	.C0(n35),
	.Y(n100), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U51 (
	.A(n28),
	.Y(n166), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U52 (
	.A0(A[0]),
	.A1(n24),
	.B0(n169),
	.B1(FE_DBTN7_OperA_0_),
	.C0(n167),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U53 (
	.A0(A[1]),
	.A1(n24),
	.B0(n169),
	.B1(FE_DBTN8_OperA_1_),
	.C0(n167),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U54 (
	.A0(A[2]),
	.A1(n24),
	.B0(n169),
	.B1(FE_DBTN9_OperA_2_),
	.C0(n167),
	.Y(n54), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U55 (
	.A0(A[3]),
	.A1(n24),
	.B0(n169),
	.B1(FE_DBTN10_OperA_3_),
	.C0(n167),
	.Y(n62), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U56 (
	.A0(A[4]),
	.A1(n24),
	.B0(n169),
	.B1(FE_DBTN11_OperA_4_),
	.C0(n167),
	.Y(n70), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U57 (
	.A0(A[5]),
	.A1(n24),
	.B0(n169),
	.B1(FE_DBTN12_OperA_5_),
	.C0(n167),
	.Y(n78), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U58 (
	.A0(A[6]),
	.A1(n24),
	.B0(n169),
	.B1(FE_DBTN13_OperA_6_),
	.C0(n167),
	.Y(n86), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U59 (
	.A0(FE_DBTN7_OperA_0_),
	.A1(n28),
	.B0(A[0]),
	.B1(n169),
	.C0(n165),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U60 (
	.A0(n28),
	.A1(FE_DBTN8_OperA_1_),
	.B0(A[1]),
	.B1(n169),
	.C0(n165),
	.Y(n46), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U61 (
	.A0(n28),
	.A1(FE_DBTN9_OperA_2_),
	.B0(A[2]),
	.B1(n169),
	.C0(n165),
	.Y(n56), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U62 (
	.A0(n28),
	.A1(FE_DBTN10_OperA_3_),
	.B0(A[3]),
	.B1(n169),
	.C0(n165),
	.Y(n64), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U63 (
	.A0(n28),
	.A1(FE_DBTN11_OperA_4_),
	.B0(A[4]),
	.B1(n169),
	.C0(n165),
	.Y(n72), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U64 (
	.A0(n28),
	.A1(FE_DBTN12_OperA_5_),
	.B0(A[5]),
	.B1(n169),
	.C0(n165),
	.Y(n80), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U65 (
	.A0(n28),
	.A1(FE_DBTN13_OperA_6_),
	.B0(A[6]),
	.B1(n169),
	.C0(n165),
	.Y(n88), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U75 (
	.A0(ALU_OUT[0]),
	.A1(n173),
	.B0(N105),
	.B1(n34),
	.C0(n35),
	.C1(A[0]),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U76 (
	.A0(ALU_OUT[1]),
	.A1(n173),
	.B0(N106),
	.B1(n34),
	.C0(n35),
	.C1(A[1]),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U77 (
	.A(n110),
	.Y(n162), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U78 (
	.A0(N114),
	.A1(n34),
	.B0(ALU_OUT[9]),
	.B1(n173),
	.C0(n163),
	.Y(n110), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U79 (
	.A(n112),
	.Y(n161), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U80 (
	.A0(N115),
	.A1(n34),
	.B0(ALU_OUT[10]),
	.B1(n173),
	.C0(n163),
	.Y(n112), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U81 (
	.A(n113),
	.Y(n160), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U82 (
	.A0(N116),
	.A1(n34),
	.B0(ALU_OUT[11]),
	.B1(n173),
	.C0(n163),
	.Y(n113), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U83 (
	.A(n114),
	.Y(n159), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U84 (
	.A0(N117),
	.A1(n34),
	.B0(ALU_OUT[12]),
	.B1(n173),
	.C0(n163),
	.Y(n114), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U85 (
	.A(n115),
	.Y(n158), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U86 (
	.A0(N118),
	.A1(n34),
	.B0(ALU_OUT[13]),
	.B1(n173),
	.C0(n163),
	.Y(n115), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U87 (
	.A(n116),
	.Y(n157), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U88 (
	.A0(N119),
	.A1(n34),
	.B0(ALU_OUT[14]),
	.B1(n173),
	.C0(n163),
	.Y(n116), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U89 (
	.A(n117),
	.Y(n156), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U90 (
	.A0(N120),
	.A1(n34),
	.B0(ALU_OUT[15]),
	.B1(n173),
	.C0(n163),
	.Y(n117), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U91 (
	.A(n10),
	.B(n11),
	.C(n12),
	.D(n13),
	.Y(n120), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI211X2M U92 (
	.A0(N87),
	.A1(n14),
	.B0(n164),
	.C0(n16),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U93 (
	.A0(B[0]),
	.A1(n20),
	.B0(N96),
	.B1(n21),
	.C0(n22),
	.C1(FE_DBTN0_OperB_0_),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U94 (
	.A0(A[1]),
	.A1(n30),
	.B0(N121),
	.B1(n31),
	.C0(n32),
	.C1(FE_DBTN7_OperA_0_),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U95 (
	.A(n36),
	.B(n37),
	.C(n38),
	.D(n39),
	.Y(n122), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U96 (
	.A0(n40),
	.A1(A[0]),
	.B0(N88),
	.B1(n14),
	.C0(n41),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U97 (
	.A0(B[1]),
	.A1(n46),
	.B0(N97),
	.B1(n21),
	.C0(n47),
	.C1(FE_DBTN1_OperB_1_),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U98 (
	.A0(A[2]),
	.A1(n30),
	.B0(N122),
	.B1(n31),
	.C0(n32),
	.C1(FE_DBTN8_OperA_1_),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U99 (
	.A0(A[2]),
	.A1(n35),
	.B0(ALU_OUT[2]),
	.B1(n173),
	.Y(n50), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U100 (
	.A0(A[3]),
	.A1(n35),
	.B0(ALU_OUT[3]),
	.B1(n173),
	.Y(n58), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U101 (
	.A0(A[4]),
	.A1(n35),
	.B0(ALU_OUT[4]),
	.B1(n173),
	.Y(n66), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U102 (
	.A0(A[5]),
	.A1(n35),
	.B0(ALU_OUT[5]),
	.B1(n173),
	.Y(n74), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U103 (
	.A0(A[6]),
	.A1(n35),
	.B0(ALU_OUT[6]),
	.B1(n173),
	.Y(n82), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U104 (
	.A0(A[7]),
	.A1(n35),
	.B0(ALU_OUT[7]),
	.B1(n173),
	.Y(n94), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B11X2M U105 (
	.A0(ALU_en),
	.A1N(ALU_OUT[8]),
	.B0(n106),
	.C0(n107),
	.Y(n136), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI221XLM U106 (
	.A0(N113),
	.A1(n34),
	.B0(N95),
	.B1(n14),
	.C0(n108),
	.Y(n107), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U107 (
	.A(ALU_FUN[0]),
	.B(n173),
	.C(n99),
	.D(FE_DBTN14_OperA_7_),
	.Y(n108), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U108 (
	.A(n50),
	.B(n51),
	.C(n52),
	.D(n53),
	.Y(n124), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U109 (
	.A0(N123),
	.A1(n31),
	.B0(n54),
	.B1(FE_DBTN2_OperB_2_),
	.C0(B[2]),
	.C1(n56),
	.Y(n52), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U110 (
	.A0(N98),
	.A1(n21),
	.B0(n40),
	.B1(A[1]),
	.C0(N89),
	.C1(n14),
	.Y(n53), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U111 (
	.A0(N107),
	.A1(n34),
	.B0(n32),
	.B1(FE_DBTN9_OperA_2_),
	.C0(A[3]),
	.C1(n30),
	.Y(n51), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U112 (
	.A(n58),
	.B(n59),
	.C(n60),
	.D(n61),
	.Y(n126), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U113 (
	.A0(N124),
	.A1(n31),
	.B0(n62),
	.B1(FE_DBTN3_OperB_3_),
	.C0(B[3]),
	.C1(n64),
	.Y(n60), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U114 (
	.A0(N99),
	.A1(n21),
	.B0(A[2]),
	.B1(n40),
	.C0(N90),
	.C1(n14),
	.Y(n61), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U115 (
	.A0(N108),
	.A1(n34),
	.B0(n32),
	.B1(FE_DBTN10_OperA_3_),
	.C0(A[4]),
	.C1(n30),
	.Y(n59), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U116 (
	.A(n66),
	.B(n67),
	.C(n68),
	.D(n69),
	.Y(n128), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U117 (
	.A0(N125),
	.A1(n31),
	.B0(n70),
	.B1(FE_DBTN4_OperB_4_),
	.C0(B[4]),
	.C1(n72),
	.Y(n68), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U118 (
	.A0(N100),
	.A1(n21),
	.B0(A[3]),
	.B1(n40),
	.C0(N91),
	.C1(n14),
	.Y(n69), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U119 (
	.A0(N109),
	.A1(n34),
	.B0(n32),
	.B1(FE_DBTN11_OperA_4_),
	.C0(A[5]),
	.C1(n30),
	.Y(n67), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U120 (
	.A(n74),
	.B(n75),
	.C(n76),
	.D(n77),
	.Y(n130), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U121 (
	.A0(N126),
	.A1(n31),
	.B0(n78),
	.B1(FE_DBTN5_OperB_5_),
	.C0(B[5]),
	.C1(n80),
	.Y(n76), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U122 (
	.A0(N101),
	.A1(n21),
	.B0(A[4]),
	.B1(n40),
	.C0(N92),
	.C1(n14),
	.Y(n77), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U123 (
	.A0(N110),
	.A1(n34),
	.B0(n32),
	.B1(FE_DBTN12_OperA_5_),
	.C0(A[6]),
	.C1(n30),
	.Y(n75), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4BX1M U124 (
	.AN(n92),
	.B(n93),
	.C(n94),
	.D(n95),
	.Y(n134), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U125 (
	.A0(n100),
	.A1N(B[7]),
	.B0(B[7]),
	.B1(n101),
	.Y(n92), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U126 (
	.A0(N112),
	.A1(n34),
	.B0(N128),
	.B1(n31),
	.C0(n32),
	.C1(FE_DBTN14_OperA_7_),
	.Y(n95), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI222X1M U127 (
	.A0(N103),
	.A1(n21),
	.B0(A[6]),
	.B1(n40),
	.C0(N94),
	.C1(n14),
	.Y(n93), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U128 (
	.A(ALU_Valid),
	.B(ALU_en),
	.Y(n152), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U129 (
	.A(n27),
	.Y(n150), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U130 (
	.A(n79),
	.Y(n154), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U162 (
	.A(FE_DBTN14_OperA_7_),
	.B(B[7]),
	.Y(n140), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U163 (
	.AN(B[4]),
	.B(A[4]),
	.Y(n91), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U164 (
	.AN(A[4]),
	.B(B[4]),
	.Y(n49), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U165 (
	.A(n91),
	.B(n49),
	.Y(n98), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U166 (
	.A(FE_DBTN3_OperB_3_),
	.B(A[3]),
	.Y(n81), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U167 (
	.A(FE_DBTN2_OperB_2_),
	.B(A[2]),
	.Y(n48), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U168 (
	.A(FE_DBTN0_OperB_0_),
	.B(A[0]),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U169 (
	.A(A[2]),
	.B(FE_DBTN2_OperB_2_),
	.Y(n89), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U170 (
	.AN(n48),
	.B(n89),
	.Y(n71), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X1M U171 (
	.A0(n27),
	.A1(FE_DBTN8_OperA_1_),
	.B0(B[1]),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI211X1M U172 (
	.A0(A[1]),
	.A1(n150),
	.B0(n71),
	.C0(n29),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U173 (
	.A(A[3]),
	.B(FE_DBTN3_OperB_3_),
	.Y(n87), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI31X1M U174 (
	.A0(n81),
	.A1(n48),
	.A2(n33),
	.B0(n87),
	.Y(n55), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U175 (
	.AN(A[5]),
	.B(B[5]),
	.Y(n111), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X1M U176 (
	.A0(n98),
	.A1(n55),
	.B0(n49),
	.C0(n111),
	.Y(n57), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U177 (
	.AN(B[5]),
	.B(A[5]),
	.Y(n96), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U178 (
	.A(A[6]),
	.B(B[6]),
	.Y(n103), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U179 (
	.A0(n57),
	.A1(n96),
	.A2(n103),
	.B0(B[6]),
	.B1(FE_DBTN13_OperA_6_),
	.Y(n63), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U180 (
	.A(B[7]),
	.B(FE_DBTN14_OperA_7_),
	.Y(n142), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X1M U181 (
	.A0(n140),
	.A1(n63),
	.B0(n142),
	.Y(N155), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U182 (
	.A(A[0]),
	.B(FE_DBTN0_OperB_0_),
	.Y(n73), 
	.VSS(VSS), 
	.VDD(VDD));
   OA21X1M U183 (
	.A0(n73),
	.A1(FE_DBTN8_OperA_1_),
	.B0(B[1]),
	.Y(n65), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI211X1M U184 (
	.A0(n73),
	.A1(FE_DBTN8_OperA_1_),
	.B0(n71),
	.C0(n65),
	.Y(n79), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI31X1M U185 (
	.A0(n154),
	.A1(n89),
	.A2(n87),
	.B0(n81),
	.Y(n102), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B11X1M U186 (
	.A0(n98),
	.A1N(n102),
	.B0(n96),
	.C0(n91),
	.Y(n138), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U187 (
	.A0(n138),
	.A1(n111),
	.A2(n103),
	.B0(A[6]),
	.B1(FE_DBTN6_OperB_6_),
	.Y(n144), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2B1X1M U188 (
	.A0(n142),
	.A1N(n144),
	.B0(n140),
	.Y(n146), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX1M U189 (
	.A(n146),
	.Y(N154), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U190 (
	.A(N155),
	.B(N154),
	.Y(N153), 
	.VSS(VSS), 
	.VDD(VDD));
   ALU_DW_div_uns_0 div_48 (
	.a({ A[7],
		A[6],
		A[5],
		A[4],
		A[3],
		A[2],
		A[1],
		FE_DBTN7_OperA_0_ }),
	.b({ B[7],
		B[6],
		FE_DBTN5_OperB_5_,
		FE_DBTN4_OperB_4_,
		FE_DBTN3_OperB_3_,
		FE_DBTN2_OperB_2_,
		FE_DBTN1_OperB_1_,
		B[0] }),
	.quotient({ N128,
		N127,
		N126,
		N125,
		N124,
		N123,
		N122,
		N121 }),
	.p1(FE_DBTN0_OperB_0_),
	.p2(FE_DBTN6_OperB_6_),
	.p3(FE_DBTN8_OperA_1_),
	.p4(FE_DBTN9_OperA_2_),
	.p5(FE_DBTN10_OperA_3_),
	.p6(FE_DBTN11_OperA_4_),
	.p7(FE_DBTN12_OperA_5_),
	.p8(FE_DBTN13_OperA_6_), 
	.VDD(VDD), 
	.VSS(VSS));
   ALU_DW01_sub_0 sub_46 (
	.A({ FE_UNCONNECTEDZ_0,
		A }),
	.B({ FE_UNCONNECTEDZ_1,
		B[7],
		FE_DBTN6_OperB_6_,
		FE_DBTN5_OperB_5_,
		FE_DBTN4_OperB_4_,
		FE_DBTN3_OperB_3_,
		FE_DBTN2_OperB_2_,
		FE_DBTN1_OperB_1_,
		B[0] }),
	.DIFF({ N104,
		N103,
		N102,
		N101,
		N100,
		N99,
		N98,
		N97,
		N96 }),
	.p1(FE_DBTN0_OperB_0_),
	.p2(FE_DBTN7_OperA_0_), 
	.VDD(VDD), 
	.VSS(VSS));
   ALU_DW01_add_0 add_45 (
	.A({ FE_UNCONNECTEDZ_2,
		A }),
	.B({ FE_UNCONNECTEDZ_3,
		B }),
	.SUM({ N95,
		N94,
		N93,
		N92,
		N91,
		N90,
		N89,
		N88,
		N87 }), 
	.VDD(VDD), 
	.VSS(VSS));
   ALU_DW02_mult_0 mult_47 (
	.A({ FE_DBTN14_OperA_7_,
		FE_DBTN13_OperA_6_,
		FE_DBTN12_OperA_5_,
		FE_DBTN11_OperA_4_,
		FE_DBTN10_OperA_3_,
		FE_DBTN9_OperA_2_,
		FE_DBTN8_OperA_1_,
		FE_DBTN7_OperA_0_ }),
	.B({ B[7],
		FE_DBTN6_OperB_6_,
		FE_DBTN5_OperB_5_,
		FE_DBTN4_OperB_4_,
		FE_DBTN3_OperB_3_,
		FE_DBTN2_OperB_2_,
		FE_DBTN1_OperB_1_,
		FE_DBTN0_OperB_0_ }),
	.PRODUCT({ N120,
		N119,
		N118,
		N117,
		N116,
		N115,
		N114,
		N113,
		N112,
		N111,
		N110,
		N109,
		N108,
		N107,
		N106,
		N105 }), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module RX_Controller_test_1 (
	RXCont_Pdata, 
	RXCont_Data_Valid, 
	RXCont_CLK, 
	RXCont_RST, 
	RXCont_Out_Data, 
	RXCont_Out_Addr, 
	RXCont_Out_command, 
	test_si2, 
	test_si1, 
	test_so2, 
	test_so1, 
	test_se, 
	p1, 
	p2, 
	REF_CLK_m__L6_N1, 
	VDD, 
	VSS);
   input [7:0] RXCont_Pdata;
   input RXCont_Data_Valid;
   input RXCont_CLK;
   input RXCont_RST;
   output [7:0] RXCont_Out_Data;
   output [7:0] RXCont_Out_Addr;
   output [2:0] RXCont_Out_command;
   input test_si2;
   input test_si1;
   output test_so2;
   output test_so1;
   input test_se;
   input p1;
   input p2;
   input REF_CLK_m__L6_N1;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_PHN33_SI_0_;
   wire FE_PHN28_SI_0_;
   wire count;
   wire n30;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n51;
   wire n52;
   wire n53;
   wire n54;
   wire n55;
   wire n56;
   wire n57;
   wire n58;
   wire n59;
   wire n60;
   wire n61;
   wire n62;
   wire n63;
   wire n64;
   wire n65;
   wire n66;
   wire n67;
   wire n68;
   wire n69;
   wire n70;
   wire n71;
   wire n72;
   wire n73;
   wire n74;
   wire n75;
   wire n76;
   wire n77;
   wire n78;
   wire n79;
   wire n80;
   wire n81;
   wire n82;
   wire n83;
   wire n84;
   wire n85;
   wire n86;
   wire n87;
   wire n88;
   wire n89;
   wire n90;
   wire n91;
   wire n92;
   wire n93;
   wire n94;
   wire n95;
   wire n96;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire n31;
   wire n32;
   wire n42;
   wire n43;
   wire n44;
   wire n45;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n97;
   wire n98;
   wire n99;
   wire n100;
   wire n101;
   wire n102;
   wire n103;
   wire n104;
   wire n105;
   wire n106;
   wire n107;
   wire n108;
   wire n109;
   wire [2:0] Current_State;
   wire [2:0] Next_State;
   wire [7:0] command;

   assign test_so1 = Current_State[1] ;
   assign test_so2 = count ;

   // Module instantiations
   CLKBUFX1M FE_PHC33_SI_0_ (
	.A(FE_PHN28_SI_0_),
	.Y(FE_PHN33_SI_0_), 
	.VSS(VSS), 
	.VDD(VDD));
   DLY4X1M FE_PHC28_SI_0_ (
	.A(test_si2),
	.Y(FE_PHN28_SI_0_), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \addr_reg[0]  (
	.SI(n24),
	.SE(p1),
	.D(n87),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n109),
	.QN(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M count_reg (
	.SI(command[7]),
	.SE(test_se),
	.D(n96),
	.CK(RXCont_CLK),
	.RN(RXCont_RST),
	.Q(count), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \addr_reg[7]  (
	.SI(n103),
	.SE(p1),
	.D(n80),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n102),
	.QN(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \addr_reg[6]  (
	.SI(n104),
	.SE(p1),
	.D(n81),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n103),
	.QN(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \addr_reg[5]  (
	.SI(n105),
	.SE(p1),
	.D(n82),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n104),
	.QN(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \addr_reg[4]  (
	.SI(n106),
	.SE(p1),
	.D(n83),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n105),
	.QN(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \addr_reg[3]  (
	.SI(n107),
	.SE(p1),
	.D(n84),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n106),
	.QN(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \addr_reg[2]  (
	.SI(n108),
	.SE(p1),
	.D(n85),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n107),
	.QN(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \addr_reg[1]  (
	.SI(n109),
	.SE(p1),
	.D(n86),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n108),
	.QN(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \command_reg[7]  (
	.SI(n31),
	.SE(test_se),
	.D(n88),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(command[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \command_reg[3]  (
	.SI(n42),
	.SE(test_se),
	.D(n92),
	.CK(REF_CLK_m__L6_N1),
	.RN(p2),
	.Q(command[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \command_reg[4]  (
	.SI(command[3]),
	.SE(p1),
	.D(n91),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n100),
	.QN(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \command_reg[0]  (
	.SI(n102),
	.SE(test_se),
	.D(n95),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(n101),
	.QN(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Current_State_reg[0]  (
	.SI(test_si1),
	.SE(p1),
	.D(Next_State[0]),
	.CK(RXCont_CLK),
	.RN(RXCont_RST),
	.Q(Current_State[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \command_reg[6]  (
	.SI(command[5]),
	.SE(test_se),
	.D(n89),
	.CK(REF_CLK_m__L6_N1),
	.RN(p2),
	.Q(command[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \command_reg[5]  (
	.SI(n100),
	.SE(p1),
	.D(n90),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(command[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \command_reg[2]  (
	.SI(command[1]),
	.SE(test_se),
	.D(n93),
	.CK(REF_CLK_m__L6_N1),
	.RN(p2),
	.Q(command[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \command_reg[1]  (
	.SI(n101),
	.SE(p1),
	.D(n94),
	.CK(RXCont_CLK),
	.RN(p2),
	.Q(command[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Current_State_reg[1]  (
	.SI(n44),
	.SE(test_se),
	.D(Next_State[1]),
	.CK(REF_CLK_m__L6_N1),
	.RN(p2),
	.Q(Current_State[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Current_State_reg[2]  (
	.SI(FE_PHN33_SI_0_),
	.SE(test_se),
	.D(Next_State[2]),
	.CK(REF_CLK_m__L6_N1),
	.RN(p2),
	.Q(Current_State[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U23 (
	.A(Current_State[1]),
	.B(Current_State[2]),
	.C(n44),
	.Y(n52), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U25 (
	.A(RXCont_Out_command[0]),
	.B(RXCont_Out_command[2]),
	.Y(n57), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U26 (
	.A(n51),
	.B(n61),
	.Y(n56), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U27 (
	.A(n59),
	.B(n55),
	.Y(RXCont_Out_command[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U28 (
	.A(n55),
	.B(n56),
	.Y(RXCont_Out_command[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U29 (
	.A(n61),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U30 (
	.A(n51),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U32 (
	.A(n29),
	.B(n54),
	.Y(n59), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U33 (
	.A(n63),
	.B(n64),
	.C(n54),
	.Y(n55), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U34 (
	.A(n57),
	.B(n49),
	.Y(RXCont_Out_Data[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U35 (
	.A(n57),
	.B(n48),
	.Y(RXCont_Out_Data[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U36 (
	.A(n57),
	.B(n47),
	.Y(RXCont_Out_Data[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U37 (
	.A(n57),
	.B(n46),
	.Y(RXCont_Out_Data[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U38 (
	.A(n57),
	.B(n99),
	.Y(RXCont_Out_Data[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U39 (
	.A(n57),
	.B(n98),
	.Y(RXCont_Out_Data[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U40 (
	.A(n57),
	.B(n97),
	.Y(RXCont_Out_Data[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U41 (
	.A(n57),
	.B(n50),
	.Y(RXCont_Out_Data[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U42 (
	.A(n64),
	.B(n70),
	.Y(n61), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U44 (
	.A(n45),
	.B(n26),
	.Y(n51), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U45 (
	.A(n69),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI31X1M U46 (
	.A0(n74),
	.A1(n49),
	.A2(n99),
	.B0(n75),
	.Y(n72), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U47 (
	.A(n58),
	.B(n45),
	.Y(RXCont_Out_command[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U48 (
	.A0(n52),
	.A1(n43),
	.B0(n98),
	.B1(n27),
	.Y(n94), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U49 (
	.A0(n52),
	.A1(n42),
	.B0(n97),
	.B1(n27),
	.Y(n93), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U50 (
	.A0(n52),
	.A1(n32),
	.B0(n48),
	.B1(n27),
	.Y(n90), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U51 (
	.A0(n52),
	.A1(n31),
	.B0(n47),
	.B1(n27),
	.Y(n89), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U52 (
	.A(n52),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U53 (
	.A(n50),
	.B(n27),
	.Y(n73), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U54 (
	.A(n99),
	.B(n49),
	.C(n79),
	.Y(n75), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U55 (
	.A(n43),
	.B(n32),
	.C(command[2]),
	.D(command[6]),
	.Y(n70), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U56 (
	.A(n44),
	.B(Current_State[2]),
	.C(n28),
	.Y(n69), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U57 (
	.A(Current_State[0]),
	.B(Current_State[2]),
	.C(n28),
	.Y(n53), 
	.VSS(VSS), 
	.VDD(VDD));
   AND4X2M U58 (
	.A(command[3]),
	.B(command[7]),
	.C(n33),
	.D(n30),
	.Y(n64), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U59 (
	.A0(n99),
	.A1(n56),
	.B0(n41),
	.B1(n59),
	.C0(n60),
	.Y(RXCont_Out_Addr[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U60 (
	.A0(n40),
	.A1(n59),
	.B0(n98),
	.B1(n56),
	.Y(RXCont_Out_Addr[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U61 (
	.A0(n39),
	.A1(n59),
	.B0(n97),
	.B1(n56),
	.Y(RXCont_Out_Addr[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U62 (
	.A0(n38),
	.A1(n59),
	.B0(n50),
	.B1(n56),
	.Y(RXCont_Out_Addr[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U63 (
	.A0(n37),
	.A1(n59),
	.B0(n49),
	.B1(n56),
	.Y(RXCont_Out_Addr[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U64 (
	.A0(n36),
	.A1(n59),
	.B0(n48),
	.B1(n56),
	.Y(RXCont_Out_Addr[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U65 (
	.A0(n35),
	.A1(n59),
	.B0(n47),
	.B1(n56),
	.Y(RXCont_Out_Addr[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U66 (
	.A0(n34),
	.A1(n59),
	.B0(n46),
	.B1(n56),
	.Y(RXCont_Out_Addr[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U67 (
	.A(Current_State[0]),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U68 (
	.A(Current_State[1]),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X2M U69 (
	.A(n53),
	.B(RXCont_Data_Valid),
	.Y(n54), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U70 (
	.A(command[1]),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U71 (
	.A(command[5]),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI31X1M U72 (
	.A0(n74),
	.A1(RXCont_Pdata[4]),
	.A2(RXCont_Pdata[0]),
	.B0(n65),
	.Y(n71), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U73 (
	.A(n42),
	.B(n31),
	.C(command[1]),
	.D(command[5]),
	.Y(n63), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U74 (
	.A(n97),
	.B(n47),
	.C(RXCont_Pdata[1]),
	.D(RXCont_Pdata[5]),
	.Y(n79), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U75 (
	.A0(RXCont_Data_Valid),
	.A1(n26),
	.B0(n76),
	.B1(n27),
	.C0(n77),
	.Y(Next_State[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U76 (
	.A(RXCont_Data_Valid),
	.B(n78),
	.C(n44),
	.D(n24),
	.Y(n77), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI211X2M U77 (
	.A0(n75),
	.A1(n65),
	.B0(n50),
	.C0(n46),
	.Y(n76), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U78 (
	.A0(n63),
	.A1(n70),
	.B0(Current_State[1]),
	.C0(n64),
	.Y(n78), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U79 (
	.A0(RXCont_Data_Valid),
	.A1(n58),
	.B0(n62),
	.C0(n60),
	.Y(Next_State[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4BX1M U80 (
	.AN(n65),
	.B(n52),
	.C(RXCont_Pdata[3]),
	.D(RXCont_Pdata[7]),
	.Y(n62), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U81 (
	.A0(n52),
	.A1(n33),
	.B0(n99),
	.B1(n27),
	.Y(n95), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U82 (
	.A0(n52),
	.A1(n30),
	.B0(n49),
	.B1(n27),
	.Y(n91), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U83 (
	.A0(n25),
	.A1(n99),
	.B0(n51),
	.B1(n41),
	.Y(n87), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U84 (
	.A0(n25),
	.A1(n98),
	.B0(n51),
	.B1(n40),
	.Y(n86), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U85 (
	.A0(n25),
	.A1(n97),
	.B0(n51),
	.B1(n39),
	.Y(n85), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U86 (
	.A0(n25),
	.A1(n50),
	.B0(n51),
	.B1(n38),
	.Y(n84), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U87 (
	.A0(n25),
	.A1(n49),
	.B0(n51),
	.B1(n37),
	.Y(n83), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U88 (
	.A0(n25),
	.A1(n48),
	.B0(n51),
	.B1(n36),
	.Y(n82), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U89 (
	.A0(n25),
	.A1(n47),
	.B0(n51),
	.B1(n35),
	.Y(n81), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U90 (
	.A0(n25),
	.A1(n46),
	.B0(n51),
	.B1(n34),
	.Y(n80), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U91 (
	.A0(n28),
	.A1(n66),
	.B0(n67),
	.C0(n68),
	.Y(Next_State[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U92 (
	.A0(n44),
	.A1(n24),
	.B0(n45),
	.Y(n66), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U93 (
	.A0(n64),
	.A1(n53),
	.A2(n63),
	.B0(n29),
	.B1(n69),
	.Y(n68), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U94 (
	.A0(n71),
	.A1(n72),
	.B0(RXCont_Pdata[7]),
	.C0(n73),
	.Y(n67), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U95 (
	.A(RXCont_Pdata[2]),
	.Y(n97), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U96 (
	.A(RXCont_Pdata[6]),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U97 (
	.A0N(n27),
	.A1N(command[3]),
	.B0(n50),
	.B1(n27),
	.Y(n92), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U98 (
	.A0N(n27),
	.A1N(command[7]),
	.B0(n46),
	.B1(n27),
	.Y(n88), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U99 (
	.A(Current_State[1]),
	.B(n44),
	.C(Current_State[2]),
	.Y(n58), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U100 (
	.A(RXCont_Pdata[1]),
	.B(RXCont_Pdata[5]),
	.C(n97),
	.D(n47),
	.Y(n74), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U101 (
	.A(RXCont_Pdata[4]),
	.Y(n49), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U102 (
	.A(RXCont_Pdata[3]),
	.Y(n50), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U103 (
	.A(RXCont_Pdata[0]),
	.Y(n99), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U104 (
	.A(RXCont_Pdata[1]),
	.Y(n98), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U105 (
	.A(RXCont_Pdata[5]),
	.Y(n48), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U106 (
	.A(RXCont_Data_Valid),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U107 (
	.A(RXCont_Pdata[7]),
	.Y(n46), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U108 (
	.A(Current_State[2]),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U109 (
	.A(RXCont_Pdata[0]),
	.B(RXCont_Pdata[4]),
	.C(n79),
	.Y(n65), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U110 (
	.A(command[2]),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U111 (
	.A(command[6]),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX2M U112 (
	.AN(n55),
	.B(count),
	.Y(n60), 
	.VSS(VSS), 
	.VDD(VDD));
   AO21XLM U113 (
	.A0(n53),
	.A1(count),
	.B0(n54),
	.Y(n96), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module TX_Controller_test_1 (
	TXCont_ALU_Out, 
	TXCont_Pdata, 
	TXCont_RdData, 
	TXCont_Addr, 
	TXCont_command, 
	TXCont_ALU_valid, 
	TXCont_RF_Valid, 
	TXCont_Busy, 
	TXCont_CLK, 
	TXCont_RST, 
	TXCont_Addr_Out, 
	TXCont_TXPdata_Out, 
	TXCont_RFWr_Data, 
	TXCont_ALU_Fun, 
	TXCont_ALU_en, 
	TXCont_CLK_en, 
	TXCont_Rd_en, 
	TXCont_Wr_en, 
	TXCont_Data_Valid, 
	TXCont_CLK_Div_en, 
	test_si, 
	test_so, 
	test_se, 
	p1, 
	p2, 
	p3, 
	REF_CLK_m__L6_N3, 
	REF_CLK_m__L6_N2, 
	VDD, 
	VSS);
   input [15:0] TXCont_ALU_Out;
   input [7:0] TXCont_Pdata;
   input [7:0] TXCont_RdData;
   input [7:0] TXCont_Addr;
   input [2:0] TXCont_command;
   input TXCont_ALU_valid;
   input TXCont_RF_Valid;
   input TXCont_Busy;
   input TXCont_CLK;
   input TXCont_RST;
   output [7:0] TXCont_Addr_Out;
   output [7:0] TXCont_TXPdata_Out;
   output [7:0] TXCont_RFWr_Data;
   output [3:0] TXCont_ALU_Fun;
   output TXCont_ALU_en;
   output TXCont_CLK_en;
   output TXCont_Rd_en;
   output TXCont_Wr_en;
   output TXCont_Data_Valid;
   output TXCont_CLK_Div_en;
   input test_si;
   output test_so;
   input test_se;
   input p1;
   input p2;
   input p3;
   input REF_CLK_m__L6_N3;
   input REF_CLK_m__L6_N2;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n21;
   wire n23;
   wire n24;
   wire n26;
   wire n27;
   wire n29;
   wire n30;
   wire n32;
   wire n33;
   wire n34;
   wire n35;
   wire n36;
   wire n37;
   wire n38;
   wire n39;
   wire n40;
   wire n41;
   wire n43;
   wire n46;
   wire n47;
   wire n48;
   wire n49;
   wire n50;
   wire n56;
   wire n58;
   wire n60;
   wire n62;
   wire n64;
   wire n66;
   wire n68;
   wire n70;
   wire n72;
   wire n74;
   wire n76;
   wire n78;
   wire n80;
   wire n82;
   wire n84;
   wire n86;
   wire n87;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n22;
   wire n25;
   wire n28;
   wire n31;
   wire n42;
   wire n44;
   wire n45;
   wire n51;
   wire n88;
   wire n89;
   wire [7:0] TXCont_Pdata_c;
   wire [7:0] TXCont_Addr_c;
   wire [2:0] Current_State;
   wire [2:0] Next_State;

   assign test_so = TXCont_Pdata_c[7] ;

   // Module instantiations
   SDFFRQX2M \TXCont_Pdata_c_reg[7]  (
	.SI(TXCont_Pdata_c[6]),
	.SE(p2),
	.D(n86),
	.CK(REF_CLK_m__L6_N3),
	.RN(TXCont_RST),
	.Q(TXCont_Pdata_c[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Pdata_c_reg[6]  (
	.SI(TXCont_Pdata_c[5]),
	.SE(p2),
	.D(n84),
	.CK(REF_CLK_m__L6_N3),
	.RN(p3),
	.Q(TXCont_Pdata_c[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Pdata_c_reg[5]  (
	.SI(TXCont_Pdata_c[4]),
	.SE(p2),
	.D(n82),
	.CK(REF_CLK_m__L6_N3),
	.RN(p3),
	.Q(TXCont_Pdata_c[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Pdata_c_reg[4]  (
	.SI(n8),
	.SE(p2),
	.D(n80),
	.CK(REF_CLK_m__L6_N3),
	.RN(p3),
	.Q(TXCont_Pdata_c[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Pdata_c_reg[3]  (
	.SI(n9),
	.SE(p1),
	.D(n78),
	.CK(REF_CLK_m__L6_N3),
	.RN(TXCont_RST),
	.Q(TXCont_Pdata_c[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Pdata_c_reg[2]  (
	.SI(n10),
	.SE(p1),
	.D(n76),
	.CK(REF_CLK_m__L6_N3),
	.RN(TXCont_RST),
	.Q(TXCont_Pdata_c[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Pdata_c_reg[1]  (
	.SI(n11),
	.SE(p2),
	.D(n74),
	.CK(REF_CLK_m__L6_N3),
	.RN(p3),
	.Q(TXCont_Pdata_c[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Pdata_c_reg[0]  (
	.SI(TXCont_Addr_c[7]),
	.SE(p2),
	.D(n72),
	.CK(TXCont_CLK),
	.RN(p3),
	.Q(TXCont_Pdata_c[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Addr_c_reg[5]  (
	.SI(TXCont_Addr_c[4]),
	.SE(p2),
	.D(n66),
	.CK(TXCont_CLK),
	.RN(p3),
	.Q(TXCont_Addr_c[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Addr_c_reg[4]  (
	.SI(n16),
	.SE(p2),
	.D(n64),
	.CK(TXCont_CLK),
	.RN(p3),
	.Q(TXCont_Addr_c[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Addr_c_reg[3]  (
	.SI(TXCont_Addr_c[2]),
	.SE(p2),
	.D(n62),
	.CK(TXCont_CLK),
	.RN(p3),
	.Q(TXCont_Addr_c[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Addr_c_reg[2]  (
	.SI(TXCont_Addr_c[1]),
	.SE(p2),
	.D(n60),
	.CK(TXCont_CLK),
	.RN(p3),
	.Q(TXCont_Addr_c[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Addr_c_reg[7]  (
	.SI(TXCont_Addr_c[6]),
	.SE(p2),
	.D(n70),
	.CK(TXCont_CLK),
	.RN(p3),
	.Q(TXCont_Addr_c[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Addr_c_reg[6]  (
	.SI(TXCont_Addr_c[5]),
	.SE(p2),
	.D(n68),
	.CK(TXCont_CLK),
	.RN(p3),
	.Q(TXCont_Addr_c[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Addr_c_reg[1]  (
	.SI(TXCont_Addr_c[0]),
	.SE(p2),
	.D(n58),
	.CK(TXCont_CLK),
	.RN(p3),
	.Q(TXCont_Addr_c[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \TXCont_Addr_c_reg[0]  (
	.SI(n42),
	.SE(p2),
	.D(n56),
	.CK(REF_CLK_m__L6_N2),
	.RN(p3),
	.Q(TXCont_Addr_c[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Current_State_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(n87),
	.CK(REF_CLK_m__L6_N2),
	.RN(TXCont_RST),
	.Q(Current_State[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Current_State_reg[1]  (
	.SI(n25),
	.SE(test_se),
	.D(Next_State[1]),
	.CK(REF_CLK_m__L6_N3),
	.RN(TXCont_RST),
	.Q(Current_State[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Current_State_reg[2]  (
	.SI(n31),
	.SE(test_se),
	.D(Next_State[2]),
	.CK(REF_CLK_m__L6_N3),
	.RN(TXCont_RST),
	.Q(Current_State[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U5 (
	.A(n44),
	.B(n51),
	.C(n45),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X3M U6 (
	.A(n46),
	.B(n17),
	.Y(TXCont_Addr_Out[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U7 (
	.A(TXCont_Wr_en),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U8 (
	.A(n8),
	.B(n41),
	.Y(TXCont_ALU_Fun[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U9 (
	.A(n9),
	.B(n41),
	.Y(TXCont_ALU_Fun[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U10 (
	.A(n10),
	.B(n41),
	.Y(TXCont_ALU_Fun[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U11 (
	.A(Current_State[0]),
	.B(Current_State[2]),
	.C(n31),
	.Y(TXCont_Rd_en), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U12 (
	.A(TXCont_command[0]),
	.Y(n45), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U13 (
	.A(TXCont_command[1]),
	.Y(n44), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U14 (
	.A(TXCont_command[2]),
	.Y(n51), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U15 (
	.A(n39),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U16 (
	.A(TXCont_Rd_en),
	.B(TXCont_Wr_en),
	.Y(n46), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U17 (
	.A(n46),
	.B(n18),
	.Y(TXCont_Addr_Out[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U18 (
	.A(n46),
	.B(n19),
	.Y(TXCont_Addr_Out[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X4M U19 (
	.A(n46),
	.B(n16),
	.Y(TXCont_Addr_Out[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U20 (
	.A(n46),
	.B(n14),
	.Y(TXCont_Addr_Out[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U21 (
	.A(n46),
	.B(n15),
	.Y(TXCont_Addr_Out[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U22 (
	.A0N(TXCont_Pdata[4]),
	.A1N(n3),
	.B0(n3),
	.B1(n7),
	.Y(n80), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U23 (
	.A0N(TXCont_Pdata[5]),
	.A1N(n3),
	.B0(n3),
	.B1(n6),
	.Y(n82), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U24 (
	.A0N(TXCont_Pdata[6]),
	.A1N(n3),
	.B0(n3),
	.B1(n5),
	.Y(n84), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U25 (
	.A0N(TXCont_Pdata[7]),
	.A1N(n3),
	.B0(n3),
	.B1(n4),
	.Y(n86), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U26 (
	.A0N(TXCont_Pdata[0]),
	.A1N(n3),
	.B0(n3),
	.B1(n11),
	.Y(n72), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U27 (
	.A0N(TXCont_Pdata[1]),
	.A1N(n3),
	.B0(n3),
	.B1(n10),
	.Y(n74), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U28 (
	.A0N(TXCont_Pdata[2]),
	.A1N(n3),
	.B0(n3),
	.B1(n9),
	.Y(n76), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U29 (
	.A0N(TXCont_Pdata[3]),
	.A1N(n3),
	.B0(n3),
	.B1(n8),
	.Y(n78), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U30 (
	.A(n46),
	.B(n13),
	.Y(TXCont_Addr_Out[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U31 (
	.A(n46),
	.B(n12),
	.Y(TXCont_Addr_Out[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U32 (
	.A0(n23),
	.A1N(n40),
	.B0(n41),
	.B1(n88),
	.Y(n30), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U33 (
	.A(n11),
	.B(n22),
	.Y(TXCont_RFWr_Data[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U34 (
	.A(n10),
	.B(n22),
	.Y(TXCont_RFWr_Data[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U35 (
	.A(n9),
	.B(n22),
	.Y(TXCont_RFWr_Data[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U36 (
	.A(n8),
	.B(n22),
	.Y(TXCont_RFWr_Data[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U37 (
	.A(n7),
	.B(n22),
	.Y(TXCont_RFWr_Data[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U38 (
	.A(n6),
	.B(n22),
	.Y(TXCont_RFWr_Data[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U39 (
	.A(n5),
	.B(n22),
	.Y(TXCont_RFWr_Data[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U40 (
	.A(n4),
	.B(n22),
	.Y(TXCont_RFWr_Data[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U41 (
	.A0(n21),
	.A1(n45),
	.B0(n42),
	.B1(n23),
	.C0(n24),
	.Y(n87), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI31X2M U42 (
	.A0(n42),
	.A1(n89),
	.A2(n26),
	.B0(n27),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U43 (
	.A(n42),
	.B(n25),
	.Y(n40), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U44 (
	.A0(n41),
	.A1(n88),
	.B0(n39),
	.C0(n43),
	.Y(TXCont_Data_Valid), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U45 (
	.A(n31),
	.B(n22),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U46 (
	.A(n40),
	.B(n23),
	.Y(n39), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U47 (
	.A(n40),
	.B(n89),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U48 (
	.A(n43),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U49 (
	.A(n41),
	.B(n47),
	.Y(TXCont_ALU_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X2M U50 (
	.A(TXCont_command[2]),
	.B(n26),
	.C(n45),
	.D(n44),
	.Y(n47), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U51 (
	.A(n11),
	.B(n41),
	.Y(TXCont_ALU_Fun[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U52 (
	.A(Current_State[1]),
	.Y(n31), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U53 (
	.A(n25),
	.B(Current_State[2]),
	.Y(TXCont_Wr_en), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U54 (
	.A0(n49),
	.A1(n44),
	.B0(n50),
	.C0(n24),
	.Y(Next_State[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U55 (
	.A0N(TXCont_Busy),
	.A1N(TXCont_RF_Valid),
	.B0(TXCont_Rd_en),
	.Y(n50), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI31X2M U56 (
	.A0(n42),
	.A1(n89),
	.A2(n25),
	.B0(n27),
	.Y(n49), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U57 (
	.A0N(TXCont_Addr[0]),
	.A1N(n3),
	.B0(n3),
	.B1(n19),
	.Y(n56), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U58 (
	.A0N(TXCont_Addr[1]),
	.A1N(n3),
	.B0(n3),
	.B1(n18),
	.Y(n58), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U59 (
	.A0N(TXCont_Addr[2]),
	.A1N(n3),
	.B0(n3),
	.B1(n17),
	.Y(n60), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U60 (
	.A0N(TXCont_Addr[3]),
	.A1N(n3),
	.B0(n3),
	.B1(n16),
	.Y(n62), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U61 (
	.A0N(TXCont_Addr[4]),
	.A1N(n3),
	.B0(n3),
	.B1(n15),
	.Y(n64), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U62 (
	.A0N(TXCont_Addr[5]),
	.A1N(n3),
	.B0(n3),
	.B1(n14),
	.Y(n66), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U63 (
	.A0N(TXCont_Addr[6]),
	.A1N(n3),
	.B0(n3),
	.B1(n13),
	.Y(n68), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U64 (
	.A0N(TXCont_Addr[7]),
	.A1N(n3),
	.B0(n3),
	.B1(n12),
	.Y(n70), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U65 (
	.A(Current_State[0]),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U66 (
	.A(TXCont_Addr_c[6]),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U67 (
	.A(TXCont_Addr_c[7]),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U68 (
	.A(TXCont_Addr_c[1]),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U69 (
	.A(TXCont_Addr_c[0]),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI221X1M U70 (
	.A0(n48),
	.A1(n51),
	.B0(Current_State[1]),
	.B1(n42),
	.C0(n24),
	.Y(Next_State[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U71 (
	.A0(n26),
	.A1(n89),
	.B0(n27),
	.Y(n48), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U72 (
	.A(n26),
	.B(Current_State[2]),
	.Y(n41), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U73 (
	.A(Current_State[0]),
	.B(Current_State[1]),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U74 (
	.A(TXCont_RF_Valid),
	.B(TXCont_Rd_en),
	.Y(n43), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U75 (
	.A(TXCont_Busy),
	.B(n31),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U76 (
	.A(Current_State[2]),
	.Y(n42), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U77 (
	.A(TXCont_Busy),
	.Y(n89), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U78 (
	.A(TXCont_Pdata_c[0]),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U79 (
	.A(TXCont_Pdata_c[1]),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U80 (
	.A(TXCont_Pdata_c[2]),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U81 (
	.A(TXCont_Pdata_c[3]),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U82 (
	.A(TXCont_Pdata_c[4]),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U83 (
	.A(TXCont_Pdata_c[5]),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U84 (
	.A(TXCont_Pdata_c[6]),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U85 (
	.A(TXCont_Pdata_c[7]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U86 (
	.A(TXCont_Addr_c[4]),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U87 (
	.A(TXCont_Addr_c[5]),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U88 (
	.A(TXCont_Addr_c[3]),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U89 (
	.A(TXCont_Addr_c[2]),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U90 (
	.A0N(TXCont_RdData[0]),
	.A1N(n28),
	.B0(n38),
	.Y(TXCont_TXPdata_Out[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U91 (
	.A0(TXCont_ALU_Out[0]),
	.A1(n30),
	.B0(TXCont_ALU_Out[8]),
	.B1(n20),
	.Y(n38), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U92 (
	.A0N(TXCont_RdData[1]),
	.A1N(n28),
	.B0(n37),
	.Y(TXCont_TXPdata_Out[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U93 (
	.A0(TXCont_ALU_Out[1]),
	.A1(n30),
	.B0(TXCont_ALU_Out[9]),
	.B1(n20),
	.Y(n37), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U94 (
	.A0N(TXCont_RdData[2]),
	.A1N(n28),
	.B0(n36),
	.Y(TXCont_TXPdata_Out[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U95 (
	.A0(TXCont_ALU_Out[2]),
	.A1(n30),
	.B0(TXCont_ALU_Out[10]),
	.B1(n20),
	.Y(n36), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U96 (
	.A0N(TXCont_RdData[3]),
	.A1N(n28),
	.B0(n35),
	.Y(TXCont_TXPdata_Out[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U97 (
	.A0(TXCont_ALU_Out[3]),
	.A1(n30),
	.B0(TXCont_ALU_Out[11]),
	.B1(n20),
	.Y(n35), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U98 (
	.A0N(TXCont_RdData[4]),
	.A1N(n28),
	.B0(n34),
	.Y(TXCont_TXPdata_Out[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U99 (
	.A0(TXCont_ALU_Out[4]),
	.A1(n30),
	.B0(TXCont_ALU_Out[12]),
	.B1(n20),
	.Y(n34), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U100 (
	.A0N(TXCont_RdData[5]),
	.A1N(n28),
	.B0(n33),
	.Y(TXCont_TXPdata_Out[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U101 (
	.A0(TXCont_ALU_Out[5]),
	.A1(n30),
	.B0(TXCont_ALU_Out[13]),
	.B1(n20),
	.Y(n33), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U102 (
	.A0N(TXCont_RdData[6]),
	.A1N(n28),
	.B0(n32),
	.Y(TXCont_TXPdata_Out[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U103 (
	.A0(TXCont_ALU_Out[6]),
	.A1(n30),
	.B0(TXCont_ALU_Out[14]),
	.B1(n20),
	.Y(n32), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB1X2M U104 (
	.A0N(TXCont_RdData[7]),
	.A1N(n28),
	.B0(n29),
	.Y(TXCont_TXPdata_Out[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U105 (
	.A0(TXCont_ALU_Out[7]),
	.A1(n30),
	.B0(TXCont_ALU_Out[15]),
	.B1(n20),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U125 (
	.A(TXCont_ALU_valid),
	.Y(n88), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U126 (
	.A(TXCont_ALU_en),
	.B(n40),
	.Y(TXCont_CLK_en), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module SYS_Controller_test_1 (
	SYSCont_ALU_Out, 
	SYSCont_RXPdata, 
	SYSCont_RdData, 
	SYSCont_ALU_Valid, 
	SYSCont_RX_Data_Valid, 
	SYSCont_Rf_Data_Valid, 
	SYSCont_Busy, 
	SYSCont_CLK, 
	SYSCont_RST, 
	SYSCont_TXPdata, 
	SYSCont_WrData, 
	SYSCont_Addr, 
	SYSCont_ALU_Fun, 
	SYSCont_ALU_en, 
	SYSCont_CLK_en, 
	SYSCont_Rd_en, 
	SYSCont_Wr_en, 
	SYSCont_TX_Data_Valid, 
	SYSCont_CLK_div_en, 
	test_si2, 
	test_si1, 
	test_so2, 
	test_so1, 
	test_se, 
	p1, 
	p2, 
	p3, 
	REF_CLK_m__L6_N3, 
	REF_CLK_m__L6_N2, 
	REF_CLK_m__L6_N1, 
	VDD, 
	VSS);
   input [15:0] SYSCont_ALU_Out;
   input [7:0] SYSCont_RXPdata;
   input [7:0] SYSCont_RdData;
   input SYSCont_ALU_Valid;
   input SYSCont_RX_Data_Valid;
   input SYSCont_Rf_Data_Valid;
   input SYSCont_Busy;
   input SYSCont_CLK;
   input SYSCont_RST;
   output [7:0] SYSCont_TXPdata;
   output [7:0] SYSCont_WrData;
   output [7:0] SYSCont_Addr;
   output [3:0] SYSCont_ALU_Fun;
   output SYSCont_ALU_en;
   output SYSCont_CLK_en;
   output SYSCont_Rd_en;
   output SYSCont_Wr_en;
   output SYSCont_TX_Data_Valid;
   output SYSCont_CLK_div_en;
   input test_si2;
   input test_si1;
   output test_so2;
   output test_so1;
   input test_se;
   input p1;
   input p2;
   input p3;
   input REF_CLK_m__L6_N3;
   input REF_CLK_m__L6_N2;
   input REF_CLK_m__L6_N1;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n7;
   wire [7:0] Recieved_Addr;
   wire [7:0] Recieved_Data;
   wire [2:0] Recieved_Command;

   // Module instantiations
   RX_Controller_test_1 U0_RX_Controller (
	.RXCont_Pdata(SYSCont_RXPdata),
	.RXCont_Data_Valid(SYSCont_RX_Data_Valid),
	.RXCont_CLK(REF_CLK_m__L6_N2),
	.RXCont_RST(SYSCont_RST),
	.RXCont_Out_Data(Recieved_Data),
	.RXCont_Out_Addr(Recieved_Addr),
	.RXCont_Out_command(Recieved_Command),
	.test_si2(test_si2),
	.test_si1(test_si1),
	.test_so2(n7),
	.test_so1(test_so1),
	.test_se(test_se),
	.p1(p2),
	.p2(p3),
	.REF_CLK_m__L6_N1(REF_CLK_m__L6_N1), 
	.VDD(VDD), 
	.VSS(VSS));
   TX_Controller_test_1 U0_TX_Controller (
	.TXCont_ALU_Out(SYSCont_ALU_Out),
	.TXCont_Pdata(Recieved_Data),
	.TXCont_RdData(SYSCont_RdData),
	.TXCont_Addr(Recieved_Addr),
	.TXCont_command(Recieved_Command),
	.TXCont_ALU_valid(SYSCont_ALU_Valid),
	.TXCont_RF_Valid(SYSCont_Rf_Data_Valid),
	.TXCont_Busy(SYSCont_Busy),
	.TXCont_CLK(SYSCont_CLK),
	.TXCont_RST(SYSCont_RST),
	.TXCont_Addr_Out(SYSCont_Addr),
	.TXCont_TXPdata_Out(SYSCont_TXPdata),
	.TXCont_RFWr_Data(SYSCont_WrData),
	.TXCont_ALU_Fun(SYSCont_ALU_Fun),
	.TXCont_ALU_en(SYSCont_ALU_en),
	.TXCont_CLK_en(SYSCont_CLK_en),
	.TXCont_Rd_en(SYSCont_Rd_en),
	.TXCont_Wr_en(SYSCont_Wr_en),
	.TXCont_Data_Valid(SYSCont_TX_Data_Valid),
	.test_si(n7),
	.test_so(test_so2),
	.test_se(test_se),
	.p1(p1),
	.p2(p2),
	.p3(p3),
	.REF_CLK_m__L6_N3(REF_CLK_m__L6_N3),
	.REF_CLK_m__L6_N2(REF_CLK_m__L6_N2), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module RXFSM_test_1 (
	RXFSM_bit_cnt, 
	RXFSM_RX_IN, 
	RXFSM_par_err, 
	RXFSM_strt_glitch, 
	RXFSM_stp_err, 
	RXFSM_PAR_EN, 
	RXFSM_FINISH, 
	RXFSM_EdgeFinish, 
	RXFSM_CLK, 
	RXFSM_RST, 
	RXFSM_data_samp_en, 
	RXFSM_deser_en, 
	RXFSM_edge_cnt_enable, 
	RXFSM_bit_cnt_enable, 
	RXFSM_data_valid, 
	RXFSM_par_chk_en, 
	RXFSM_strt_chk_en, 
	RXFSM_stp_chk, 
	test_si, 
	test_so, 
	test_se, 
	UART_CLK_m__L10_N0, 
	VDD, 
	VSS);
   input [2:0] RXFSM_bit_cnt;
   input RXFSM_RX_IN;
   input RXFSM_par_err;
   input RXFSM_strt_glitch;
   input RXFSM_stp_err;
   input RXFSM_PAR_EN;
   input RXFSM_FINISH;
   input RXFSM_EdgeFinish;
   input RXFSM_CLK;
   input RXFSM_RST;
   output RXFSM_data_samp_en;
   output RXFSM_deser_en;
   output RXFSM_edge_cnt_enable;
   output RXFSM_bit_cnt_enable;
   output RXFSM_data_valid;
   output RXFSM_par_chk_en;
   output RXFSM_strt_chk_en;
   output RXFSM_stp_chk;
   input test_si;
   output test_so;
   input test_se;
   input UART_CLK_m__L10_N0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire [2:0] Current_State;
   wire [2:0] Next_State;

   assign RXFSM_deser_en = RXFSM_bit_cnt_enable ;
   assign test_so = Current_State[2] ;

   // Module instantiations
   SDFFRQX2M \Current_State_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(Next_State[0]),
	.CK(RXFSM_CLK),
	.RN(RXFSM_RST),
	.Q(Current_State[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Current_State_reg[1]  (
	.SI(n9),
	.SE(test_se),
	.D(Next_State[1]),
	.CK(UART_CLK_m__L10_N0),
	.RN(RXFSM_RST),
	.Q(Current_State[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Current_State_reg[2]  (
	.SI(Current_State[1]),
	.SE(test_se),
	.D(Next_State[2]),
	.CK(UART_CLK_m__L10_N0),
	.RN(RXFSM_RST),
	.Q(Current_State[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U6 (
	.A(RXFSM_EdgeFinish),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U7 (
	.A0(RXFSM_FINISH),
	.A1(n11),
	.B0(n16),
	.C0(n17),
	.Y(Next_State[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI211X2M U8 (
	.A0(n18),
	.A1(RXFSM_strt_chk_en),
	.B0(RXFSM_par_chk_en),
	.C0(RXFSM_bit_cnt_enable),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U9 (
	.A(RXFSM_strt_glitch),
	.B(n6),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U10 (
	.A(n11),
	.Y(RXFSM_stp_chk), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3BX2M U11 (
	.AN(RXFSM_FINISH),
	.B(RXFSM_stp_err),
	.C(n11),
	.Y(RXFSM_data_valid), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4XLM U12 (
	.A(RXFSM_bit_cnt[2]),
	.B(RXFSM_bit_cnt[1]),
	.C(RXFSM_bit_cnt[0]),
	.D(RXFSM_EdgeFinish),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U13 (
	.A0(n21),
	.A1(Current_State[1]),
	.A2(Current_State[2]),
	.B0(RXFSM_stp_chk),
	.B1(RXFSM_stp_err),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2XLM U14 (
	.A(n9),
	.B(RXFSM_EdgeFinish),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U15 (
	.A0(RXFSM_RX_IN),
	.A1(Current_State[2]),
	.B0(n7),
	.C0(n10),
	.Y(RXFSM_edge_cnt_enable), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U16 (
	.A(RXFSM_data_samp_en),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B11X2M U17 (
	.A0(n6),
	.A1N(RXFSM_par_chk_en),
	.B0(n13),
	.C0(n5),
	.Y(Next_State[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U18 (
	.A(n14),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U19 (
	.A0(n15),
	.A1(RXFSM_PAR_EN),
	.A2(n8),
	.B0(n11),
	.B1(RXFSM_FINISH),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U20 (
	.A(RXFSM_bit_cnt_enable),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B11X2M U21 (
	.A0(RXFSM_strt_glitch),
	.A1N(RXFSM_strt_chk_en),
	.B0(n13),
	.C0(n19),
	.Y(Next_State[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U22 (
	.A0(n9),
	.A1(n10),
	.A2(n20),
	.B0(RXFSM_bit_cnt_enable),
	.B1(n15),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U23 (
	.A(RXFSM_RX_IN),
	.B(Current_State[2]),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21BX2M U24 (
	.A0(RXFSM_par_err),
	.A1(RXFSM_par_chk_en),
	.B0N(n16),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI211X2M U25 (
	.A0(Current_State[2]),
	.A1(n9),
	.B0(n11),
	.C0(n12),
	.Y(RXFSM_data_samp_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3X2M U26 (
	.A(Current_State[1]),
	.B(n9),
	.C(Current_State[2]),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U27 (
	.A(Current_State[0]),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U28 (
	.A(Current_State[2]),
	.B(n10),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U29 (
	.A(Current_State[1]),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X2M U30 (
	.A(Current_State[1]),
	.B(Current_State[2]),
	.C(n9),
	.Y(RXFSM_strt_chk_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U31 (
	.A(n12),
	.B(Current_State[0]),
	.Y(RXFSM_par_chk_en), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U33 (
	.A(n12),
	.B(n9),
	.Y(RXFSM_bit_cnt_enable), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module edge_bit_counter_test_1 (
	Cnt_prescale, 
	Cnt_edge_cnt_enable, 
	Cnt_bit_cnt_enable, 
	Cnt_CLK, 
	Cnt_RST, 
	Cnt_edge_cnt, 
	Cnt_bit_cnt, 
	Cnt_EdgeFinish, 
	test_si, 
	test_se, 
	UART_CLK_m__L10_N0, 
	VDD, 
	VSS);
   input [4:0] Cnt_prescale;
   input Cnt_edge_cnt_enable;
   input Cnt_bit_cnt_enable;
   input Cnt_CLK;
   input Cnt_RST;
   output [4:0] Cnt_edge_cnt;
   output [2:0] Cnt_bit_cnt;
   output Cnt_EdgeFinish;
   input test_si;
   input test_se;
   input UART_CLK_m__L10_N0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire N11;
   wire N12;
   wire N13;
   wire n15;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire \add_50/carry[4] ;
   wire \add_50/carry[3] ;
   wire \add_50/carry[2] ;
   wire n1;
   wire n2;
   wire n11;
   wire n12;
   wire n13;
   wire n14;
   wire n23;
   wire n24;
   wire n25;
   wire n26;
   wire n27;
   wire n28;
   wire n29;
   wire [4:0] EdgeCounter_comb;

   // Module instantiations
   SDFFRQX2M \Cnt_bit_cnt_reg[2]  (
	.SI(n28),
	.SE(test_se),
	.D(n20),
	.CK(UART_CLK_m__L10_N0),
	.RN(Cnt_RST),
	.Q(Cnt_bit_cnt[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Cnt_bit_cnt_reg[1]  (
	.SI(n27),
	.SE(test_se),
	.D(n21),
	.CK(UART_CLK_m__L10_N0),
	.RN(Cnt_RST),
	.Q(Cnt_bit_cnt[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Cnt_bit_cnt_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(n22),
	.CK(UART_CLK_m__L10_N0),
	.RN(Cnt_RST),
	.Q(Cnt_bit_cnt[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Cnt_edge_cnt_reg[4]  (
	.SI(Cnt_edge_cnt[3]),
	.SE(test_se),
	.D(EdgeCounter_comb[4]),
	.CK(UART_CLK_m__L10_N0),
	.RN(Cnt_RST),
	.Q(Cnt_edge_cnt[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Cnt_edge_cnt_reg[0]  (
	.SI(Cnt_bit_cnt[2]),
	.SE(test_se),
	.D(EdgeCounter_comb[0]),
	.CK(UART_CLK_m__L10_N0),
	.RN(Cnt_RST),
	.Q(Cnt_edge_cnt[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Cnt_edge_cnt_reg[3]  (
	.SI(Cnt_edge_cnt[2]),
	.SE(test_se),
	.D(EdgeCounter_comb[3]),
	.CK(UART_CLK_m__L10_N0),
	.RN(Cnt_RST),
	.Q(Cnt_edge_cnt[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Cnt_edge_cnt_reg[1]  (
	.SI(Cnt_edge_cnt[0]),
	.SE(test_se),
	.D(EdgeCounter_comb[1]),
	.CK(UART_CLK_m__L10_N0),
	.RN(Cnt_RST),
	.Q(Cnt_edge_cnt[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Cnt_edge_cnt_reg[2]  (
	.SI(Cnt_edge_cnt[1]),
	.SE(test_se),
	.D(EdgeCounter_comb[2]),
	.CK(Cnt_CLK),
	.RN(Cnt_RST),
	.Q(Cnt_edge_cnt[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U6 (
	.A(n18),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U12 (
	.A(Cnt_bit_cnt_enable),
	.Y(n29), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U13 (
	.A(n29),
	.B(Cnt_EdgeFinish),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U14 (
	.AN(N11),
	.B(n19),
	.Y(EdgeCounter_comb[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U15 (
	.AN(N12),
	.B(n19),
	.Y(EdgeCounter_comb[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U16 (
	.AN(N13),
	.B(n19),
	.Y(EdgeCounter_comb[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U17 (
	.A0(n29),
	.A1(Cnt_bit_cnt[0]),
	.A2(n18),
	.B0(n27),
	.B1(n26),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2BX1M U18 (
	.AN(Cnt_EdgeFinish),
	.B(Cnt_edge_cnt_enable),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U19 (
	.A0(n28),
	.A1(n26),
	.B0(n17),
	.B1(n29),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI32X1M U20 (
	.A0(n26),
	.A1(n28),
	.A2(Cnt_bit_cnt[0]),
	.B0(Cnt_bit_cnt[1]),
	.B1(n27),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U21 (
	.A(Cnt_bit_cnt[1]),
	.Y(n28), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U22 (
	.A(n15),
	.B(n29),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U23 (
	.A(n16),
	.B(Cnt_bit_cnt[2]),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND3XLM U24 (
	.A(Cnt_bit_cnt[1]),
	.B(Cnt_bit_cnt[0]),
	.C(Cnt_EdgeFinish),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U25 (
	.A(n1),
	.B(n19),
	.Y(EdgeCounter_comb[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U26 (
	.A(\add_50/carry[4] ),
	.B(Cnt_edge_cnt[4]),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U27 (
	.A(Cnt_edge_cnt[0]),
	.B(n19),
	.Y(EdgeCounter_comb[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U28 (
	.A(Cnt_bit_cnt[0]),
	.Y(n27), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDHX1M U29 (
	.A(Cnt_edge_cnt[2]),
	.B(\add_50/carry[2] ),
	.S(N12),
	.CO(\add_50/carry[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDHX1M U30 (
	.A(Cnt_edge_cnt[1]),
	.B(Cnt_edge_cnt[0]),
	.S(N11),
	.CO(\add_50/carry[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDHX1M U31 (
	.A(Cnt_edge_cnt[3]),
	.B(\add_50/carry[3] ),
	.S(N13),
	.CO(\add_50/carry[4] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U32 (
	.A(Cnt_prescale[2]),
	.B(Cnt_edge_cnt[2]),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX1M U33 (
	.AN(Cnt_prescale[0]),
	.B(Cnt_edge_cnt[0]),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U34 (
	.A0(n2),
	.A1N(Cnt_edge_cnt[1]),
	.B0(Cnt_prescale[1]),
	.B1(n2),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX1M U35 (
	.AN(Cnt_edge_cnt[0]),
	.B(Cnt_prescale[0]),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U36 (
	.A0(n11),
	.A1N(Cnt_prescale[1]),
	.B0(Cnt_edge_cnt[1]),
	.B1(n11),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U37 (
	.A(n13),
	.B(n12),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U38 (
	.A(Cnt_prescale[3]),
	.B(Cnt_edge_cnt[3]),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U39 (
	.A(Cnt_prescale[4]),
	.B(Cnt_edge_cnt[4]),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR4X1M U40 (
	.A(n25),
	.B(n24),
	.C(n23),
	.D(n14),
	.Y(Cnt_EdgeFinish), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Data_Sampler_test_1 (
	Sampler_edge_cnt, 
	Sampler_prescale, 
	Sampler_data_samp_en, 
	Sampler_RX_IN, 
	Sampler_CLK, 
	Sampler_RST, 
	Sampler_sample, 
	Sampler_Sample_Valid, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input [4:0] Sampler_edge_cnt;
   input [4:0] Sampler_prescale;
   input Sampler_data_samp_en;
   input Sampler_RX_IN;
   input Sampler_CLK;
   input Sampler_RST;
   output Sampler_sample;
   output Sampler_Sample_Valid;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_PHN30_n12;
   wire N13;
   wire N14;
   wire N15;
   wire N16;
   wire N17;
   wire N18;
   wire N19;
   wire N20;
   wire N21;
   wire N22;
   wire \add_75/carry[3] ;
   wire \add_75/carry[2] ;
   wire \add_76/carry[3] ;
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n13;
   wire n16;
   wire n17;
   wire n18;
   wire n19;
   wire n20;
   wire n21;
   wire n22;
   wire n23;
   wire n24;
   wire n25;
   wire [1:0] Ones_Num;
   wire [1:0] Ones_Num_comb;

   assign test_so = Ones_Num[1] ;
   assign N18 = Sampler_prescale[1] ;

   // Module instantiations
   DLY4X1M FE_PHC30_n12 (
	.A(test_si),
	.Y(FE_PHN30_n12), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Ones_Num_reg[1]  (
	.SI(Ones_Num[0]),
	.SE(test_se),
	.D(Ones_Num_comb[1]),
	.CK(Sampler_CLK),
	.RN(Sampler_RST),
	.Q(Ones_Num[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Ones_Num_reg[0]  (
	.SI(FE_PHN30_n12),
	.SE(test_se),
	.D(Ones_Num_comb[0]),
	.CK(Sampler_CLK),
	.RN(Sampler_RST),
	.Q(Ones_Num[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U5 (
	.A(Sampler_prescale[2]),
	.Y(N19), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDHX1M U6 (
	.A(Sampler_prescale[3]),
	.B(\add_75/carry[2] ),
	.S(N15),
	.CO(\add_75/carry[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDHX1M U7 (
	.A(Sampler_prescale[2]),
	.B(N18),
	.S(N14),
	.CO(\add_75/carry[2] ), 
	.VSS(VSS), 
	.VDD(VDD));
   ADDHX1M U8 (
	.A(Sampler_prescale[4]),
	.B(\add_75/carry[3] ),
	.S(N16),
	.CO(N17), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U9 (
	.A(\add_76/carry[3] ),
	.B(Sampler_prescale[4]),
	.Y(N22), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U10 (
	.A(Sampler_prescale[4]),
	.B(\add_76/carry[3] ),
	.Y(N21), 
	.VSS(VSS), 
	.VDD(VDD));
   AND2X1M U11 (
	.A(Sampler_prescale[2]),
	.B(Sampler_prescale[3]),
	.Y(\add_76/carry[3] ), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U12 (
	.A(Sampler_prescale[3]),
	.B(Sampler_prescale[2]),
	.Y(N20), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX1M U13 (
	.A(N18),
	.Y(N13), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U14 (
	.A(n1),
	.B(n2),
	.Y(Sampler_sample), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U15 (
	.A(n3),
	.B(n1),
	.Y(Ones_Num_comb[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U16 (
	.A(n4),
	.B(Ones_Num[1]),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKNAND2X2M U17 (
	.A(Sampler_RX_IN),
	.B(Ones_Num[0]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X1M U18 (
	.A(n3),
	.B(n5),
	.Y(Ones_Num_comb[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U19 (
	.A(Ones_Num[0]),
	.B(Sampler_RX_IN),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2B1X1M U20 (
	.A0(Sampler_data_samp_en),
	.A1N(n6),
	.B0(Sampler_Sample_Valid),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX1M U21 (
	.A(n2),
	.Y(Sampler_Sample_Valid), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND4X1M U22 (
	.A(n7),
	.B(Sampler_data_samp_en),
	.C(n8),
	.D(n9),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X1M U23 (
	.A(n10),
	.B(n11),
	.C(n12),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U24 (
	.A(Sampler_edge_cnt[2]),
	.B(N20),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U25 (
	.A(Sampler_edge_cnt[4]),
	.B(N22),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U26 (
	.A(Sampler_edge_cnt[3]),
	.B(N21),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U27 (
	.A(Sampler_edge_cnt[0]),
	.B(N18),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U28 (
	.A(Sampler_edge_cnt[1]),
	.B(N19),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI33X1M U29 (
	.A0(n13),
	.A1(n16),
	.A2(n17),
	.B0(n18),
	.B1(n19),
	.B2(n20),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X1M U30 (
	.A(n21),
	.B(Sampler_edge_cnt[4]),
	.C(n22),
	.Y(n20), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U31 (
	.A(Sampler_prescale[2]),
	.B(Sampler_edge_cnt[1]),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U32 (
	.A(N18),
	.B(Sampler_edge_cnt[0]),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U33 (
	.A(Sampler_edge_cnt[2]),
	.B(Sampler_prescale[3]),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U34 (
	.A(Sampler_edge_cnt[3]),
	.B(Sampler_prescale[4]),
	.Y(n18), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR3X1M U35 (
	.A(n23),
	.B(n24),
	.C(n25),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U36 (
	.A(Sampler_edge_cnt[2]),
	.B(N15),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U37 (
	.A(Sampler_edge_cnt[1]),
	.B(N14),
	.Y(n24), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKXOR2X2M U38 (
	.A(Sampler_edge_cnt[0]),
	.B(N13),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U39 (
	.A(Sampler_edge_cnt[3]),
	.B(N16),
	.Y(n16), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X1M U40 (
	.A(Sampler_edge_cnt[4]),
	.B(N17),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Deseralizer_test_1 (
	Deseralizer_SampledData, 
	Deseralizer_Sample_Valid, 
	Deseralizer_EN, 
	Deseralizer_CLK, 
	Deseralizer_RST, 
	Deseralizer_PDATA, 
	test_si, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input Deseralizer_SampledData;
   input Deseralizer_Sample_Valid;
   input Deseralizer_EN;
   input Deseralizer_CLK;
   input Deseralizer_RST;
   output [7:0] Deseralizer_PDATA;
   input test_si;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;
   wire n11;
   wire n13;
   wire n15;
   wire n17;
   wire n19;
   wire n21;
   wire n23;
   wire n25;
   wire n3;
   wire n4;
   wire n5;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n26;

   assign test_so = n4 ;

   // Module instantiations
   SDFFRQX2M \Deseralizer_PDATA_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(n11),
	.CK(Deseralizer_CLK),
	.RN(Deseralizer_RST),
	.Q(Deseralizer_PDATA[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Deseralizer_PDATA_reg[1]  (
	.SI(Deseralizer_PDATA[0]),
	.SE(test_se),
	.D(n13),
	.CK(Deseralizer_CLK),
	.RN(Deseralizer_RST),
	.Q(Deseralizer_PDATA[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Deseralizer_PDATA_reg[3]  (
	.SI(n9),
	.SE(test_se),
	.D(n17),
	.CK(Deseralizer_CLK),
	.RN(Deseralizer_RST),
	.Q(Deseralizer_PDATA[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Deseralizer_PDATA_reg[2]  (
	.SI(n26),
	.SE(test_se),
	.D(n15),
	.CK(Deseralizer_CLK),
	.RN(Deseralizer_RST),
	.Q(Deseralizer_PDATA[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Deseralizer_PDATA_reg[5]  (
	.SI(n7),
	.SE(test_se),
	.D(n21),
	.CK(Deseralizer_CLK),
	.RN(Deseralizer_RST),
	.Q(Deseralizer_PDATA[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Deseralizer_PDATA_reg[4]  (
	.SI(n8),
	.SE(test_se),
	.D(n19),
	.CK(Deseralizer_CLK),
	.RN(Deseralizer_RST),
	.Q(Deseralizer_PDATA[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Deseralizer_PDATA_reg[7]  (
	.SI(n5),
	.SE(test_se),
	.D(n25),
	.CK(Deseralizer_CLK),
	.RN(Deseralizer_RST),
	.Q(Deseralizer_PDATA[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Deseralizer_PDATA_reg[6]  (
	.SI(n6),
	.SE(test_se),
	.D(n23),
	.CK(Deseralizer_CLK),
	.RN(Deseralizer_RST),
	.Q(Deseralizer_PDATA[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U2 (
	.A(n1),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U4 (
	.A(Deseralizer_Sample_Valid),
	.B(Deseralizer_EN),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U5 (
	.A0N(Deseralizer_SampledData),
	.A1N(n3),
	.B0(n3),
	.B1(n4),
	.Y(n25), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U6 (
	.A0(n3),
	.A1(n26),
	.B0(n1),
	.B1(n9),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U7 (
	.A0(n3),
	.A1(n9),
	.B0(n1),
	.B1(n8),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U8 (
	.A0(n3),
	.A1(n8),
	.B0(n1),
	.B1(n7),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U9 (
	.A0(n3),
	.A1(n7),
	.B0(n1),
	.B1(n6),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U10 (
	.A0(n3),
	.A1(n6),
	.B0(n1),
	.B1(n5),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI22X1M U11 (
	.A0(n3),
	.A1(n5),
	.B0(n1),
	.B1(n4),
	.Y(n23), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2BB2X1M U12 (
	.A0N(Deseralizer_PDATA[0]),
	.A1N(n1),
	.B0(n1),
	.B1(n26),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U13 (
	.A(Deseralizer_PDATA[2]),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U14 (
	.A(Deseralizer_PDATA[6]),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U15 (
	.A(Deseralizer_PDATA[7]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U16 (
	.A(Deseralizer_PDATA[3]),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U17 (
	.A(Deseralizer_PDATA[4]),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U18 (
	.A(Deseralizer_PDATA[5]),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U27 (
	.A(Deseralizer_PDATA[1]),
	.Y(n26), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Strt_Check (
	StrtChk_EN, 
	StrtChk_Sample_Valid, 
	StrtChk_sample, 
	StrtChk_glitch, 
	VDD, 
	VSS);
   input StrtChk_EN;
   input StrtChk_Sample_Valid;
   input StrtChk_sample;
   output StrtChk_glitch;
   inout VDD;
   inout VSS;

   // Module instantiations
   AND3X2M U2 (
	.A(StrtChk_Sample_Valid),
	.B(StrtChk_EN),
	.C(StrtChk_sample),
	.Y(StrtChk_glitch), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Parity_Check (
	ParityCheck_PDATA, 
	ParityCheck_EN, 
	ParityCheck_PAR_TYP, 
	ParityCheck_sample, 
	ParityCheck_Sample_Valid, 
	ParityCheck_Par_err, 
	VDD, 
	VSS);
   input [7:0] ParityCheck_PDATA;
   input ParityCheck_EN;
   input ParityCheck_PAR_TYP;
   input ParityCheck_sample;
   input ParityCheck_Sample_Valid;
   output ParityCheck_Par_err;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;
   wire n5;
   wire n6;

   // Module instantiations
   CLKXOR2X2M U2 (
	.A(ParityCheck_sample),
	.B(ParityCheck_PAR_TYP),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   AND3X2M U3 (
	.A(ParityCheck_EN),
	.B(n1),
	.C(ParityCheck_Sample_Valid),
	.Y(ParityCheck_Par_err), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U4 (
	.A(n2),
	.B(n3),
	.C(n4),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U5 (
	.A(ParityCheck_PDATA[1]),
	.B(ParityCheck_PDATA[0]),
	.C(n5),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U6 (
	.A(ParityCheck_PDATA[5]),
	.B(ParityCheck_PDATA[4]),
	.C(n6),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U7 (
	.A(ParityCheck_PDATA[7]),
	.B(ParityCheck_PDATA[6]),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U8 (
	.A(ParityCheck_PDATA[3]),
	.B(ParityCheck_PDATA[2]),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Stop_Check (
	StpChk_stp_chk_en, 
	StpChk_sample, 
	StpChk_Sample_Valid, 
	StpChk_stp_err, 
	StpChk_finish, 
	VDD, 
	VSS);
   input StpChk_stp_chk_en;
   input StpChk_sample;
   input StpChk_Sample_Valid;
   output StpChk_stp_err;
   output StpChk_finish;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n2;

   // Module instantiations
   NOR2X2M U2 (
	.A(StpChk_sample),
	.B(n2),
	.Y(StpChk_stp_err), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U3 (
	.A(n2),
	.Y(StpChk_finish), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U4 (
	.A(StpChk_stp_chk_en),
	.B(StpChk_Sample_Valid),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module UART_RX_test_1 (
	UartRx_prescale, 
	UartRx_RX_IN, 
	UartRx_PAR_EN, 
	UartRx_Par_Type, 
	UartRx_CLK, 
	UartRx_RST, 
	UartRx_PDATA, 
	UartRx_Data_Valid, 
	test_si, 
	test_so, 
	test_se, 
	UART_CLK_m__L10_N0, 
	VDD, 
	VSS);
   input [4:0] UartRx_prescale;
   input UartRx_RX_IN;
   input UartRx_PAR_EN;
   input UartRx_Par_Type;
   input UartRx_CLK;
   input UartRx_RST;
   output [7:0] UartRx_PDATA;
   output UartRx_Data_Valid;
   input test_si;
   output test_so;
   input test_se;
   input UART_CLK_m__L10_N0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire par_err;
   wire strt_glitch;
   wire stp_err;
   wire FINISH;
   wire EdgeFinish;
   wire data_samp_en;
   wire deser_en;
   wire edge_cnt_enable;
   wire bit_cnt_enable;
   wire par_chk_en;
   wire strt_chk_en;
   wire stp_chk_en;
   wire sample;
   wire Sample_Valid;
   wire n3;
   wire n4;
   wire n5;
   wire [2:0] bit_cnt;
   wire [4:0] edge_cnt;

   assign test_so = edge_cnt[4] ;

   // Module instantiations
   RXFSM_test_1 U0_RXFSM (
	.RXFSM_bit_cnt(bit_cnt),
	.RXFSM_RX_IN(UartRx_RX_IN),
	.RXFSM_par_err(par_err),
	.RXFSM_strt_glitch(strt_glitch),
	.RXFSM_stp_err(stp_err),
	.RXFSM_PAR_EN(UartRx_PAR_EN),
	.RXFSM_FINISH(FINISH),
	.RXFSM_EdgeFinish(EdgeFinish),
	.RXFSM_CLK(UartRx_CLK),
	.RXFSM_RST(UartRx_RST),
	.RXFSM_data_samp_en(data_samp_en),
	.RXFSM_deser_en(deser_en),
	.RXFSM_edge_cnt_enable(edge_cnt_enable),
	.RXFSM_bit_cnt_enable(bit_cnt_enable),
	.RXFSM_data_valid(UartRx_Data_Valid),
	.RXFSM_par_chk_en(par_chk_en),
	.RXFSM_strt_chk_en(strt_chk_en),
	.RXFSM_stp_chk(stp_chk_en),
	.test_si(n4),
	.test_so(n3),
	.test_se(test_se),
	.UART_CLK_m__L10_N0(UART_CLK_m__L10_N0), 
	.VDD(VDD), 
	.VSS(VSS));
   edge_bit_counter_test_1 U0_edge_bit_counter (
	.Cnt_prescale(UartRx_prescale),
	.Cnt_edge_cnt_enable(edge_cnt_enable),
	.Cnt_bit_cnt_enable(bit_cnt_enable),
	.Cnt_CLK(UartRx_CLK),
	.Cnt_RST(UartRx_RST),
	.Cnt_edge_cnt(edge_cnt),
	.Cnt_bit_cnt(bit_cnt),
	.Cnt_EdgeFinish(EdgeFinish),
	.test_si(n3),
	.test_se(test_se),
	.UART_CLK_m__L10_N0(UART_CLK_m__L10_N0), 
	.VDD(VDD), 
	.VSS(VSS));
   Data_Sampler_test_1 U0_Data_Sampler (
	.Sampler_edge_cnt(edge_cnt),
	.Sampler_prescale(UartRx_prescale),
	.Sampler_data_samp_en(data_samp_en),
	.Sampler_RX_IN(UartRx_RX_IN),
	.Sampler_CLK(UartRx_CLK),
	.Sampler_RST(UartRx_RST),
	.Sampler_sample(sample),
	.Sampler_Sample_Valid(Sample_Valid),
	.test_si(test_si),
	.test_so(n5),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
   Deseralizer_test_1 U0_Deseralizer (
	.Deseralizer_SampledData(sample),
	.Deseralizer_Sample_Valid(Sample_Valid),
	.Deseralizer_EN(deser_en),
	.Deseralizer_CLK(UartRx_CLK),
	.Deseralizer_RST(UartRx_RST),
	.Deseralizer_PDATA(UartRx_PDATA),
	.test_si(n5),
	.test_so(n4),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
   Strt_Check U0_Strt_Check (
	.StrtChk_EN(strt_chk_en),
	.StrtChk_Sample_Valid(Sample_Valid),
	.StrtChk_sample(sample),
	.StrtChk_glitch(strt_glitch), 
	.VDD(VDD), 
	.VSS(VSS));
   Parity_Check U0_Parity_Check (
	.ParityCheck_PDATA(UartRx_PDATA),
	.ParityCheck_EN(par_chk_en),
	.ParityCheck_PAR_TYP(UartRx_Par_Type),
	.ParityCheck_sample(sample),
	.ParityCheck_Sample_Valid(Sample_Valid),
	.ParityCheck_Par_err(par_err), 
	.VDD(VDD), 
	.VSS(VSS));
   Stop_Check U0_Stop_Check (
	.StpChk_stp_chk_en(stp_chk_en),
	.StpChk_sample(sample),
	.StpChk_Sample_Valid(Sample_Valid),
	.StpChk_stp_err(stp_err),
	.StpChk_finish(FINISH), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module InputBuffer_test_1 (
	Buffer_Pdata_in, 
	Buffer_ParityEn_in, 
	Buffer_ParBit_in, 
	Buffer_EN, 
	Buffer_CLK, 
	Buffer_RST_ASYN, 
	Buffer_Pdata_out, 
	Buffer_ParityEn_out, 
	Buffer_ParBit_out, 
	test_si, 
	test_se, 
	UART_TX_CLK_m__L3_N0, 
	VDD, 
	VSS);
   input [7:0] Buffer_Pdata_in;
   input Buffer_ParityEn_in;
   input Buffer_ParBit_in;
   input Buffer_EN;
   input Buffer_CLK;
   input Buffer_RST_ASYN;
   output [7:0] Buffer_Pdata_out;
   output Buffer_ParityEn_out;
   output Buffer_ParBit_out;
   input test_si;
   input test_se;
   input UART_TX_CLK_m__L3_N0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n3;
   wire n5;
   wire n7;
   wire n9;
   wire n11;
   wire n13;
   wire n15;
   wire n17;
   wire n19;
   wire n21;
   wire n22;

   // Module instantiations
   SDFFRQX2M \Buffer_Pdata_out_reg[6]  (
	.SI(Buffer_Pdata_out[5]),
	.SE(test_se),
	.D(n19),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_Pdata_out[6]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Buffer_Pdata_out_reg[2]  (
	.SI(Buffer_Pdata_out[1]),
	.SE(test_se),
	.D(n11),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_Pdata_out[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Buffer_Pdata_out_reg[7]  (
	.SI(Buffer_Pdata_out[6]),
	.SE(test_se),
	.D(n21),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_Pdata_out[7]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Buffer_Pdata_out_reg[3]  (
	.SI(Buffer_Pdata_out[2]),
	.SE(test_se),
	.D(n13),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_Pdata_out[3]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Buffer_Pdata_out_reg[5]  (
	.SI(Buffer_Pdata_out[4]),
	.SE(test_se),
	.D(n17),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_Pdata_out[5]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Buffer_Pdata_out_reg[1]  (
	.SI(Buffer_Pdata_out[0]),
	.SE(test_se),
	.D(n9),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_Pdata_out[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Buffer_Pdata_out_reg[4]  (
	.SI(Buffer_Pdata_out[3]),
	.SE(test_se),
	.D(n15),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_Pdata_out[4]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Buffer_Pdata_out_reg[0]  (
	.SI(Buffer_ParityEn_out),
	.SE(test_se),
	.D(n7),
	.CK(Buffer_CLK),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_Pdata_out[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M Buffer_ParBit_out_reg (
	.SI(test_si),
	.SE(test_se),
	.D(n3),
	.CK(Buffer_CLK),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_ParBit_out), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M Buffer_ParityEn_out_reg (
	.SI(Buffer_ParBit_out),
	.SE(test_se),
	.D(n5),
	.CK(Buffer_CLK),
	.RN(Buffer_RST_ASYN),
	.Q(Buffer_ParityEn_out), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U2 (
	.A(Buffer_EN),
	.Y(n22), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U4 (
	.A0(Buffer_ParBit_in),
	.A1(Buffer_EN),
	.B0(Buffer_ParBit_out),
	.B1(n22),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U5 (
	.A0(Buffer_ParityEn_in),
	.A1(Buffer_EN),
	.B0(Buffer_ParityEn_out),
	.B1(n22),
	.Y(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U6 (
	.A0(Buffer_Pdata_in[0]),
	.A1(Buffer_EN),
	.B0(Buffer_Pdata_out[0]),
	.B1(n22),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U7 (
	.A0(Buffer_Pdata_in[1]),
	.A1(Buffer_EN),
	.B0(Buffer_Pdata_out[1]),
	.B1(n22),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U8 (
	.A0(Buffer_Pdata_in[2]),
	.A1(Buffer_EN),
	.B0(Buffer_Pdata_out[2]),
	.B1(n22),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U9 (
	.A0(Buffer_Pdata_in[3]),
	.A1(Buffer_EN),
	.B0(Buffer_Pdata_out[3]),
	.B1(n22),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U10 (
	.A0(Buffer_Pdata_in[4]),
	.A1(Buffer_EN),
	.B0(Buffer_Pdata_out[4]),
	.B1(n22),
	.Y(n15), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U11 (
	.A0(Buffer_Pdata_in[5]),
	.A1(Buffer_EN),
	.B0(Buffer_Pdata_out[5]),
	.B1(n22),
	.Y(n17), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U12 (
	.A0(Buffer_Pdata_in[6]),
	.A1(Buffer_EN),
	.B0(Buffer_Pdata_out[6]),
	.B1(n22),
	.Y(n19), 
	.VSS(VSS), 
	.VDD(VDD));
   AO22X1M U23 (
	.A0(Buffer_Pdata_in[7]),
	.A1(Buffer_EN),
	.B0(Buffer_Pdata_out[7]),
	.B1(n22),
	.Y(n21), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Parity_Calc (
	ParityCalc_PDATA, 
	ParityCalc_DataValid, 
	ParityCalc_ParType, 
	ParityCalc_ParBit, 
	VDD, 
	VSS);
   input [7:0] ParityCalc_PDATA;
   input ParityCalc_DataValid;
   input ParityCalc_ParType;
   output ParityCalc_ParBit;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;
   wire n2;
   wire n3;
   wire n4;

   // Module instantiations
   XNOR2X2M U1 (
	.A(ParityCalc_PDATA[7]),
	.B(ParityCalc_PDATA[6]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U2 (
	.A(ParityCalc_PDATA[3]),
	.B(ParityCalc_PDATA[2]),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U3 (
	.A(ParityCalc_ParType),
	.B(n1),
	.C(n2),
	.Y(ParityCalc_ParBit), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U4 (
	.A(ParityCalc_PDATA[1]),
	.B(ParityCalc_PDATA[0]),
	.C(n3),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   XOR3XLM U5 (
	.A(ParityCalc_PDATA[5]),
	.B(ParityCalc_PDATA[4]),
	.C(n4),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module FSM_test_1 (
	FSM_RST_ASYN, 
	FSM_CLK, 
	FSM_DataValid, 
	FSM_SerDone, 
	FSM_ParEn, 
	FSM_SerEn, 
	FSM_MuxSel, 
	FSM_Busy, 
	FSM_BuffEn, 
	test_si, 
	test_so, 
	test_se, 
	UART_TX_CLK_m__L3_N0, 
	VDD, 
	VSS);
   input FSM_RST_ASYN;
   input FSM_CLK;
   input FSM_DataValid;
   input FSM_SerDone;
   input FSM_ParEn;
   output FSM_SerEn;
   output [1:0] FSM_MuxSel;
   output FSM_Busy;
   output FSM_BuffEn;
   input test_si;
   output test_so;
   input test_se;
   input UART_TX_CLK_m__L3_N0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n5;
   wire n8;
   wire n9;
   wire n11;
   wire n12;
   wire n13;
   wire n6;
   wire n7;
   wire n14;
   wire n15;
   wire [2:0] Current_State;
   wire [2:0] Next_State;

   assign test_so = n14 ;

   // Module instantiations
   SDFFRQX2M \Current_State_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(Next_State[0]),
	.CK(FSM_CLK),
	.RN(FSM_RST_ASYN),
	.Q(Current_State[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \Current_State_reg[2]  (
	.SI(n15),
	.SE(test_se),
	.D(Next_State[2]),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(FSM_RST_ASYN),
	.Q(Current_State[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \Current_State_reg[1]  (
	.SI(Current_State[0]),
	.SE(test_se),
	.D(Next_State[1]),
	.CK(UART_TX_CLK_m__L3_N0),
	.RN(FSM_RST_ASYN),
	.Q(n15),
	.QN(n5), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U8 (
	.A(n9),
	.B(FSM_MuxSel[1]),
	.Y(FSM_SerEn), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U9 (
	.A0(n14),
	.A1(n6),
	.B0(FSM_Busy),
	.Y(FSM_BuffEn), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U10 (
	.A(n13),
	.B(FSM_MuxSel[0]),
	.Y(FSM_Busy), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U11 (
	.A0(n5),
	.A1(Current_State[0]),
	.B0(n13),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U12 (
	.A(n5),
	.B(Current_State[2]),
	.Y(FSM_MuxSel[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U13 (
	.A0(n11),
	.A1N(FSM_MuxSel[0]),
	.B0(n12),
	.B1(n6),
	.Y(Next_State[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U14 (
	.A0(Current_State[2]),
	.A1(n13),
	.B0(n5),
	.B1(n14),
	.Y(n12), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U15 (
	.AN(FSM_SerDone),
	.B(n5),
	.Y(n11), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U16 (
	.A(n7),
	.B(Current_State[2]),
	.Y(FSM_MuxSel[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U17 (
	.A(n5),
	.B(Current_State[0]),
	.Y(n13), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI21X2M U18 (
	.A0(Current_State[2]),
	.A1(n9),
	.B0(FSM_SerEn),
	.Y(Next_State[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2BX2M U19 (
	.AN(FSM_MuxSel[1]),
	.B(n8),
	.Y(Next_State[2]), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2B1X1M U20 (
	.A0(FSM_SerDone),
	.A1N(FSM_ParEn),
	.B0(n7),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U21 (
	.A(Current_State[0]),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U22 (
	.A(Current_State[2]),
	.Y(n14), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U23 (
	.A(FSM_DataValid),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module counter_test_1 (
	counter_RST_ASYN, 
	counter_CLK, 
	counter_En, 
	counter_finish, 
	count, 
	test_si, 
	test_se, 
	VDD, 
	VSS);
   input counter_RST_ASYN;
   input counter_CLK;
   input counter_En;
   output counter_finish;
   output [2:0] count;
   input test_si;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n4;
   wire n6;
   wire n7;
   wire n8;
   wire n9;
   wire n10;

   // Module instantiations
   SDFFRQX2M \count_reg[0]  (
	.SI(test_si),
	.SE(test_se),
	.D(n10),
	.CK(counter_CLK),
	.RN(counter_RST_ASYN),
	.Q(count[0]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRQX2M \count_reg[1]  (
	.SI(count[0]),
	.SE(test_se),
	.D(n8),
	.CK(counter_CLK),
	.RN(counter_RST_ASYN),
	.Q(count[1]), 
	.VSS(VSS), 
	.VDD(VDD));
   SDFFRX1M \count_reg[2]  (
	.SI(count[1]),
	.SE(test_se),
	.D(n9),
	.CK(counter_CLK),
	.RN(counter_RST_ASYN),
	.Q(count[2]),
	.QN(n4), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI32X1M U8 (
	.A0(counter_En),
	.A1(n7),
	.A2(n4),
	.B0(count[0]),
	.B1(counter_En),
	.Y(n10), 
	.VSS(VSS), 
	.VDD(VDD));
   NOR2X2M U9 (
	.A(n4),
	.B(n7),
	.Y(counter_finish), 
	.VSS(VSS), 
	.VDD(VDD));
   NAND2X2M U10 (
	.A(count[1]),
	.B(count[0]),
	.Y(n7), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI2B1X1M U11 (
	.A0(n6),
	.A1N(counter_finish),
	.B0(counter_En),
	.Y(n8), 
	.VSS(VSS), 
	.VDD(VDD));
   XNOR2X2M U12 (
	.A(count[0]),
	.B(count[1]),
	.Y(n6), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI21X2M U13 (
	.A0(n7),
	.A1(n4),
	.B0(counter_En),
	.Y(n9), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Parallel_To_Serial (
	PISO_ParallelData, 
	PISO_Count, 
	PISO_SerialData, 
	VDD, 
	VSS);
   input [7:0] PISO_ParallelData;
   input [2:0] PISO_Count;
   output PISO_SerialData;
   inout VDD;
   inout VSS;

   // Internal wires
   wire n1;
   wire n2;

   // Module instantiations
   MX2X2M U1 (
	.S0(PISO_Count[2]),
	.B(n1),
	.A(n2),
	.Y(PISO_SerialData), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U2 (
	.S1(PISO_Count[0]),
	.S0(PISO_Count[1]),
	.D(PISO_ParallelData[7]),
	.C(PISO_ParallelData[5]),
	.B(PISO_ParallelData[6]),
	.A(PISO_ParallelData[4]),
	.Y(n1), 
	.VSS(VSS), 
	.VDD(VDD));
   MX4X1M U3 (
	.S1(PISO_Count[0]),
	.S0(PISO_Count[1]),
	.D(PISO_ParallelData[3]),
	.C(PISO_ParallelData[1]),
	.B(PISO_ParallelData[2]),
	.A(PISO_ParallelData[0]),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Seralizer_test_1 (
	Seralizer_ParallelData, 
	Seralizer_CLK, 
	Seralizer_RST_ASYN, 
	Seralizer_En, 
	Seralizer_done, 
	Seralizer_SerialData, 
	test_so, 
	test_se, 
	VDD, 
	VSS);
   input [7:0] Seralizer_ParallelData;
   input Seralizer_CLK;
   input Seralizer_RST_ASYN;
   input Seralizer_En;
   output Seralizer_done;
   output Seralizer_SerialData;
   output test_so;
   input test_se;
   inout VDD;
   inout VSS;

   // Internal wires
   wire [2:0] CountToPISO;

   assign test_so = CountToPISO[2] ;

   // Module instantiations
   counter_test_1 C0 (
	.counter_RST_ASYN(Seralizer_RST_ASYN),
	.counter_CLK(Seralizer_CLK),
	.counter_En(Seralizer_En),
	.counter_finish(Seralizer_done),
	.count(CountToPISO),
	.test_si(Seralizer_ParallelData[7]),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
   Parallel_To_Serial P0 (
	.PISO_ParallelData(Seralizer_ParallelData),
	.PISO_Count(CountToPISO),
	.PISO_SerialData(Seralizer_SerialData), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module MUX (
	Selection_Bits, 
	in_00, 
	in_01, 
	in_10, 
	in_11, 
	MUX_Out, 
	VDD, 
	VSS);
   input [1:0] Selection_Bits;
   input in_00;
   input in_01;
   input in_10;
   input in_11;
   output MUX_Out;
   inout VDD;
   inout VSS;

   // Internal wires
   wire HTIE_LTIEHI_NET;
   wire LTIE_LTIELO_NET;
   wire n2;
   wire n3;
   wire n4;

   // Module instantiations
   TIEHIM HTIE_LTIEHI (
	.Y(HTIE_LTIEHI_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   TIELOM LTIE_LTIELO (
	.Y(LTIE_LTIELO_NET), 
	.VSS(VSS), 
	.VDD(VDD));
   OAI2B2X1M U2 (
	.A0(n2),
	.A1N(Selection_Bits[1]),
	.B0(Selection_Bits[1]),
	.B1(n3),
	.Y(MUX_Out), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U3 (
	.A0(HTIE_LTIEHI_NET),
	.A1(n4),
	.B0(LTIE_LTIELO_NET),
	.B1(Selection_Bits[0]),
	.Y(n3), 
	.VSS(VSS), 
	.VDD(VDD));
   AOI22X1M U4 (
	.A0(in_10),
	.A1(n4),
	.B0(in_11),
	.B1(Selection_Bits[0]),
	.Y(n2), 
	.VSS(VSS), 
	.VDD(VDD));
   INVX2M U5 (
	.A(Selection_Bits[0]),
	.Y(n4), 
	.VSS(VSS), 
	.VDD(VDD));
endmodule

module Uart_TX_Top_test_1 (
	P_DATA, 
	CLK, 
	RST_ASYN, 
	Data_Valid, 
	PAR_EN, 
	PAR_TYP, 
	TX_OUT, 
	busy, 
	test_si, 
	test_so, 
	test_se, 
	UART_TX_CLK_m__L3_N0, 
	VDD, 
	VSS);
   input [7:0] P_DATA;
   input CLK;
   input RST_ASYN;
   input Data_Valid;
   input PAR_EN;
   input PAR_TYP;
   output TX_OUT;
   output busy;
   input test_si;
   output test_so;
   input test_se;
   input UART_TX_CLK_m__L3_N0;
   inout VDD;
   inout VSS;

   // Internal wires
   wire Parity_bit_To_Buffer;
   wire BuffEn;
   wire Parity_En;
   wire Parity_bit;
   wire Ser_Done;
   wire Ser_En;
   wire Serial_Data;
   wire n4;
   wire [7:0] Parallel_Data;
   wire [1:0] FSM_MUXSelection;

   // Module instantiations
   InputBuffer_test_1 U0_InputBuffer (
	.Buffer_Pdata_in(P_DATA),
	.Buffer_ParityEn_in(PAR_EN),
	.Buffer_ParBit_in(Parity_bit_To_Buffer),
	.Buffer_EN(BuffEn),
	.Buffer_CLK(CLK),
	.Buffer_RST_ASYN(RST_ASYN),
	.Buffer_Pdata_out(Parallel_Data),
	.Buffer_ParityEn_out(Parity_En),
	.Buffer_ParBit_out(Parity_bit),
	.test_si(n4),
	.test_se(test_se),
	.UART_TX_CLK_m__L3_N0(UART_TX_CLK_m__L3_N0), 
	.VDD(VDD), 
	.VSS(VSS));
   Parity_Calc U0_Parity_Calc (
	.ParityCalc_PDATA(P_DATA),
	.ParityCalc_DataValid(Data_Valid),
	.ParityCalc_ParType(PAR_TYP),
	.ParityCalc_ParBit(Parity_bit_To_Buffer), 
	.VDD(VDD), 
	.VSS(VSS));
   FSM_test_1 U0_FSM (
	.FSM_RST_ASYN(RST_ASYN),
	.FSM_CLK(CLK),
	.FSM_DataValid(Data_Valid),
	.FSM_SerDone(Ser_Done),
	.FSM_ParEn(Parity_En),
	.FSM_SerEn(Ser_En),
	.FSM_MuxSel(FSM_MUXSelection),
	.FSM_Busy(busy),
	.FSM_BuffEn(BuffEn),
	.test_si(test_si),
	.test_so(n4),
	.test_se(test_se),
	.UART_TX_CLK_m__L3_N0(UART_TX_CLK_m__L3_N0), 
	.VDD(VDD), 
	.VSS(VSS));
   Seralizer_test_1 U0_Seralizer (
	.Seralizer_ParallelData(Parallel_Data),
	.Seralizer_CLK(UART_TX_CLK_m__L3_N0),
	.Seralizer_RST_ASYN(RST_ASYN),
	.Seralizer_En(Ser_En),
	.Seralizer_done(Ser_Done),
	.Seralizer_SerialData(Serial_Data),
	.test_so(test_so),
	.test_se(test_se), 
	.VDD(VDD), 
	.VSS(VSS));
   MUX U0_MUX (
	.Selection_Bits(FSM_MUXSelection),
	.in_10(Parity_bit),
	.in_11(Serial_Data),
	.MUX_Out(TX_OUT), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

module SYSTEM_TOP_dft (
	RX_IN, 
	REF_CLK, 
	UART_CLK, 
	SI, 
	SE, 
	scan_clk, 
	scan_rst, 
	test_mode, 
	SO, 
	RST, 
	TX_OUT, 
	VDD, 
	VSS);
   input RX_IN;
   input REF_CLK;
   input UART_CLK;
   input [2:0] SI;
   input SE;
   input scan_clk;
   input scan_rst;
   input test_mode;
   output [2:0] SO;
   input RST;
   output TX_OUT;
   inout VDD;
   inout VSS;

   // Internal wires
   wire FE_PHN31_n9;
   wire FE_PHN29_SI_2_;
   wire FE_PHN26_SI_1_;
   wire FE_PHN25_scan_rst;
   wire scan_clk__L4_N0;
   wire scan_clk__L3_N0;
   wire scan_clk__L2_N1;
   wire scan_clk__L2_N0;
   wire scan_clk__L1_N0;
   wire UART_CLK__L2_N0;
   wire UART_CLK__L1_N0;
   wire UART_CLK_m__L10_N1;
   wire UART_CLK_m__L10_N0;
   wire UART_CLK_m__L9_N1;
   wire UART_CLK_m__L9_N0;
   wire UART_CLK_m__L8_N0;
   wire UART_CLK_m__L7_N0;
   wire UART_CLK_m__L6_N0;
   wire UART_CLK_m__L5_N0;
   wire UART_CLK_m__L4_N0;
   wire UART_CLK_m__L3_N0;
   wire UART_CLK_m__L2_N0;
   wire UART_CLK_m__L1_N0;
   wire UART_TX_CLK_m__L3_N1;
   wire UART_TX_CLK_m__L3_N0;
   wire UART_TX_CLK_m__L2_N0;
   wire UART_TX_CLK_m__L1_N0;
   wire REF_CLK__L2_N0;
   wire REF_CLK__L1_N0;
   wire REF_CLK_m__L6_N11;
   wire REF_CLK_m__L6_N10;
   wire REF_CLK_m__L6_N9;
   wire REF_CLK_m__L6_N8;
   wire REF_CLK_m__L6_N7;
   wire REF_CLK_m__L6_N6;
   wire REF_CLK_m__L6_N5;
   wire REF_CLK_m__L6_N4;
   wire REF_CLK_m__L6_N3;
   wire REF_CLK_m__L6_N2;
   wire REF_CLK_m__L6_N1;
   wire REF_CLK_m__L6_N0;
   wire REF_CLK_m__L5_N3;
   wire REF_CLK_m__L5_N2;
   wire REF_CLK_m__L5_N1;
   wire REF_CLK_m__L5_N0;
   wire REF_CLK_m__L4_N1;
   wire REF_CLK_m__L4_N0;
   wire REF_CLK_m__L3_N2;
   wire REF_CLK_m__L3_N1;
   wire REF_CLK_m__L3_N0;
   wire REF_CLK_m__L2_N1;
   wire REF_CLK_m__L2_N0;
   wire REF_CLK_m__L1_N0;
   wire ALU_CLK__L3_N1;
   wire ALU_CLK__L3_N0;
   wire ALU_CLK__L2_N0;
   wire ALU_CLK__L1_N0;
   wire FE_OFN24_Addr_0_;
   wire FE_OFN23_Addr_1_;
   wire FE_OFN21_REF_RST_m;
   wire FE_OFN20_REF_RST_m;
   wire FE_OFN18_TX_OUT;
   wire FE_OFN17_SE;
   wire FE_OFN16_SE;
   wire FE_OFN15_SE;
   wire REF_CLK_m;
   wire UART_CLK_m;
   wire UART_TX_CLK;
   wire UART_TX_CLK_m;
   wire RST_m;
   wire REF_RST;
   wire REF_RST_m;
   wire UART_RST;
   wire UART_RST_m;
   wire RX_Data_Valid;
   wire RX_TO_SYS_Data_Valid;
   wire SYS_TO_TX_Data_Valid;
   wire TX_Data_Valid;
   wire TX_busy;
   wire SYS_busy;
   wire _0_net_;
   wire ALU_CLK;
   wire CLK_en;
   wire Wr_en;
   wire Rd_en;
   wire Rd_Data_Valid;
   wire ALUen;
   wire ALUValid;
   wire n9;
   wire n10;
   wire n11;
   wire n12;
   wire n15;
   wire n18;
   wire n19;
   wire [7:0] RXData;
   wire [7:0] RX_TO_SYS_Data;
   wire [7:0] SYS_TO_TX_Data;
   wire [7:0] TXData;
   wire [7:0] Division_Ratio;
   wire [7:0] WrData;
   wire [7:0] Addr;
   wire [7:0] RdData;
   wire [7:0] OperA;
   wire [7:0] OperB;
   wire [7:0] UART_Config;
   wire [3:0] Function;
   wire [15:0] ALUOut;
   wire SYNOPSYS_UNCONNECTED__0;
   wire SYNOPSYS_UNCONNECTED__1;
   wire SYNOPSYS_UNCONNECTED__2;
   wire SYNOPSYS_UNCONNECTED__3;
   wire SYNOPSYS_UNCONNECTED__4;

   assign SO[0] = UART_RST ;

   // Module instantiations
   DLY4X1M FE_PHC31_n9 (
	.A(n9),
	.Y(FE_PHN31_n9), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX2M FE_PHC29_SI_2_ (
	.A(SI[2]),
	.Y(FE_PHN29_SI_2_), 
	.VSS(VSS), 
	.VDD(VDD));
   DLY4X1M FE_PHC26_SI_1_ (
	.A(SI[1]),
	.Y(FE_PHN26_SI_1_), 
	.VSS(VSS), 
	.VDD(VDD));
   DLY4X1M FE_PHC25_scan_rst (
	.A(scan_rst),
	.Y(FE_PHN25_scan_rst), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M scan_clk__L4_I0 (
	.A(scan_clk__L3_N0),
	.Y(scan_clk__L4_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX20M scan_clk__L3_I0 (
	.A(scan_clk__L2_N1),
	.Y(scan_clk__L3_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX20M scan_clk__L2_I1 (
	.A(scan_clk__L1_N0),
	.Y(scan_clk__L2_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M scan_clk__L2_I0 (
	.A(scan_clk__L1_N0),
	.Y(scan_clk__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M scan_clk__L1_I0 (
	.A(scan_clk),
	.Y(scan_clk__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M UART_CLK__L2_I0 (
	.A(UART_CLK__L1_N0),
	.Y(UART_CLK__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M UART_CLK__L1_I0 (
	.A(UART_CLK),
	.Y(UART_CLK__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M UART_CLK_m__L10_I1 (
	.A(UART_CLK_m__L9_N1),
	.Y(UART_CLK_m__L10_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M UART_CLK_m__L10_I0 (
	.A(UART_CLK_m__L9_N0),
	.Y(UART_CLK_m__L10_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M UART_CLK_m__L9_I1 (
	.A(UART_CLK_m__L8_N0),
	.Y(UART_CLK_m__L9_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M UART_CLK_m__L9_I0 (
	.A(UART_CLK_m__L8_N0),
	.Y(UART_CLK_m__L9_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX32M UART_CLK_m__L8_I0 (
	.A(UART_CLK_m__L7_N0),
	.Y(UART_CLK_m__L8_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX40M UART_CLK_m__L7_I0 (
	.A(UART_CLK_m__L6_N0),
	.Y(UART_CLK_m__L7_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX40M UART_CLK_m__L6_I0 (
	.A(UART_CLK_m__L5_N0),
	.Y(UART_CLK_m__L6_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__L5_I0 (
	.A(UART_CLK_m__L4_N0),
	.Y(UART_CLK_m__L5_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__L4_I0 (
	.A(UART_CLK_m__L3_N0),
	.Y(UART_CLK_m__L4_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__L3_I0 (
	.A(UART_CLK_m__L2_N0),
	.Y(UART_CLK_m__L3_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__L2_I0 (
	.A(UART_CLK_m__L1_N0),
	.Y(UART_CLK_m__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX24M UART_CLK_m__L1_I0 (
	.A(UART_CLK_m),
	.Y(UART_CLK_m__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M UART_TX_CLK_m__L3_I1 (
	.A(UART_TX_CLK_m__L2_N0),
	.Y(UART_TX_CLK_m__L3_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M UART_TX_CLK_m__L3_I0 (
	.A(UART_TX_CLK_m__L2_N0),
	.Y(UART_TX_CLK_m__L3_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M UART_TX_CLK_m__L2_I0 (
	.A(UART_TX_CLK_m__L1_N0),
	.Y(UART_TX_CLK_m__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX20M UART_TX_CLK_m__L1_I0 (
	.A(UART_TX_CLK_m),
	.Y(UART_TX_CLK_m__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK__L2_I0 (
	.A(REF_CLK__L1_N0),
	.Y(REF_CLK__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK__L1_I0 (
	.A(REF_CLK),
	.Y(REF_CLK__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I11 (
	.A(REF_CLK_m__L5_N3),
	.Y(REF_CLK_m__L6_N11), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I10 (
	.A(REF_CLK_m__L5_N3),
	.Y(REF_CLK_m__L6_N10), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I9 (
	.A(REF_CLK_m__L5_N3),
	.Y(REF_CLK_m__L6_N9), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I8 (
	.A(REF_CLK_m__L5_N2),
	.Y(REF_CLK_m__L6_N8), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I7 (
	.A(REF_CLK_m__L5_N2),
	.Y(REF_CLK_m__L6_N7), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I6 (
	.A(REF_CLK_m__L5_N2),
	.Y(REF_CLK_m__L6_N6), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I5 (
	.A(REF_CLK_m__L5_N1),
	.Y(REF_CLK_m__L6_N5), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I4 (
	.A(REF_CLK_m__L5_N1),
	.Y(REF_CLK_m__L6_N4), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I3 (
	.A(REF_CLK_m__L5_N1),
	.Y(REF_CLK_m__L6_N3), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I2 (
	.A(REF_CLK_m__L5_N0),
	.Y(REF_CLK_m__L6_N2), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I1 (
	.A(REF_CLK_m__L5_N0),
	.Y(REF_CLK_m__L6_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L6_I0 (
	.A(REF_CLK_m__L5_N0),
	.Y(REF_CLK_m__L6_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK_m__L5_I3 (
	.A(REF_CLK_m__L4_N1),
	.Y(REF_CLK_m__L5_N3), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK_m__L5_I2 (
	.A(REF_CLK_m__L4_N1),
	.Y(REF_CLK_m__L5_N2), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK_m__L5_I1 (
	.A(REF_CLK_m__L4_N0),
	.Y(REF_CLK_m__L5_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK_m__L5_I0 (
	.A(REF_CLK_m__L4_N0),
	.Y(REF_CLK_m__L5_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L4_I1 (
	.A(REF_CLK_m__L3_N2),
	.Y(REF_CLK_m__L4_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK_m__L4_I0 (
	.A(REF_CLK_m__L3_N1),
	.Y(REF_CLK_m__L4_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK_m__L3_I2 (
	.A(REF_CLK_m__L2_N1),
	.Y(REF_CLK_m__L3_N2), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M REF_CLK_m__L3_I1 (
	.A(REF_CLK_m__L2_N1),
	.Y(REF_CLK_m__L3_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L3_I0 (
	.A(REF_CLK_m__L2_N0),
	.Y(REF_CLK_m__L3_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX40M REF_CLK_m__L2_I1 (
	.A(REF_CLK_m__L1_N0),
	.Y(REF_CLK_m__L2_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M REF_CLK_m__L2_I0 (
	.A(REF_CLK_m__L1_N0),
	.Y(REF_CLK_m__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX20M REF_CLK_m__L1_I0 (
	.A(REF_CLK_m),
	.Y(REF_CLK_m__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M ALU_CLK__L3_I1 (
	.A(ALU_CLK__L2_N0),
	.Y(ALU_CLK__L3_N1), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX32M ALU_CLK__L3_I0 (
	.A(ALU_CLK__L2_N0),
	.Y(ALU_CLK__L3_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKINVX40M ALU_CLK__L2_I0 (
	.A(ALU_CLK__L1_N0),
	.Y(ALU_CLK__L2_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX20M ALU_CLK__L1_I0 (
	.A(ALU_CLK),
	.Y(ALU_CLK__L1_N0), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX8M FE_OFC24_Addr_0_ (
	.A(Addr[0]),
	.Y(FE_OFN24_Addr_0_), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX6M FE_OFC23_Addr_1_ (
	.A(Addr[1]),
	.Y(FE_OFN23_Addr_1_), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX6M FE_OFC21_REF_RST_m (
	.A(FE_OFN20_REF_RST_m),
	.Y(FE_OFN21_REF_RST_m), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX6M FE_OFC20_REF_RST_m (
	.A(REF_RST_m),
	.Y(FE_OFN20_REF_RST_m), 
	.VSS(VSS), 
	.VDD(VDD));
   BUFX10M FE_OFC19_TX_OUT (
	.A(FE_OFN18_TX_OUT),
	.Y(TX_OUT), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX6M FE_OFC17_SE (
	.A(FE_OFN16_SE),
	.Y(FE_OFN17_SE), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX6M FE_OFC16_SE (
	.A(FE_OFN15_SE),
	.Y(FE_OFN16_SE), 
	.VSS(VSS), 
	.VDD(VDD));
   CLKBUFX6M FE_OFC15_SE (
	.A(SE),
	.Y(FE_OFN15_SE), 
	.VSS(VSS), 
	.VDD(VDD));
   OR2X2M U8 (
	.A(CLK_en),
	.B(test_mode),
	.Y(_0_net_), 
	.VSS(VSS), 
	.VDD(VDD));
   mux2X1_2 U0_mux2X1 (
	.IN_0(REF_CLK__L2_N0),
	.IN_1(scan_clk__L2_N0),
	.SEL(test_mode),
	.OUT(REF_CLK_m), 
	.VDD(VDD), 
	.VSS(VSS));
   mux2X1_4 U1_mux2X1 (
	.IN_0(UART_CLK__L2_N0),
	.IN_1(scan_clk__L2_N0),
	.SEL(test_mode),
	.OUT(UART_CLK_m), 
	.VDD(VDD), 
	.VSS(VSS));
   mux2X1_3 U2_mux2X1 (
	.IN_0(UART_TX_CLK),
	.IN_1(scan_clk__L4_N0),
	.SEL(test_mode),
	.OUT(UART_TX_CLK_m), 
	.VDD(VDD), 
	.VSS(VSS));
   mux2X1_0 U3_mux2X1 (
	.IN_0(RST),
	.IN_1(FE_PHN25_scan_rst),
	.SEL(test_mode),
	.OUT(RST_m), 
	.VDD(VDD), 
	.VSS(VSS));
   mux2X1_1 U4_mux2X1 (
	.IN_0(REF_RST),
	.IN_1(FE_PHN25_scan_rst),
	.SEL(test_mode),
	.OUT(REF_RST_m), 
	.VDD(VDD), 
	.VSS(VSS));
   mux2X1_5 U5_mux2X1 (
	.IN_0(UART_RST),
	.IN_1(FE_PHN25_scan_rst),
	.SEL(test_mode),
	.OUT(UART_RST_m), 
	.VDD(VDD), 
	.VSS(VSS));
   RST_SYNC_test_0 U0_RST_SYNC (
	.RSTSYNC_CLK(REF_CLK_m__L6_N0),
	.RSTSYNC_RST(RST_m),
	.RSTSYNC_OUT(REF_RST),
	.test_si(n18),
	.test_se(SE), 
	.VDD(VDD), 
	.VSS(VSS));
   RST_SYNC_test_1 U1_RST_SYNC (
	.RSTSYNC_CLK(UART_CLK_m__L10_N0),
	.RSTSYNC_RST(RST_m),
	.RSTSYNC_OUT(UART_RST),
	.test_si(FE_PHN31_n9),
	.test_se(SE),
	.p1(FE_OFN15_SE), 
	.VDD(VDD), 
	.VSS(VSS));
   DATA_SYNC_test_0 U0_DATA_SYNC (
	.DataSync_unsync_bus(RXData),
	.DataSync_bus_enable(RX_Data_Valid),
	.DataSync_CLK(REF_CLK_m__L6_N1),
	.DataSync_RST(FE_OFN21_REF_RST_m),
	.DataSync_sync_bus(RX_TO_SYS_Data),
	.DataSync_enable_pulse(RX_TO_SYS_Data_Valid),
	.test_si(n19),
	.test_so(n18),
	.test_se(SE), 
	.VDD(VDD), 
	.VSS(VSS));
   DATA_SYNC_test_1 U1_DATA_SYNC (
	.DataSync_unsync_bus(SYS_TO_TX_Data),
	.DataSync_bus_enable(SYS_TO_TX_Data_Valid),
	.DataSync_CLK(UART_TX_CLK_m__L3_N1),
	.DataSync_RST(UART_RST_m),
	.DataSync_sync_bus(TXData),
	.DataSync_enable_pulse(TX_Data_Valid),
	.test_si(n10),
	.test_so(n9),
	.test_se(FE_OFN15_SE),
	.UART_TX_CLK_m__L3_N0(UART_TX_CLK_m__L3_N0), 
	.VDD(VDD), 
	.VSS(VSS));
   BIT_SYNC_test_1 U0_BIT_SYNC (
	.BitSync_ASYNC({ TX_busy }),
	.BitSync_CLK(REF_CLK_m__L6_N0),
	.BitSync_RST(REF_RST_m),
	.BitSync_SYNC({ SYS_busy }),
	.test_si(ALUValid),
	.test_se(FE_OFN15_SE), 
	.VDD(VDD), 
	.VSS(VSS));
   CLK_GATE U0_CLK_GATE (
	.CLK_EN(_0_net_),
	.CLK(REF_CLK_m__L3_N0),
	.GATED_CLK(ALU_CLK), 
	.VDD(VDD), 
	.VSS(VSS));
   ClkDiv_test_1 U0_ClkDiv (
	.i_div_ratio({ Division_Ratio[3],
		Division_Ratio[2],
		Division_Ratio[1],
		Division_Ratio[0] }),
	.i_ref_clk(UART_CLK_m),
	.i_rst_en(UART_RST_m),
	.o_div_clk(UART_TX_CLK),
	.test_si(SYS_busy),
	.test_so(n19),
	.test_se(SE),
	.p1(FE_OFN15_SE), 
	.VDD(VDD), 
	.VSS(VSS));
   Register_File_test_1 U0_Register_File (
	.RF_WrData(WrData),
	.RF_Addr({ Addr[7],
		Addr[6],
		Addr[5],
		Addr[4],
		Addr[3],
		Addr[2],
		FE_OFN23_Addr_1_,
		FE_OFN24_Addr_0_ }),
	.RF_Wr_en(Wr_en),
	.RF_Rd_en(Rd_en),
	.RF_CLK(REF_CLK_m__L6_N11),
	.RF_RST(REF_RST_m),
	.RF_RdData(RdData),
	.REG0(OperA),
	.REG1(OperB),
	.REG2({ SYNOPSYS_UNCONNECTED__0,
		UART_Config[6],
		UART_Config[5],
		UART_Config[4],
		UART_Config[3],
		UART_Config[2],
		UART_Config[1],
		UART_Config[0] }),
	.REG3({ SYNOPSYS_UNCONNECTED__1,
		SYNOPSYS_UNCONNECTED__2,
		SYNOPSYS_UNCONNECTED__3,
		SYNOPSYS_UNCONNECTED__4,
		Division_Ratio[3],
		Division_Ratio[2],
		Division_Ratio[1],
		Division_Ratio[0] }),
	.RF_Rd_Data_Valid(Rd_Data_Valid),
	.test_si2(FE_PHN26_SI_1_),
	.test_si1(REF_RST),
	.test_so2(n15),
	.test_so1(SO[2]),
	.test_se(FE_OFN15_SE),
	.p1(FE_OFN16_SE),
	.p2(FE_OFN17_SE),
	.p3(FE_OFN20_REF_RST_m),
	.p4(FE_OFN21_REF_RST_m),
	.REF_CLK_m__L6_N10(REF_CLK_m__L6_N10),
	.REF_CLK_m__L6_N9(REF_CLK_m__L6_N9),
	.REF_CLK_m__L6_N8(REF_CLK_m__L6_N8),
	.REF_CLK_m__L6_N7(REF_CLK_m__L6_N7),
	.REF_CLK_m__L6_N6(REF_CLK_m__L6_N6),
	.REF_CLK_m__L6_N5(REF_CLK_m__L6_N5),
	.REF_CLK_m__L6_N4(REF_CLK_m__L6_N4),
	.REF_CLK_m__L6_N3(REF_CLK_m__L6_N3),
	.REF_CLK_m__L6_N0(REF_CLK_m__L6_N0), 
	.VDD(VDD), 
	.VSS(VSS));
   ALU_test_1 U0_ALU (
	.A(OperA),
	.B(OperB),
	.ALU_en(ALUen),
	.ALU_CLK(ALU_CLK__L3_N1),
	.ALU_RST(REF_RST_m),
	.ALU_FUN(Function),
	.ALU_OUT(ALUOut),
	.ALU_Valid(ALUValid),
	.test_si(FE_PHN29_SI_2_),
	.test_se(FE_OFN15_SE),
	.ALU_CLK__L3_N0(ALU_CLK__L3_N0), 
	.VDD(VDD), 
	.VSS(VSS));
   SYS_Controller_test_1 U0_SYS_Controller (
	.SYSCont_ALU_Out(ALUOut),
	.SYSCont_RXPdata(RX_TO_SYS_Data),
	.SYSCont_RdData(RdData),
	.SYSCont_ALU_Valid(ALUValid),
	.SYSCont_RX_Data_Valid(RX_TO_SYS_Data_Valid),
	.SYSCont_Rf_Data_Valid(Rd_Data_Valid),
	.SYSCont_Busy(SYS_busy),
	.SYSCont_CLK(REF_CLK_m__L6_N4),
	.SYSCont_RST(FE_OFN20_REF_RST_m),
	.SYSCont_TXPdata(SYS_TO_TX_Data),
	.SYSCont_WrData(WrData),
	.SYSCont_Addr(Addr),
	.SYSCont_ALU_Fun(Function),
	.SYSCont_ALU_en(ALUen),
	.SYSCont_CLK_en(CLK_en),
	.SYSCont_Rd_en(Rd_en),
	.SYSCont_Wr_en(Wr_en),
	.SYSCont_TX_Data_Valid(SYS_TO_TX_Data_Valid),
	.test_si2(SI[0]),
	.test_si1(n15),
	.test_so2(n12),
	.test_so1(SO[1]),
	.test_se(SE),
	.p1(FE_OFN15_SE),
	.p2(FE_OFN17_SE),
	.p3(FE_OFN21_REF_RST_m),
	.REF_CLK_m__L6_N3(REF_CLK_m__L6_N3),
	.REF_CLK_m__L6_N2(REF_CLK_m__L6_N2),
	.REF_CLK_m__L6_N1(REF_CLK_m__L6_N1), 
	.VDD(VDD), 
	.VSS(VSS));
   UART_RX_test_1 U0_UART_RX (
	.UartRx_prescale({ UART_Config[6],
		UART_Config[5],
		UART_Config[4],
		UART_Config[3],
		UART_Config[2] }),
	.UartRx_RX_IN(RX_IN),
	.UartRx_PAR_EN(UART_Config[0]),
	.UartRx_Par_Type(UART_Config[1]),
	.UartRx_CLK(UART_CLK_m__L10_N1),
	.UartRx_RST(UART_RST_m),
	.UartRx_PDATA(RXData),
	.UartRx_Data_Valid(RX_Data_Valid),
	.test_si(n12),
	.test_so(n11),
	.test_se(SE),
	.UART_CLK_m__L10_N0(UART_CLK_m__L10_N0), 
	.VDD(VDD), 
	.VSS(VSS));
   Uart_TX_Top_test_1 U0_Uart_TX_Top (
	.P_DATA(TXData),
	.CLK(UART_TX_CLK_m__L3_N1),
	.RST_ASYN(UART_RST_m),
	.Data_Valid(TX_Data_Valid),
	.PAR_EN(UART_Config[0]),
	.PAR_TYP(UART_Config[1]),
	.TX_OUT(FE_OFN18_TX_OUT),
	.busy(TX_busy),
	.test_si(n11),
	.test_so(n10),
	.test_se(FE_OFN15_SE),
	.UART_TX_CLK_m__L3_N0(UART_TX_CLK_m__L3_N0), 
	.VDD(VDD), 
	.VSS(VSS));
endmodule

