{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [],
   "source": [
    "a = \"  input           a_clock,\\\n",
    "  input           a_reset,\\\n",
    "  input           a_auto_intsink_in_sync_0,\\\n",
    "  input           a_auto_int_in_xing_in_2_sync_0,\\\n",
    "  input           a_auto_int_in_xing_in_1_sync_0,\\\n",
    "  input           a_auto_int_in_xing_in_0_sync_0,\\\n",
    "  input           a_auto_int_in_xing_in_0_sync_1,\\\n",
    "  input           a_auto_tl_master_xing_out_a_ready,\\\n",
    "  output          a_auto_tl_master_xing_out_a_valid,\\\n",
    "  output [2:0]    a_auto_tl_master_xing_out_a_bits_opcode,\\\n",
    "  output [2:0]    a_auto_tl_master_xing_out_a_bits_param,\\\n",
    "  output [3:0]    a_auto_tl_master_xing_out_a_bits_size,\\\n",
    "  output [1:0]    a_auto_tl_master_xing_out_a_bits_source,\\\n",
    "  output [31:0]   a_auto_tl_master_xing_out_a_bits_address,\\\n",
    "  output [7:0]    a_auto_tl_master_xing_out_a_bits_mask,\\\n",
    "  output [63:0]   a_auto_tl_master_xing_out_a_bits_data,\\\n",
    "  output          a_auto_tl_master_xing_out_a_bits_corrupt,\\\n",
    "  output          a_auto_tl_master_xing_out_b_ready,\\\n",
    "  input           a_auto_tl_master_xing_out_b_valid,\\\n",
    "  input  [2:0]    a_auto_tl_master_xing_out_b_bits_opcode,\\\n",
    "  input  [1:0]    a_auto_tl_master_xing_out_b_bits_param,\\\n",
    "  input  [3:0]    a_auto_tl_master_xing_out_b_bits_size,\\\n",
    "  input  [1:0]    a_auto_tl_master_xing_out_b_bits_source,\\\n",
    "  input  [31:0]   a_auto_tl_master_xing_out_b_bits_address,\\\n",
    "  input  [7:0]    a_auto_tl_master_xing_out_b_bits_mask,\\\n",
    "  input  [63:0]   a_auto_tl_master_xing_out_b_bits_data,\\\n",
    "  input           a_auto_tl_master_xing_out_b_bits_corrupt,\\\n",
    "  input           a_auto_tl_master_xing_out_c_ready,\\\n",
    "  output          a_auto_tl_master_xing_out_c_valid,\\\n",
    "  output [2:0]    a_auto_tl_master_xing_out_c_bits_opcode,\\\n",
    "  output [2:0]    a_auto_tl_master_xing_out_c_bits_param,\\\n",
    "  output [3:0]    a_auto_tl_master_xing_out_c_bits_size,\\\n",
    "  output [1:0]    a_auto_tl_master_xing_out_c_bits_source,\\\n",
    "  output [31:0]   a_auto_tl_master_xing_out_c_bits_address,\\\n",
    "  output [63:0]   a_auto_tl_master_xing_out_c_bits_data,\\\n",
    "  output          a_auto_tl_master_xing_out_c_bits_corrupt,\\\n",
    "  output          a_auto_tl_master_xing_out_d_ready,\\\n",
    "  input           a_auto_tl_master_xing_out_d_valid,\\\n",
    "  input  [2:0]    a_auto_tl_master_xing_out_d_bits_opcode,\\\n",
    "  input  [1:0]    a_auto_tl_master_xing_out_d_bits_param,\\\n",
    "  input  [3:0]    a_auto_tl_master_xing_out_d_bits_size,\\\n",
    "  input  [1:0]    a_auto_tl_master_xing_out_d_bits_source,\\\n",
    "  input  [1:0]    a_auto_tl_master_xing_out_d_bits_sink,\\\n",
    "  input           a_auto_tl_master_xing_out_d_bits_denied,\\\n",
    "  input  [63:0]   a_auto_tl_master_xing_out_d_bits_data,\\\n",
    "  input           a_auto_tl_master_xing_out_d_bits_corrupt,\\\n",
    "  input           a_auto_tl_master_xing_out_e_ready,\\\n",
    "  output          a_auto_tl_master_xing_out_e_valid,\\\n",
    "  output [1:0]    a_auto_tl_master_xing_out_e_bits_sink,\\\n",
    "  output          a_auto_wfi_out_0,\\\n",
    "  output          a_auto_cease_out_0,\\\n",
    "  output          a_auto_halt_out_0,\\\n",
    "  input  [31:0]   a_auto_reset_vector_in,\\\n",
    "  input           a_auto_hartid_in,\\\n",
    "  input           b_clock,\\\n",
    "  input           b_reset,\\\n",
    "  input           b_auto_intsink_in_sync_0,\\\n",
    "  input           b_auto_int_in_xing_in_2_sync_0,\\\n",
    "  input           b_auto_int_in_xing_in_1_sync_0,\\\n",
    "  input           b_auto_int_in_xing_in_0_sync_0,\\\n",
    "  input           b_auto_int_in_xing_in_0_sync_1,\\\n",
    "  input           b_auto_tl_master_xing_out_a_ready,\\\n",
    "  output          b_auto_tl_master_xing_out_a_valid,\\\n",
    "  output [2:0]    b_auto_tl_master_xing_out_a_bits_opcode,\\\n",
    "  output [2:0]    b_auto_tl_master_xing_out_a_bits_param,\\\n",
    "  output [3:0]    b_auto_tl_master_xing_out_a_bits_size,\\\n",
    "  output [1:0]    b_auto_tl_master_xing_out_a_bits_source,\\\n",
    "  output [31:0]   b_auto_tl_master_xing_out_a_bits_address,\\\n",
    "  output [7:0]    b_auto_tl_master_xing_out_a_bits_mask,\\\n",
    "  output [63:0]   b_auto_tl_master_xing_out_a_bits_data,\\\n",
    "  output          b_auto_tl_master_xing_out_a_bits_corrupt,\\\n",
    "  output          b_auto_tl_master_xing_out_b_ready,\\\n",
    "  input           b_auto_tl_master_xing_out_b_valid,\\\n",
    "  input  [2:0]    b_auto_tl_master_xing_out_b_bits_opcode,\\\n",
    "  input  [1:0]    b_auto_tl_master_xing_out_b_bits_param,\\\n",
    "  input  [3:0]    b_auto_tl_master_xing_out_b_bits_size,\\\n",
    "  input  [1:0]    b_auto_tl_master_xing_out_b_bits_source,\\\n",
    "  input  [31:0]   b_auto_tl_master_xing_out_b_bits_address,\\\n",
    "  input  [7:0]    b_auto_tl_master_xing_out_b_bits_mask,\\\n",
    "  input  [63:0]   b_auto_tl_master_xing_out_b_bits_data,\\\n",
    "  input           b_auto_tl_master_xing_out_b_bits_corrupt,\\\n",
    "  input           b_auto_tl_master_xing_out_c_ready,\\\n",
    "  output          b_auto_tl_master_xing_out_c_valid,\\\n",
    "  output [2:0]    b_auto_tl_master_xing_out_c_bits_opcode,\\\n",
    "  output [2:0]    b_auto_tl_master_xing_out_c_bits_param,\\\n",
    "  output [3:0]    b_auto_tl_master_xing_out_c_bits_size,\\\n",
    "  output [1:0]    b_auto_tl_master_xing_out_c_bits_source,\\\n",
    "  output [31:0]   b_auto_tl_master_xing_out_c_bits_address,\\\n",
    "  output [63:0]   b_auto_tl_master_xing_out_c_bits_data,\\\n",
    "  output          b_auto_tl_master_xing_out_c_bits_corrupt,\\\n",
    "  output          b_auto_tl_master_xing_out_d_ready,\\\n",
    "  input           b_auto_tl_master_xing_out_d_valid,\\\n",
    "  input  [2:0]    b_auto_tl_master_xing_out_d_bits_opcode,\\\n",
    "  input  [1:0]    b_auto_tl_master_xing_out_d_bits_param,\\\n",
    "  input  [3:0]    b_auto_tl_master_xing_out_d_bits_size,\\\n",
    "  input  [1:0]    b_auto_tl_master_xing_out_d_bits_source,\\\n",
    "  input  [1:0]    b_auto_tl_master_xing_out_d_bits_sink,\\\n",
    "  input           b_auto_tl_master_xing_out_d_bits_denied,\\\n",
    "  input  [63:0]   b_auto_tl_master_xing_out_d_bits_data,\\\n",
    "  input           b_auto_tl_master_xing_out_d_bits_corrupt,\\\n",
    "  input           b_auto_tl_master_xing_out_e_ready,\\\n",
    "  output          b_auto_tl_master_xing_out_e_valid,\\\n",
    "  output [1:0]    b_auto_tl_master_xing_out_e_bits_sink,\\\n",
    "  output          b_auto_wfi_out_0,\\\n",
    "  output          b_auto_cease_out_0,\\\n",
    "  output          b_auto_halt_out_0,\\\n",
    "  input  [31:0]   b_auto_reset_vector_in,\\\n",
    "  input           b_auto_hartid_in,\\\n",
    "  output [1729:0] cov_RocketTile\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "109"
      ]
     },
     "execution_count": 7,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "split=a.split(',')\n",
    "len(split)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "a_clock\n",
      "a_reset\n",
      "a_auto_intsink_in_sync_0\n",
      "a_auto_int_in_xing_in_2_sync_0\n",
      "a_auto_int_in_xing_in_1_sync_0\n",
      "a_auto_int_in_xing_in_0_sync_0\n",
      "a_auto_int_in_xing_in_0_sync_1\n",
      "a_auto_tl_master_xing_out_a_ready\n",
      "a_auto_tl_master_xing_out_a_valid\n",
      "a_auto_tl_master_xing_out_a_bits_opcode\n",
      "a_auto_tl_master_xing_out_a_bits_param\n",
      "a_auto_tl_master_xing_out_a_bits_size\n",
      "a_auto_tl_master_xing_out_a_bits_source\n",
      "a_auto_tl_master_xing_out_a_bits_address\n",
      "a_auto_tl_master_xing_out_a_bits_mask\n",
      "a_auto_tl_master_xing_out_a_bits_data\n",
      "a_auto_tl_master_xing_out_a_bits_corrupt\n",
      "a_auto_tl_master_xing_out_b_ready\n",
      "a_auto_tl_master_xing_out_b_valid\n",
      "a_auto_tl_master_xing_out_b_bits_opcode\n",
      "a_auto_tl_master_xing_out_b_bits_param\n",
      "a_auto_tl_master_xing_out_b_bits_size\n",
      "a_auto_tl_master_xing_out_b_bits_source\n",
      "a_auto_tl_master_xing_out_b_bits_address\n",
      "a_auto_tl_master_xing_out_b_bits_mask\n",
      "a_auto_tl_master_xing_out_b_bits_data\n",
      "a_auto_tl_master_xing_out_b_bits_corrupt\n",
      "a_auto_tl_master_xing_out_c_ready\n",
      "a_auto_tl_master_xing_out_c_valid\n",
      "a_auto_tl_master_xing_out_c_bits_opcode\n",
      "a_auto_tl_master_xing_out_c_bits_param\n",
      "a_auto_tl_master_xing_out_c_bits_size\n",
      "a_auto_tl_master_xing_out_c_bits_source\n",
      "a_auto_tl_master_xing_out_c_bits_address\n",
      "a_auto_tl_master_xing_out_c_bits_data\n",
      "a_auto_tl_master_xing_out_c_bits_corrupt\n",
      "a_auto_tl_master_xing_out_d_ready\n",
      "a_auto_tl_master_xing_out_d_valid\n",
      "a_auto_tl_master_xing_out_d_bits_opcode\n",
      "a_auto_tl_master_xing_out_d_bits_param\n",
      "a_auto_tl_master_xing_out_d_bits_size\n",
      "a_auto_tl_master_xing_out_d_bits_source\n",
      "a_auto_tl_master_xing_out_d_bits_sink\n",
      "a_auto_tl_master_xing_out_d_bits_denied\n",
      "a_auto_tl_master_xing_out_d_bits_data\n",
      "a_auto_tl_master_xing_out_d_bits_corrupt\n",
      "a_auto_tl_master_xing_out_e_ready\n",
      "a_auto_tl_master_xing_out_e_valid\n",
      "a_auto_tl_master_xing_out_e_bits_sink\n",
      "a_auto_wfi_out_0\n",
      "a_auto_cease_out_0\n",
      "a_auto_halt_out_0\n",
      "a_auto_reset_vector_in\n",
      "a_auto_hartid_in\n",
      "b_clock\n",
      "b_reset\n",
      "b_auto_intsink_in_sync_0\n",
      "b_auto_int_in_xing_in_2_sync_0\n",
      "b_auto_int_in_xing_in_1_sync_0\n",
      "b_auto_int_in_xing_in_0_sync_0\n",
      "b_auto_int_in_xing_in_0_sync_1\n",
      "b_auto_tl_master_xing_out_a_ready\n",
      "b_auto_tl_master_xing_out_a_valid\n",
      "b_auto_tl_master_xing_out_a_bits_opcode\n",
      "b_auto_tl_master_xing_out_a_bits_param\n",
      "b_auto_tl_master_xing_out_a_bits_size\n",
      "b_auto_tl_master_xing_out_a_bits_source\n",
      "b_auto_tl_master_xing_out_a_bits_address\n",
      "b_auto_tl_master_xing_out_a_bits_mask\n",
      "b_auto_tl_master_xing_out_a_bits_data\n",
      "b_auto_tl_master_xing_out_a_bits_corrupt\n",
      "b_auto_tl_master_xing_out_b_ready\n",
      "b_auto_tl_master_xing_out_b_valid\n",
      "b_auto_tl_master_xing_out_b_bits_opcode\n",
      "b_auto_tl_master_xing_out_b_bits_param\n",
      "b_auto_tl_master_xing_out_b_bits_size\n",
      "b_auto_tl_master_xing_out_b_bits_source\n",
      "b_auto_tl_master_xing_out_b_bits_address\n",
      "b_auto_tl_master_xing_out_b_bits_mask\n",
      "b_auto_tl_master_xing_out_b_bits_data\n",
      "b_auto_tl_master_xing_out_b_bits_corrupt\n",
      "b_auto_tl_master_xing_out_c_ready\n",
      "b_auto_tl_master_xing_out_c_valid\n",
      "b_auto_tl_master_xing_out_c_bits_opcode\n",
      "b_auto_tl_master_xing_out_c_bits_param\n",
      "b_auto_tl_master_xing_out_c_bits_size\n",
      "b_auto_tl_master_xing_out_c_bits_source\n",
      "b_auto_tl_master_xing_out_c_bits_address\n",
      "b_auto_tl_master_xing_out_c_bits_data\n",
      "b_auto_tl_master_xing_out_c_bits_corrupt\n",
      "b_auto_tl_master_xing_out_d_ready\n",
      "b_auto_tl_master_xing_out_d_valid\n",
      "b_auto_tl_master_xing_out_d_bits_opcode\n",
      "b_auto_tl_master_xing_out_d_bits_param\n",
      "b_auto_tl_master_xing_out_d_bits_size\n",
      "b_auto_tl_master_xing_out_d_bits_source\n",
      "b_auto_tl_master_xing_out_d_bits_sink\n",
      "b_auto_tl_master_xing_out_d_bits_denied\n",
      "b_auto_tl_master_xing_out_d_bits_data\n",
      "b_auto_tl_master_xing_out_d_bits_corrupt\n",
      "b_auto_tl_master_xing_out_e_ready\n",
      "b_auto_tl_master_xing_out_e_valid\n",
      "b_auto_tl_master_xing_out_e_bits_sink\n",
      "b_auto_wfi_out_0\n",
      "b_auto_cease_out_0\n",
      "b_auto_halt_out_0\n",
      "b_auto_reset_vector_in\n",
      "b_auto_hartid_in\n",
      "cov_RocketTile\n"
     ]
    }
   ],
   "source": [
    "for s in split:\n",
    "    print(s.strip().split()[-1])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['  assign intXbar_a_auto_int_in_1_0 = intsink_1_a_auto_out_0; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign intXbar_a_auto_int_in_1_1 = intsink_1_a_auto_out_1; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign intXbar_a_auto_int_in_0_0 = intsink_a_auto_out_0; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign intXbar_b_auto_int_in_3_0 = intsink_3_b_auto_out_0; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign intXbar_b_auto_int_in_2_0 = intsink_2_b_auto_out_0; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign intXbar_b_auto_int_in_1_0 = intsink_1_b_auto_out_0; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign intXbar_b_auto_int_in_1_1 = intsink_1_b_auto_out_1; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign intXbar_b_auto_int_in_0_0 = intsink_b_auto_out_0; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_1_a_valid = frontend_a_auto_icache_master_out_a_valid; // @[LazyModule.scala 167:31]\\n', '  assign tlMasterXbar_a_auto_in_1_a_bits_address = frontend_a_auto_icache_master_out_a_bits_address; // @[LazyModule.scala 167:31]\\n', '  assign tlMasterXbar_a_auto_in_0_a_valid = dcache_a_auto_out_a_valid; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_a_bits_opcode = dcache_a_auto_out_a_bits_opcode; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_a_bits_param = dcache_a_auto_out_a_bits_param; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_a_bits_size = dcache_a_auto_out_a_bits_size; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_a_bits_source = dcache_a_auto_out_a_bits_source; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_a_bits_address = dcache_a_auto_out_a_bits_address; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_a_bits_mask = dcache_a_auto_out_a_bits_mask; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_a_bits_data = dcache_a_auto_out_a_bits_data; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_a_bits_corrupt = dcache_a_auto_out_a_bits_corrupt; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_b_ready = dcache_a_auto_out_b_ready; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_c_valid = dcache_a_auto_out_c_valid; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_c_bits_opcode = dcache_a_auto_out_c_bits_opcode; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_c_bits_param = dcache_a_auto_out_c_bits_param; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_c_bits_size = dcache_a_auto_out_c_bits_size; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_c_bits_source = dcache_a_auto_out_c_bits_source; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_c_bits_address = dcache_a_auto_out_c_bits_address; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_c_bits_data = dcache_a_auto_out_c_bits_data; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_c_bits_corrupt = dcache_a_auto_out_c_bits_corrupt; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_d_ready = dcache_a_auto_out_d_ready; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_e_valid = dcache_a_auto_out_e_valid; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_in_0_e_bits_sink = dcache_a_auto_out_e_bits_sink; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_a_auto_out_a_ready = buffer_a_auto_in_a_ready; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_b_valid = buffer_a_auto_in_b_valid; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_b_bits_opcode = buffer_a_auto_in_b_bits_opcode; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_b_bits_param = buffer_a_auto_in_b_bits_param; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_b_bits_size = buffer_a_auto_in_b_bits_size; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_b_bits_source = buffer_a_auto_in_b_bits_source; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_b_bits_address = buffer_a_auto_in_b_bits_address; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_b_bits_mask = buffer_a_auto_in_b_bits_mask; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_b_bits_data = buffer_a_auto_in_b_bits_data; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_b_bits_corrupt = buffer_a_auto_in_b_bits_corrupt; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_c_ready = buffer_a_auto_in_c_ready; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_d_valid = buffer_a_auto_in_d_valid; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_d_bits_opcode = buffer_a_auto_in_d_bits_opcode; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_d_bits_param = buffer_a_auto_in_d_bits_param; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_d_bits_size = buffer_a_auto_in_d_bits_size; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_d_bits_source = buffer_a_auto_in_d_bits_source; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_d_bits_sink = buffer_a_auto_in_d_bits_sink; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_d_bits_denied = buffer_a_auto_in_d_bits_denied; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_d_bits_data = buffer_a_auto_in_d_bits_data; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_d_bits_corrupt = buffer_a_auto_in_d_bits_corrupt; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_a_auto_out_e_ready = buffer_a_auto_in_e_ready; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_in_1_a_valid = frontend_b_auto_icache_master_out_a_valid; // @[LazyModule.scala 167:31]\\n', '  assign tlMasterXbar_b_auto_in_1_a_bits_address = frontend_b_auto_icache_master_out_a_bits_address; // @[LazyModule.scala 167:31]\\n', '  assign tlMasterXbar_b_auto_in_0_a_valid = dcache_b_auto_out_a_valid; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_a_bits_opcode = dcache_b_auto_out_a_bits_opcode; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_a_bits_param = dcache_b_auto_out_a_bits_param; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_a_bits_size = dcache_b_auto_out_a_bits_size; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_a_bits_source = dcache_b_auto_out_a_bits_source; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_a_bits_address = dcache_b_auto_out_a_bits_address; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_a_bits_mask = dcache_b_auto_out_a_bits_mask; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_a_bits_data = dcache_b_auto_out_a_bits_data; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_a_bits_corrupt = dcache_b_auto_out_a_bits_corrupt; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_b_ready = dcache_b_auto_out_b_ready; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_c_valid = dcache_b_auto_out_c_valid; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_c_bits_opcode = dcache_b_auto_out_c_bits_opcode; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_c_bits_param = dcache_b_auto_out_c_bits_param; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_c_bits_size = dcache_b_auto_out_c_bits_size; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_c_bits_source = dcache_b_auto_out_c_bits_source; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_c_bits_address = dcache_b_auto_out_c_bits_address; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_c_bits_data = dcache_b_auto_out_c_bits_data; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_c_bits_corrupt = dcache_b_auto_out_c_bits_corrupt; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_d_ready = dcache_b_auto_out_d_ready; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_e_valid = dcache_b_auto_out_e_valid; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_in_0_e_bits_sink = dcache_b_auto_out_e_bits_sink; // @[LazyModule.scala 167:31 Nodes.scala 369:76]\\n', '  assign tlMasterXbar_b_auto_out_a_ready = buffer_b_auto_in_a_ready; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_b_valid = buffer_b_auto_in_b_valid; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_b_bits_opcode = buffer_b_auto_in_b_bits_opcode; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_b_bits_param = buffer_b_auto_in_b_bits_param; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_b_bits_size = buffer_b_auto_in_b_bits_size; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_b_bits_source = buffer_b_auto_in_b_bits_source; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_b_bits_address = buffer_b_auto_in_b_bits_address; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_b_bits_mask = buffer_b_auto_in_b_bits_mask; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_b_bits_data = buffer_b_auto_in_b_bits_data; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_b_bits_corrupt = buffer_b_auto_in_b_bits_corrupt; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_c_ready = buffer_b_auto_in_c_ready; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_d_valid = buffer_b_auto_in_d_valid; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_d_bits_opcode = buffer_b_auto_in_d_bits_opcode; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_d_bits_param = buffer_b_auto_in_d_bits_param; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_d_bits_size = buffer_b_auto_in_d_bits_size; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_d_bits_source = buffer_b_auto_in_d_bits_source; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_d_bits_sink = buffer_b_auto_in_d_bits_sink; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_d_bits_denied = buffer_b_auto_in_d_bits_denied; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_d_bits_data = buffer_b_auto_in_d_bits_data; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_d_bits_corrupt = buffer_b_auto_in_d_bits_corrupt; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_b_auto_out_e_ready = buffer_b_auto_in_e_ready; // @[LazyModule.scala 167:57 Nodes.scala 368:76]\\n', '  assign tlMasterXbar_clock = clock;\\n', '  assign tlMasterXbar_reset = reset;\\n', '  assign tlMasterXbar_metaReset = metaReset;\\n', 'endmodule\\n']\n"
     ]
    }
   ],
   "source": [
    "f = open(\"Benchmarks/Verilog/boom_cov_reset.v\",\"r\")\n",
    "lines = f.readlines()\n",
    "print(lines[-100:])"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "a_auto_intsink_in_sync_0\n",
      "a_auto_trace_out_0_clock\n",
      "a_auto_trace_out_0_reset\n",
      "a_auto_trace_out_0_valid\n",
      "a_auto_trace_out_0_iaddr\n",
      "a_auto_trace_out_0_insn\n",
      "a_auto_trace_out_0_priv\n",
      "a_auto_trace_out_0_exception\n",
      "a_auto_trace_out_0_interrupt\n",
      "a_auto_trace_out_0_cause\n",
      "a_auto_trace_out_0_tval\n",
      "a_auto_int_in_xing_in_2_sync_0\n",
      "a_auto_int_in_xing_in_1_sync_0\n",
      "a_auto_int_in_xing_in_0_sync_0\n",
      "a_auto_int_in_xing_in_0_sync_1\n",
      "a_auto_tl_master_xing_out_a_ready\n",
      "a_auto_tl_master_xing_out_a_valid\n",
      "a_auto_tl_master_xing_out_a_bits_opcode\n",
      "a_auto_tl_master_xing_out_a_bits_param\n",
      "a_auto_tl_master_xing_out_a_bits_size\n",
      "a_auto_tl_master_xing_out_a_bits_source\n",
      "a_auto_tl_master_xing_out_a_bits_address\n",
      "a_auto_tl_master_xing_out_a_bits_mask\n",
      "a_auto_tl_master_xing_out_a_bits_data\n",
      "a_auto_tl_master_xing_out_a_bits_corrupt\n",
      "a_auto_tl_master_xing_out_b_ready\n",
      "a_auto_tl_master_xing_out_b_valid\n",
      "a_auto_tl_master_xing_out_b_bits_opcode\n",
      "a_auto_tl_master_xing_out_b_bits_param\n",
      "a_auto_tl_master_xing_out_b_bits_size\n",
      "a_auto_tl_master_xing_out_b_bits_source\n",
      "a_auto_tl_master_xing_out_b_bits_address\n",
      "a_auto_tl_master_xing_out_b_bits_mask\n",
      "a_auto_tl_master_xing_out_b_bits_data\n",
      "a_auto_tl_master_xing_out_b_bits_corrupt\n",
      "a_auto_tl_master_xing_out_c_ready\n",
      "a_auto_tl_master_xing_out_c_valid\n",
      "a_auto_tl_master_xing_out_c_bits_opcode\n",
      "a_auto_tl_master_xing_out_c_bits_param\n",
      "a_auto_tl_master_xing_out_c_bits_size\n",
      "a_auto_tl_master_xing_out_c_bits_source\n",
      "a_auto_tl_master_xing_out_c_bits_address\n",
      "a_auto_tl_master_xing_out_c_bits_data\n",
      "a_auto_tl_master_xing_out_c_bits_corrupt\n",
      "a_auto_tl_master_xing_out_d_ready\n",
      "a_auto_tl_master_xing_out_d_valid\n",
      "a_auto_tl_master_xing_out_d_bits_opcode\n",
      "a_auto_tl_master_xing_out_d_bits_param\n",
      "a_auto_tl_master_xing_out_d_bits_size\n",
      "a_auto_tl_master_xing_out_d_bits_source\n",
      "a_auto_tl_master_xing_out_d_bits_sink\n",
      "a_auto_tl_master_xing_out_d_bits_denied\n",
      "a_auto_tl_master_xing_out_d_bits_data\n",
      "a_auto_tl_master_xing_out_d_bits_corrupt\n",
      "a_auto_tl_master_xing_out_e_ready\n",
      "a_auto_tl_master_xing_out_e_valid\n",
      "a_auto_tl_master_xing_out_e_bits_sink\n",
      "a_auto_wfi_out_0\n",
      "a_auto_cease_out_0\n",
      "a_auto_halt_out_0\n",
      "a_constants_hartid\n",
      "a_constants_reset_vector\n",
      "b_auto_intsink_in_sync_0\n",
      "b_auto_trace_out_0_clock\n",
      "b_auto_trace_out_0_reset\n",
      "b_auto_trace_out_0_valid\n",
      "b_auto_trace_out_0_iaddr\n",
      "b_auto_trace_out_0_insn\n",
      "b_auto_trace_out_0_priv\n",
      "b_auto_trace_out_0_exception\n",
      "b_auto_trace_out_0_interrupt\n",
      "b_auto_trace_out_0_cause\n",
      "b_auto_trace_out_0_tval\n",
      "b_auto_int_in_xing_in_2_sync_0\n",
      "b_auto_int_in_xing_in_1_sync_0\n",
      "b_auto_int_in_xing_in_0_sync_0\n",
      "b_auto_int_in_xing_in_0_sync_1\n",
      "b_auto_tl_master_xing_out_a_ready\n",
      "b_auto_tl_master_xing_out_a_valid\n",
      "b_auto_tl_master_xing_out_a_bits_opcode\n",
      "b_auto_tl_master_xing_out_a_bits_param\n",
      "b_auto_tl_master_xing_out_a_bits_size\n",
      "b_auto_tl_master_xing_out_a_bits_source\n",
      "b_auto_tl_master_xing_out_a_bits_address\n",
      "b_auto_tl_master_xing_out_a_bits_mask\n",
      "b_auto_tl_master_xing_out_a_bits_data\n",
      "b_auto_tl_master_xing_out_a_bits_corrupt\n",
      "b_auto_tl_master_xing_out_b_ready\n",
      "b_auto_tl_master_xing_out_b_valid\n",
      "b_auto_tl_master_xing_out_b_bits_opcode\n",
      "b_auto_tl_master_xing_out_b_bits_param\n",
      "b_auto_tl_master_xing_out_b_bits_size\n",
      "b_auto_tl_master_xing_out_b_bits_source\n",
      "b_auto_tl_master_xing_out_b_bits_address\n",
      "b_auto_tl_master_xing_out_b_bits_mask\n",
      "b_auto_tl_master_xing_out_b_bits_data\n",
      "b_auto_tl_master_xing_out_b_bits_corrupt\n",
      "b_auto_tl_master_xing_out_c_ready\n",
      "b_auto_tl_master_xing_out_c_valid\n",
      "b_auto_tl_master_xing_out_c_bits_opcode\n",
      "b_auto_tl_master_xing_out_c_bits_param\n",
      "b_auto_tl_master_xing_out_c_bits_size\n",
      "b_auto_tl_master_xing_out_c_bits_source\n",
      "b_auto_tl_master_xing_out_c_bits_address\n",
      "b_auto_tl_master_xing_out_c_bits_data\n",
      "b_auto_tl_master_xing_out_c_bits_corrupt\n",
      "b_auto_tl_master_xing_out_d_ready\n",
      "b_auto_tl_master_xing_out_d_valid\n",
      "b_auto_tl_master_xing_out_d_bits_opcode\n",
      "b_auto_tl_master_xing_out_d_bits_param\n",
      "b_auto_tl_master_xing_out_d_bits_size\n",
      "b_auto_tl_master_xing_out_d_bits_source\n",
      "b_auto_tl_master_xing_out_d_bits_sink\n",
      "b_auto_tl_master_xing_out_d_bits_denied\n",
      "b_auto_tl_master_xing_out_d_bits_data\n",
      "b_auto_tl_master_xing_out_d_bits_corrupt\n",
      "b_auto_tl_master_xing_out_e_ready\n",
      "b_auto_tl_master_xing_out_e_valid\n",
      "b_auto_tl_master_xing_out_e_bits_sink\n",
      "b_auto_wfi_out_0\n",
      "b_auto_cease_out_0\n",
      "b_auto_halt_out_0\n",
      "b_constants_hartid\n",
      "b_constants_reset_vector\n",
      "clock\n",
      "reset\n",
      "cov_BoomTile\n",
      "metaRese\n"
     ]
    }
   ],
   "source": [
    "p = False\n",
    "for l in lines:\n",
    "    if ');' in l:\n",
    "        if p:\n",
    "            break\n",
    "        continue\n",
    "    if p:\n",
    "        print(l.strip().split()[-1][:-1])\n",
    "    elif 'BoomTile(' in l:\n",
    "        p = True\n",
    "        continue\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3.8.10 ('python-3.8.10': venv)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.8.10"
  },
  "orig_nbformat": 4,
  "vscode": {
   "interpreter": {
    "hash": "519aec2daa91c372edc0b6cd37c6e3315688c4498ca593aa97aba26d1bb9a06a"
   }
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
