
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.107126                       # Number of seconds simulated
sim_ticks                                107125893000                       # Number of ticks simulated
final_tick                               534326333000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  58010                       # Simulator instruction rate (inst/s)
host_op_rate                                    97247                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               62144105                       # Simulator tick rate (ticks/s)
host_mem_usage                                2209044                       # Number of bytes of host memory used
host_seconds                                  1723.83                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     167636858                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             29760                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             81088                       # Number of bytes read from this memory
system.physmem.bytes_read::total               110848                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        29760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           29760                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                465                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1267                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1732                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               277804                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               756941                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 1034745                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          277804                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             277804                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              277804                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              756941                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                1034745                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1267.103352                       # Cycle average of tags in use
system.l2.total_refs                           350723                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1415                       # Sample count of references to valid blocks.
system.l2.avg_refs                         247.860777                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           361.363144                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             408.093533                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             497.646675                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.088223                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.099632                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.121496                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.309351                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 7163                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               216735                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  223898                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           230570                       # number of Writeback hits
system.l2.Writeback_hits::total                230570                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             186632                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186632                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  7163                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                403367                       # number of demand (read+write) hits
system.l2.demand_hits::total                   410530                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 7163                       # number of overall hits
system.l2.overall_hits::cpu.data               403367                       # number of overall hits
system.l2.overall_hits::total                  410530                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                465                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                607                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1072                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 660                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 465                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1267                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1732                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                465                       # number of overall misses
system.l2.overall_misses::cpu.data               1267                       # number of overall misses
system.l2.overall_misses::total                  1732                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     24722500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     32594000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57316500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34616500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34616500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      24722500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      67210500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         91933000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     24722500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     67210500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        91933000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             7628                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           217342                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              224970                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       230570                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            230570                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187292                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187292                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              7628                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            404634                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               412262                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             7628                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           404634                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              412262                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.060960                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.002793                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.004765                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003524                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003524                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.060960                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003131                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004201                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.060960                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003131                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004201                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53166.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53696.869852                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53466.884328                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52449.242424                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52449.242424                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53166.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53046.961326                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53079.099307                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53166.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53046.961326                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53079.099307                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           465                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           607                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1072                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            660                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            465                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1267                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1732                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           465                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1267                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1732                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     19044000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     25189000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     44233000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26623000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26623000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     19044000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     51812000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     70856000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     19044000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     51812000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     70856000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.060960                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.002793                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.004765                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003524                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003524                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.060960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003131                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004201                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.060960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003131                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004201                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40954.838710                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41497.528830                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41262.126866                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40337.878788                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40337.878788                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40954.838710                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 40893.449092                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40909.930716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40954.838710                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 40893.449092                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40909.930716                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                13338625                       # Number of BP lookups
system.cpu.branchPred.condPredicted          13338625                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1103951                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              7802665                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7248925                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.903194                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        214251786                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           16364794                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      105256278                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    13338625                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            7248925                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      50512134                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 2231152                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              145773318                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  15403351                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 75131                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          213775663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.823670                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.557292                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                164400274     76.90%     76.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2830941      1.32%     78.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3213382      1.50%     79.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  6501366      3.04%     82.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 36829700     17.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            213775663                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062257                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.491274                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 44453845                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             119328984                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  31143310                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              17724106                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                1125417                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              174424589                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                1125417                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 54549389                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                69749557                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  30598805                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              57752494                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              171668378                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               47561351                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                194828                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           204259773                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             420879147                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        259013243                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         161865904                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815754                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4444009                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  97838832                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             28779267                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             7342195                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            246559                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             5860                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  168849446                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               12911                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 168596913                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                 7                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          961422                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2034600                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           1191                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     213775663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.788663                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.902304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           100820759     47.16%     47.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            70357677     32.91%     80.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            30073318     14.07%     94.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            12003036      5.61%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              520873      0.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       213775663                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   24444      4.30%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      4.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                544631     95.70%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            143509      0.09%      0.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              97337386     57.73%     57.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.82% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            35075429     20.80%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             28699507     17.02%     95.65% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7341082      4.35%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              168596913                       # Type of FU issued
system.cpu.iq.rate                           0.786910                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      569075                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.003375                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          440741976                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         114170032                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    113064377                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           110796594                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           55653900                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     54699927                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              113351868                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                55670611                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          1325227                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       381636                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          153                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       112324                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2920                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                1125417                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 5211380                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               3695621                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           168862357                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           2327086                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              28779267                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              7342195                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                3358424                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5041                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            153                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1011275                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        92683                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1103958                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             167809717                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              28449509                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            787195                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     35687242                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12626862                       # Number of branches executed
system.cpu.iew.exec_stores                    7237733                       # Number of stores executed
system.cpu.iew.exec_rate                     0.783236                       # Inst execution rate
system.cpu.iew.wb_sent                      167766412                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     167764304                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  66956972                       # num instructions producing a value
system.cpu.iew.wb_consumers                  83528618                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.783024                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.801605                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         1226439                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1103951                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    212650246                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.788322                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.005830                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    110720314     52.07%     52.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     57150570     26.88%     78.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     27043206     12.72%     91.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     14544748      6.84%     98.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      3191408      1.50%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    212650246                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              167636858                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627500                       # Number of memory references committed
system.cpu.commit.loads                      28397629                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087430                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events               3191408                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    378322135                       # The number of ROB reads
system.cpu.rob.rob_writes                   338852016                       # The number of ROB writes
system.cpu.timesIdled                           72593                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          476123                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     167636858                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               2.142518                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.142518                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.466741                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.466741                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                250939511                       # number of integer regfile reads
system.cpu.int_regfile_writes               150794102                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  92805344                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 49149143                       # number of floating regfile writes
system.cpu.misc_regfile_reads                66966152                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   7235                       # number of replacements
system.cpu.icache.tagsinuse                352.504260                       # Cycle average of tags in use
system.cpu.icache.total_refs                 15395693                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   7628                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2018.313188                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     352.504260                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.688485                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.688485                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     15395693                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        15395693                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      15395693                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         15395693                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     15395693                       # number of overall hits
system.cpu.icache.overall_hits::total        15395693                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         7658                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          7658                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         7658                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           7658                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         7658                       # number of overall misses
system.cpu.icache.overall_misses::total          7658                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    120204500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    120204500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    120204500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    120204500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    120204500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    120204500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     15403351                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     15403351                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     15403351                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     15403351                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     15403351                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     15403351                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000497                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000497                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000497                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000497                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000497                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000497                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15696.591799                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15696.591799                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15696.591799                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15696.591799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15696.591799                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15696.591799                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           58                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           30                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           30                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           30                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           30                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         7628                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         7628                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         7628                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         7628                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         7628                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         7628                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    103988000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    103988000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    103988000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    103988000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    103988000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    103988000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000495                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000495                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000495                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13632.406922                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13632.406922                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13632.406922                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13632.406922                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13632.406922                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13632.406922                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 404122                       # number of replacements
system.cpu.dcache.tagsinuse                511.679995                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33851736                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 404634                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  83.660137                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           430341646000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.679995                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999375                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999375                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26809159                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26809159                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7042577                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7042577                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33851736                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33851736                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33851736                       # number of overall hits
system.cpu.dcache.overall_hits::total        33851736                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       313296                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        313296                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187294                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187294                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       500590                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         500590                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       500590                       # number of overall misses
system.cpu.dcache.overall_misses::total        500590                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   3995579500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3995579500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2463238484                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2463238484                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6458817984                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6458817984                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6458817984                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6458817984                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     27122455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     27122455                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     34352326                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34352326                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     34352326                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34352326                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.011551                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011551                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025906                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025906                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.014572                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.014572                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.014572                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014572                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12753.369018                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12753.369018                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13151.721272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13151.721272                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12902.411123                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12902.411123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12902.411123                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12902.411123                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        37141                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3056                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    12.153469                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       230570                       # number of writebacks
system.cpu.dcache.writebacks::total            230570                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        95954                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        95954                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        95956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        95956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        95956                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        95956                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       217342                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       217342                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187292                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187292                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       404634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       404634                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       404634                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       404634                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2423723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2423723500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2088603984                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2088603984                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4512327484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4512327484                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4512327484                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4512327484                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008013                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025905                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.011779                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011779                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.011779                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011779                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11151.657296                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11151.657296                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11151.592081                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11151.592081                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11151.627110                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11151.627110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11151.627110                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11151.627110                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
