,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/xiaop1/Verilog-Practice.git,2019-02-28 06:29:50+00:00,HDLBits website practices & solutions,168,xiaop1/Verilog-Practice,173054887,Verilog,Verilog-Practice,73,634,2024-04-12 08:25:56+00:00,"['hdlbits', 'verilog', 'practice']",None
1,https://github.com/opencomputeproject/Project-Zipline.git,2019-03-08 19:05:02+00:00,"Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.",44,opencomputeproject/Project-Zipline,174593531,Verilog,Project-Zipline,35992,274,2024-01-04 16:31:34+00:00,['huffman-compression-algorithm'],
2,https://github.com/projf/display_controller.git,2019-02-28 16:48:16+00:00,"FPGA display controller with support for VGA, DVI, and HDMI.",27,projf/display_controller,173150157,Verilog,display_controller,539,194,2024-04-12 10:12:43+00:00,[],https://api.github.com/licenses/mit
3,https://github.com/denandz/lpc_sniffer_tpm.git,2019-03-12 02:50:12+00:00,A low pin count sniffer for ICEStick - targeting TPM chips,28,denandz/lpc_sniffer_tpm,175122930,Verilog,lpc_sniffer_tpm,30,149,2024-03-14 03:20:00+00:00,[],https://api.github.com/licenses/gpl-3.0
4,https://github.com/bluespec/Toooba.git,2019-03-26 16:14:02+00:00,"RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT",29,bluespec/Toooba,177825352,Verilog,Toooba,29785,143,2024-04-09 04:45:21+00:00,[],
5,https://github.com/nandland/spi-slave.git,2019-03-09 21:44:17+00:00,SPI Slave for FPGA in Verilog and VHDL,65,nandland/spi-slave,174749554,Verilog,spi-slave,13,143,2024-04-12 09:34:53+00:00,[],https://api.github.com/licenses/mit
6,https://github.com/cameronshinn/tiny-tpu.git,2019-02-27 22:17:35+00:00,Small-scale Tensor Processing Unit built on an FPGA,17,cameronshinn/tiny-tpu,172999098,Verilog,tiny-tpu,2022,99,2024-04-02 16:51:08+00:00,"['tpu', 'tpu-acceleration', 'fpga', 'fpga-accelerator', 'neural-network', 'convolutional-neural-networks']",None
7,https://github.com/ultraembedded/riscv_soc.git,2019-03-16 16:44:58+00:00,Basic RISC-V Test SoC,27,ultraembedded/riscv_soc,175998038,Verilog,riscv_soc,6401,87,2024-04-07 06:43:06+00:00,"['risc-v', 'system-on-chip', 'verilog', 'systemc', 'fpga-soc', 'fpga-soc-linux', 'linux', 'riscv-linux']",None
8,https://github.com/SukkoPera/OpenAmiga500FastRamExpansion.git,2019-02-28 23:42:42+00:00,4/8 MB Fast RAM Expansion for the Commodore Amiga 500,11,SukkoPera/OpenAmiga500FastRamExpansion,173204308,Verilog,OpenAmiga500FastRamExpansion,8744,77,2024-04-03 13:09:12+00:00,"['commodore', 'amiga', 'amiga-hardware', 'retrogaming', 'retrocomputing', 'ram-expansion', 'hacktoberfest']",None
9,https://github.com/ulx3s/fpga-odysseus.git,2019-03-03 07:46:42+00:00, FPGA Odysseus with ULX3S,11,ulx3s/fpga-odysseus,173545728,Verilog,fpga-odysseus,5056,61,2024-01-20 10:23:03+00:00,[],None
10,https://github.com/Lyncien/RISC-V-32I.git,2019-04-02 07:10:48+00:00,体系结构课程实验：RISC-V 32I 流水线 CPU，实现37条指令，转发，冒险检测，Cache，分支预测器,23,Lyncien/RISC-V-32I,179019736,Verilog,RISC-V-32I,63802,59,2024-03-25 11:58:40+00:00,[],None
11,https://github.com/emeb/up5k_basic.git,2019-03-12 17:12:20+00:00,A small 6502 system with MS BASIC in ROM,10,emeb/up5k_basic,175261487,Verilog,up5k_basic,1056,54,2024-04-11 09:11:42+00:00,[],https://api.github.com/licenses/mit
12,https://github.com/pablomarx/rodinia.git,2019-03-24 19:21:55+00:00,AGM bitstream utilities and decoded files from Supra,12,pablomarx/rodinia,177458743,Verilog,rodinia,172591,37,2024-04-01 08:56:54+00:00,"['fpga', 'agm', 'altagate']",None
13,https://github.com/mihir8181/VerilogHDL-Codes.git,2019-02-27 06:08:46+00:00,"Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results. ",5,mihir8181/VerilogHDL-Codes,172854356,Verilog,VerilogHDL-Codes,3617,32,2024-01-04 11:14:21+00:00,"['verilog', 'verilog-project', 'verilog-code', 'verilog-programs', 'verilog-hdl', 'n-bit-alu', 'counter', 'fsm', 'moore-machine-code', 'mealy-machine-code', 'verilogvalidation', 'testbenches', 'design-under-test', 'fifo', 'asynchronous', 'asynchronous-fifo', 'fifo-buffer', 'fifo-verilog']",None
14,https://github.com/Summer-Summer/ComputerArchitectureLab.git,2019-03-15 08:38:12+00:00,This repository is used to release the Labs of Computer Architecture Course from USTC,13,Summer-Summer/ComputerArchitectureLab,175780824,Verilog,ComputerArchitectureLab,29678,31,2024-04-10 04:15:23+00:00,[],https://api.github.com/licenses/mit
15,https://github.com/bradgrantham/alice5.git,2019-03-11 23:40:52+00:00,SPIR-V fragment shader GPU core based on RISC-V,11,bradgrantham/alice5,175100691,Verilog,alice5,9294,30,2024-03-29 05:46:35+00:00,[],https://api.github.com/licenses/apache-2.0
16,https://github.com/DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode.git,2019-03-15 10:18:37+00:00,"用Verilog语言编写，实现2FSK，2PSK, 2DPSK, QPSK调制解调",21,DejavuAlex/2FSK-2PSK-2DPSK-QPSK-code-and-decode,175797694,Verilog,2FSK-2PSK-2DPSK-QPSK-code-and-decode,95951,28,2024-04-01 08:39:51+00:00,[],None
17,https://github.com/JeffDeCola/my-verilog-examples.git,2019-03-06 13:56:10+00:00,A place to keep my synthesizable verilog examples.,9,JeffDeCola/my-verilog-examples,174155074,Verilog,my-verilog-examples,13783,28,2024-03-21 23:55:49+00:00,"['systemverilog', 'gtkwave', 'iverilog', 'hardware-description-language', 'verilog', 'hardware', 'asic-design', 'fpga', 'vivado', 'asic', 'hdl', 'synthesize', 'verilog-simulator', 'simulator', 'waveform', 'xilinx', 'hardware-architecture', 'synthesis']",https://api.github.com/licenses/mit
18,https://github.com/M-HHH/HDLBits_Practice_verilog.git,2019-03-07 02:35:34+00:00,This is a practice of verilog coding ,7,M-HHH/HDLBits_Practice_verilog,174257631,Verilog,HDLBits_Practice_verilog,224,28,2024-01-16 01:55:38+00:00,[],None
19,https://github.com/DeamonYang/FPGA_SYNC_ASYNC_FIFO.git,2019-02-26 01:55:45+00:00,FPGA 同步FIFO与异步FIFO,9,DeamonYang/FPGA_SYNC_ASYNC_FIFO,172617905,Verilog,FPGA_SYNC_ASYNC_FIFO,620,27,2024-03-16 12:34:04+00:00,[],None
20,https://github.com/neogeodev/NeoChips.git,2019-03-27 03:42:09+00:00,"Replacement ""chips"" for NeoGeo systems",8,neogeodev/NeoChips,177913199,Verilog,NeoChips,970,27,2024-01-13 15:14:18+00:00,"['neogeo', 'clone', 'chips', 'asic', 'snk', 'preservation', 'repair', 'fix', 'gerber', 'electronics', 'pcb', 'layout', 'verilog', 'logic', 'cpld', 'fpga', 'neo-geo', 'arcade']",https://api.github.com/licenses/gpl-2.0
21,https://github.com/supratimdas/NoobsCpu-8bit.git,2019-03-08 09:44:19+00:00,A simple 8bit CPU.,2,supratimdas/NoobsCpu-8bit,174510456,Verilog,NoobsCpu-8bit,7720,25,2024-04-01 06:43:20+00:00,[],https://api.github.com/licenses/apache-2.0
22,https://github.com/toivoh/gameduino-fpga-mods.git,2019-03-03 06:46:02+00:00,Mods of the FPGA code from @jamesbowman's Gameduino file repository,2,toivoh/gameduino-fpga-mods,173540909,Verilog,gameduino-fpga-mods,139,24,2023-09-22 21:54:57+00:00,[],
23,https://github.com/gongxunwu/sm4-verilog.git,2019-03-25 09:31:14+00:00,,9,gongxunwu/sm4-verilog,177555271,Verilog,sm4-verilog,353,19,2024-04-01 12:03:52+00:00,[],https://api.github.com/licenses/gpl-3.0
24,https://github.com/junglehust/CurriculumDesign-PrinciplesOfComputerOrganization.git,2019-02-28 07:50:46+00:00,华中科技大学计算机15级计算机组成原理课程设计，分别用logisim和Verilog实现简单CPU,15,junglehust/CurriculumDesign-PrinciplesOfComputerOrganization,173066592,Verilog,CurriculumDesign-PrinciplesOfComputerOrganization,23631,19,2024-04-03 07:09:00+00:00,[],None
25,https://github.com/PrincetonUniversity/OPDB.git,2019-03-29 16:13:19+00:00,OpenPiton Design Benchmark,6,PrincetonUniversity/OPDB,178438213,Verilog,OPDB,49191,19,2023-06-02 16:50:07+00:00,[],None
26,https://github.com/n24bass/ice40_8bitworkshop.git,2019-03-07 14:56:39+00:00," ""Designing Video Game Hardware in Verilog"" in  iCE40HX8K Breakout Board.",2,n24bass/ice40_8bitworkshop,174365291,Verilog,ice40_8bitworkshop,46,18,2023-06-19 14:02:48+00:00,[],
27,https://github.com/ranzbak/fpga-workshop.git,2019-02-26 22:42:21+00:00,Workshop that is going to be given together with the UPduino dev board,10,ranzbak/fpga-workshop,172802240,Verilog,fpga-workshop,8532,17,2024-03-24 20:55:09+00:00,[],None
28,https://github.com/fox6666/RISC_V-multicycle.git,2019-03-12 07:08:41+00:00,基于RISC_V指令集架构实现的一个多周期CPU,4,fox6666/RISC_V-multicycle,175154573,Verilog,RISC_V-multicycle,1157,16,2023-12-07 08:30:13+00:00,[],None
29,https://github.com/fox6666/RISC_V-pipeline.git,2019-03-17 07:55:14+00:00,基于RISC_V32I指令集架构的五级流水CPU,1,fox6666/RISC_V-pipeline,176071986,Verilog,RISC_V-pipeline,22,14,2024-01-20 08:37:17+00:00,[],None
30,https://github.com/open-dv/dma_axi.git,2019-03-28 02:01:47+00:00,,2,open-dv/dma_axi,178106827,Verilog,dma_axi,111,14,2023-12-06 05:22:19+00:00,[],https://api.github.com/licenses/apache-2.0
31,https://github.com/bootsector/smd-sixbutton-encoder.git,2019-03-24 00:16:05+00:00,Sega Genesis/Mega Drive controller encoder in Verilog,1,bootsector/smd-sixbutton-encoder,177353332,Verilog,smd-sixbutton-encoder,97,13,2024-01-19 16:50:50+00:00,[],https://api.github.com/licenses/mit
32,https://github.com/ZipCPU/zipversa.git,2019-03-20 00:55:33+00:00,A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure,3,ZipCPU/zipversa,176623539,Verilog,zipversa,1496,13,2023-08-16 14:10:13+00:00,[],None
33,https://github.com/suda-morris/blog.git,2019-03-09 14:30:19+00:00,Personal Blog based on VuePress,4,suda-morris/blog,174704591,Verilog,blog,111963,12,2023-10-31 03:01:22+00:00,[],https://api.github.com/licenses/gpl-3.0
34,https://github.com/BradMcDanel/multiplication-free-dnn.git,2019-03-05 17:21:57+00:00,,1,BradMcDanel/multiplication-free-dnn,173989969,Verilog,multiplication-free-dnn,270,10,2023-03-22 13:29:26+00:00,[],None
35,https://github.com/mdhardenburgh/deltaSigmaADC.git,2019-03-26 04:39:28+00:00,,2,mdhardenburgh/deltaSigmaADC,177715876,Verilog,deltaSigmaADC,132629,10,2023-11-08 09:36:49+00:00,[],https://api.github.com/licenses/gpl-3.0
36,https://github.com/rongcuid/MSCC.git,2019-03-01 20:16:54+00:00,科学狂人Carl的RISC-V核心 | Mad Scientist Carl's Core (RISC-V),0,rongcuid/MSCC,173362503,Verilog,MSCC,166,10,2024-03-30 02:22:37+00:00,[],https://api.github.com/licenses/gpl-3.0
37,https://github.com/MiSTer-devel/Arcade-1943_MiSTer.git,2019-03-05 12:35:59+00:00,CAPCOM's 1943 arcade clone. (port of JT1943 core),3,MiSTer-devel/Arcade-1943_MiSTer,173943530,Verilog,Arcade-1943_MiSTer,2632,9,2020-01-08 08:29:32+00:00,[],https://api.github.com/licenses/gpl-3.0
38,https://github.com/Fede997/RISCV-PROCESSOR.git,2019-03-02 10:08:22+00:00,Verilog description of the Risc-V processor,6,Fede997/RISCV-PROCESSOR,173432308,Verilog,RISCV-PROCESSOR,1094,8,2023-12-07 16:59:49+00:00,[],
39,https://github.com/vfinotti/ahb3lite_wb_bridge.git,2019-03-22 02:11:07+00:00,AHB3-Lite to Wishbone Bridge,1,vfinotti/ahb3lite_wb_bridge,177055812,Verilog,ahb3lite_wb_bridge,6,8,2024-03-23 19:48:52+00:00,[],https://api.github.com/licenses/mit
40,https://github.com/emeb/up5k_6502.git,2019-03-05 19:34:29+00:00,A simple 6502 system built on a Lattice Ultra Plus 5k FPGA,7,emeb/up5k_6502,174008594,Verilog,up5k_6502,434,8,2023-06-18 23:05:48+00:00,[],https://api.github.com/licenses/mit
41,https://github.com/imaoca/dl166.git,2019-03-30 21:00:15+00:00,4 BIT Original CPU,0,imaoca/dl166,178610858,Verilog,dl166,2173,8,2023-12-20 14:48:19+00:00,[],None
42,https://github.com/RomeoMe5/De10-Lite_HDL_GPS.git,2019-03-19 18:33:07+00:00, Simple verilog project with ability to connect to GPS module using UART and parse NMEA coordinates using finite state machine,6,RomeoMe5/De10-Lite_HDL_GPS,176575678,Verilog,De10-Lite_HDL_GPS,2300,8,2024-02-26 13:54:38+00:00,"['gps', 'de10-lite', 'terasic-de10-lite', 'quartus', 'terasic', 'miem', 'hse', 'uart', 'ubx', 'rtcm', 'nmea', 'neo-6', 'nmea-0183']",https://api.github.com/licenses/mit
43,https://github.com/wancong3/BUAA_Computer_Organization.git,2019-04-01 13:45:26+00:00,北航计算机组成实验,3,wancong3/BUAA_Computer_Organization,178872582,Verilog,BUAA_Computer_Organization,657,8,2023-11-06 03:38:45+00:00,[],None
44,https://github.com/Verdvana/OV5640_SDRAM.git,2019-03-04 10:35:57+00:00,OV5640摄像头驱动及TFT屏幕显示,2,Verdvana/OV5640_SDRAM,173724907,Verilog,OV5640_SDRAM,50403,8,2023-10-10 07:07:29+00:00,[],None
45,https://github.com/madamalarevanth/32-bit-processor-.git,2019-03-25 02:58:25+00:00,as part of our curriculum i have developed a 32 bit processor in verilog code for Computer Architecture course ,2,madamalarevanth/32-bit-processor-,177504006,Verilog,32-bit-processor-,694,8,2021-10-07 08:59:36+00:00,[],None
46,https://github.com/erdemtuna/verilog-quartus-tutorials.git,2019-03-18 18:51:22+00:00,This repository contains introductory verilog and quartus schematic modules.,4,erdemtuna/verilog-quartus-tutorials,176350174,Verilog,verilog-quartus-tutorials,316,8,2022-07-27 00:28:21+00:00,[],None
47,https://github.com/bandvig/or1k_marocchino.git,2019-02-26 18:25:59+00:00,OpenRISC processor IP core based on Tomasulo algorithm,12,bandvig/or1k_marocchino,172766276,Verilog,or1k_marocchino,358,8,2023-07-14 19:35:30+00:00,"['verilog', 'openrisc']",
48,https://github.com/doggyguang/SVD_CHIP.git,2019-03-24 15:15:47+00:00,"An ASIC designed under cell-based design flow. Developed by MATLAB for algorithm specification, by Verilog for RTL work, by Synopsys Design Compiler for logic synthesis, by Innovus for Place & Route, and taped out by CIC. ",1,doggyguang/SVD_CHIP,177431604,Verilog,SVD_CHIP,2434,7,2024-04-06 11:46:46+00:00,[],None
49,https://github.com/s311354/ARM_M3_design.git,2019-03-12 05:53:09+00:00,personal practice,16,s311354/ARM_M3_design,175144457,Verilog,ARM_M3_design,15511,7,2024-03-23 12:52:32+00:00,[],None
50,https://github.com/gongxunwu/sm3-verilog.git,2019-03-25 09:34:43+00:00,,3,gongxunwu/sm3-verilog,177555812,Verilog,sm3-verilog,462,7,2023-05-19 08:17:18+00:00,[],https://api.github.com/licenses/mit
51,https://github.com/devantech/iceFUN.git,2019-03-27 14:13:39+00:00,,5,devantech/iceFUN,178008574,Verilog,iceFUN,13,7,2023-04-05 22:51:36+00:00,[],None
52,https://github.com/Dmitriy0111/wrapper_for_8bitworkshop.git,2019-03-17 04:35:58+00:00,Wrappers for 8bitworkshop examples (VGA graphic games),1,Dmitriy0111/wrapper_for_8bitworkshop,176056603,Verilog,wrapper_for_8bitworkshop,3989,6,2024-01-25 09:13:34+00:00,"['fpga-examples', 'education', 'verilog', 'systemverilog']",None
53,https://github.com/kairavkkp/Microprocessor-Without-Interlocked-Pipeline-Stages-8-bit-.git,2019-03-16 05:38:34+00:00,"This project was aiming to design and code a Microprocessor block by block and then run it on a Field Programmable Gate Array (FPGA) Board. 8-bit Microprocessor was designed which consisted of Arithmetic Logical Unit (ALU) which can do all necessary mathematical operations. Moreover, measures to prevent hazards and problems were kept in mind.",0,kairavkkp/Microprocessor-Without-Interlocked-Pipeline-Stages-8-bit-,175931063,Verilog,Microprocessor-Without-Interlocked-Pipeline-Stages-8-bit-,46,6,2024-02-15 06:13:42+00:00,[],None
54,https://github.com/zvict/CODLab.git,2019-03-29 09:25:12+00:00,计算机组成原理实验,1,zvict/CODLab,178374195,Verilog,CODLab,13914,6,2022-06-21 04:31:11+00:00,[],None
55,https://github.com/physical-computation/Sail-RV32I-common.git,2019-02-26 12:18:41+00:00,Common files for the Sail RISC-V processor.,13,physical-computation/Sail-RV32I-common,172705897,Verilog,Sail-RV32I-common,169,5,2022-06-17 21:46:25+00:00,[],https://api.github.com/licenses/mit
56,https://github.com/osresearch/fpga-class.git,2019-03-01 13:13:11+00:00,Intro to FPGA class projects,0,osresearch/fpga-class,173304258,Verilog,fpga-class,14,5,2022-01-30 00:02:55+00:00,[],None
57,https://github.com/Rapidnack/MAX10FB_FM_Stereo.git,2019-03-23 07:37:32+00:00,The FPGA FM Stereo Radio project for the CQ MAX10-FB ( Quartus Prime Lite Edition 18.1 ),3,Rapidnack/MAX10FB_FM_Stereo,177259086,Verilog,MAX10FB_FM_Stereo,510,5,2023-12-19 22:36:22+00:00,[],None
58,https://github.com/kamiyaowl/chisel-practice.git,2019-03-11 16:58:13+00:00,Brainfxxk Processor written Scala(Chisel),0,kamiyaowl/chisel-practice,175045647,Verilog,chisel-practice,155,5,2020-07-08 01:52:23+00:00,"['chisel3', 'fpga', 'verilog-hdl', 'brainfuck-interpreter']",None
59,https://github.com/li-chengkun/The-car-base-on-FPGA.git,2019-03-08 06:23:09+00:00,利用FPGA开发的智能小车，分为两个部分，控制器部分和小车部分，通过蓝牙信号进行连接。,2,li-chengkun/The-car-base-on-FPGA,174480917,Verilog,The-car-base-on-FPGA,361,5,2022-04-15 05:55:26+00:00,[],None
60,https://github.com/StanfordAHA/PowerDomainDesign.git,2019-03-15 16:44:09+00:00,,4,StanfordAHA/PowerDomainDesign,175857824,Verilog,PowerDomainDesign,112,5,2023-01-28 17:04:02+00:00,[],None
61,https://github.com/winterfell1610/Winograd_lenet.git,2019-03-16 04:07:08+00:00,,0,winterfell1610/Winograd_lenet,175924425,Verilog,Winograd_lenet,42,5,2024-03-28 07:11:11+00:00,[],None
62,https://github.com/5seunghoon/VerilogVendingMachine.git,2019-03-13 04:49:39+00:00,Vending machine which written by verilog,2,5seunghoon/VerilogVendingMachine,175348351,Verilog,VerilogVendingMachine,99,5,2023-07-24 13:06:35+00:00,[],None
63,https://github.com/AravindGanesh/fpga_idp.git,2019-03-07 16:34:35+00:00,Semester Project on FPGA - Verilog implementation on Sobel Filter for Edge detection on FPGA ,0,AravindGanesh/fpga_idp,174382305,Verilog,fpga_idp,734,4,2022-11-02 13:55:10+00:00,"['fpga', 'icoboard', 'verilog', 'edge-detection', 'sobel-filter']",https://api.github.com/licenses/gpl-3.0
64,https://github.com/nitheeshkm/conv_net_hw_acceleration.git,2019-03-24 19:41:54+00:00,A Convolution Neural Network on FPGA.,2,nitheeshkm/conv_net_hw_acceleration,177460753,Verilog,conv_net_hw_acceleration,6,4,2023-10-17 09:18:58+00:00,[],None
65,https://github.com/bastibl/ice40.git,2019-02-26 15:44:46+00:00,,0,bastibl/ice40,172740936,Verilog,ice40,9,4,2022-01-20 22:02:34+00:00,[],None
66,https://github.com/Tawfeeq04/High-Frequency-PWM.git,2019-04-02 17:21:36+00:00,Implementing High Frequency and Low Latency Pulse Width Modulation using Intel's MAX 10 FPGA for softcore testing with upto 5 nanoseconds of clock resolution,0,Tawfeeq04/High-Frequency-PWM,179125481,Verilog,High-Frequency-PWM,130,4,2023-10-21 02:14:07+00:00,[],None
67,https://github.com/kishanpatelec/UART-for-bluetooth-module.git,2019-03-16 08:52:11+00:00,,0,kishanpatelec/UART-for-bluetooth-module,175948336,Verilog,UART-for-bluetooth-module,17,4,2023-10-29 09:31:31+00:00,"['uart', 'uart-verilog', 'uart-controller', 'uart-com', 'uart-protocol', 'uart-tx', 'uart-receiver', 'bluetooth', 'hc-05']",https://api.github.com/licenses/gpl-3.0
68,https://github.com/vtta/mips-cpu.git,2019-03-23 12:59:25+00:00,Verilog implementation of a MIPS-R2000 CPU,0,vtta/mips-cpu,177289247,Verilog,mips-cpu,82,4,2023-04-13 13:15:36+00:00,[],https://api.github.com/licenses/lgpl-3.0
69,https://github.com/yh08037/Verilog-HDL.git,2019-03-06 00:36:15+00:00,[2019.1] 논리회로 이론 및 설계 Verilog 문법 정리,0,yh08037/Verilog-HDL,174042441,Verilog,Verilog-HDL,4096,4,2024-04-06 20:19:38+00:00,"['verilog-hdl', 'hardware-description-language', 'logic-circuit']",None
70,https://github.com/MiSTer-devel/Arcade-SuperBreakout_MiSTer.git,2019-03-20 00:04:29+00:00,FPGA implementation of Super Breakout arcade game released by Atari in 1978,6,MiSTer-devel/Arcade-SuperBreakout_MiSTer,176617828,Verilog,Arcade-SuperBreakout_MiSTer,7168,4,2023-02-27 01:37:33+00:00,"['mister', 'arcade']",https://api.github.com/licenses/gpl-3.0
71,https://github.com/fughilli/ledsuit-fpga.git,2019-03-29 07:30:48+00:00,FPGA implementation of SPI --> WS2812B multi-channel LED strip driver,0,fughilli/ledsuit-fpga,178355189,Verilog,ledsuit-fpga,85,4,2024-02-28 14:35:47+00:00,[],https://api.github.com/licenses/gpl-3.0
72,https://github.com/ColtonBeery/Digital_Clock.git,2019-03-13 17:58:00+00:00,Digital Clock for the Basys 3 FPGA,2,ColtonBeery/Digital_Clock,175472724,Verilog,Digital_Clock,11272,4,2022-05-09 08:47:35+00:00,"['basys-3', 'basys3-fpga', 'basys3', 'digital-clock', 'verilog', 'verilog-hdl']",None
73,https://github.com/piface314/mips-pipeline.git,2019-03-21 23:35:25+00:00,"Implementação do MIPS com pipeline, em Verilog",1,piface314/mips-pipeline,177039499,Verilog,mips-pipeline,305,4,2021-09-01 01:54:06+00:00,[],https://api.github.com/licenses/mit
74,https://github.com/ebarrio/Zynq-designs.git,2019-03-02 18:38:32+00:00,Zynq designs by Eladio,2,ebarrio/Zynq-designs,173485130,Verilog,Zynq-designs,1209,4,2021-09-08 01:54:06+00:00,[],None
75,https://github.com/happytianhao/signal6.git,2019-03-20 13:51:55+00:00,"My Computer Organization and Design Experiment Code, continously updating...（计组实验，非流水线代码）",0,happytianhao/signal6,176744464,Verilog,signal6,483,4,2023-05-29 07:28:10+00:00,[],None
76,https://github.com/ydnatag/spl2019_cocotb.git,2019-03-19 18:57:03+00:00,,1,ydnatag/spl2019_cocotb,176579635,Verilog,spl2019_cocotb,3419,4,2020-05-10 16:25:00+00:00,[],None
77,https://github.com/zzemu-cn/TP801_FPGA.git,2019-02-28 07:02:01+00:00,TP801 TP801A FPGA DE2 DE2-70 DE2-115 Z80CTC Z80PIO,0,zzemu-cn/TP801_FPGA,173059417,Verilog,TP801_FPGA,2204,4,2021-10-17 00:24:33+00:00,[],https://api.github.com/licenses/gpl-3.0
78,https://github.com/Treaa/Digit-Serial-multiplier-based-on-systolic-array.git,2019-04-01 13:40:54+00:00,Verilog implementation of digit-serial multiplier based on systolic array on GF(2^163) domain.,2,Treaa/Digit-Serial-multiplier-based-on-systolic-array,178871754,Verilog,Digit-Serial-multiplier-based-on-systolic-array,27,3,2022-04-17 21:41:53+00:00,[],None
79,https://github.com/Rapidnack/MAX1k_FM_Mono.git,2019-03-03 00:38:12+00:00,The FPGA FM Radio project for the Arrow Development Tools MAX1000 ( Quartus Prime Lite Edition 18.1 ),0,Rapidnack/MAX1k_FM_Mono,173514578,Verilog,MAX1k_FM_Mono,489,3,2022-03-28 05:28:00+00:00,[],None
80,https://github.com/VinStarry/MIPS_pipeline_CPU.git,2019-03-04 06:47:16+00:00,Design and synthesis of a MIPS pipeline CPU.,2,VinStarry/MIPS_pipeline_CPU,173689315,Verilog,MIPS_pipeline_CPU,1920,3,2023-02-07 04:36:39+00:00,[],None
81,https://github.com/weiqingw/CSC258-Labs.git,2019-03-03 05:02:37+00:00,"Lab files for ""CSC258 - Computer Organisation"" course at the University of Toronto.",3,weiqingw/CSC258-Labs,173532985,Verilog,CSC258-Labs,46019,3,2024-04-01 17:18:31+00:00,[],None
82,https://github.com/shalan/synth-bench-ML.git,2019-03-15 11:36:52+00:00,,0,shalan/synth-bench-ML,175808891,Verilog,synth-bench-ML,597,3,2021-03-04 18:30:45+00:00,[],https://api.github.com/licenses/apache-2.0
83,https://github.com/deekshithkrishnegowda/Pipeline-Floating-Point-adder.git,2019-03-08 03:46:52+00:00,EE278 project,0,deekshithkrishnegowda/Pipeline-Floating-Point-adder,174464843,Verilog,Pipeline-Floating-Point-adder,450,3,2022-04-27 07:57:47+00:00,[],None
84,https://github.com/Alan-chenhx/FPGA_Game_Engine.git,2019-03-17 20:07:54+00:00,A game engine built with verilog operates on FPGA board,1,Alan-chenhx/FPGA_Game_Engine,176154329,Verilog,FPGA_Game_Engine,53015,3,2023-08-30 07:29:15+00:00,[],https://api.github.com/licenses/mit
85,https://github.com/ryanleebunch/MASH_DSM_DAC.git,2019-03-10 23:53:39+00:00,Simple MASH 1-1-1 Delta Sigma DAC,0,ryanleebunch/MASH_DSM_DAC,174895599,Verilog,MASH_DSM_DAC,3,3,2023-04-26 14:55:06+00:00,[],https://api.github.com/licenses/mit
86,https://github.com/kangzero/SPU-Cell-Verilog.git,2019-03-14 06:46:22+00:00,,1,kangzero/SPU-Cell-Verilog,175564172,Verilog,SPU-Cell-Verilog,13300,3,2020-09-21 04:51:11+00:00,[],None
87,https://github.com/cyusuftas/ARM-Single-Cycle-CPU.git,2019-03-27 06:40:41+00:00,In this project both datapath and controller of ARM Single Cycle CPU is designed by using Verilog. I implemented this on Altera De0-Nano FPGA board.,1,cyusuftas/ARM-Single-Cycle-CPU,177933751,Verilog,ARM-Single-Cycle-CPU,124,3,2024-01-09 11:22:13+00:00,"['fpga', 'arm', 'verilog-hdl']",None
88,https://github.com/gordielsky/snake.git,2019-03-06 22:21:12+00:00,Verilog based snake game for CSCB58,3,gordielsky/snake,174230107,Verilog,snake,129,3,2023-12-30 05:19:16+00:00,[],None
89,https://github.com/takao-kihara/tsmc65.git,2019-03-29 06:16:02+00:00,"Verilog-HDL codes, Tcl files, and etc. for TSMC_65nm",2,takao-kihara/tsmc65,178344111,Verilog,tsmc65,1346,3,2023-03-22 09:37:11+00:00,[],None
90,https://github.com/evrinoma/openCore.git,2019-03-05 17:34:24+00:00,,0,evrinoma/openCore,173991788,Verilog,openCore,327,3,2023-01-22 15:05:56+00:00,[],None
91,https://github.com/jotego/jtpopeye.git,2019-03-12 11:32:54+00:00,Popeye arcade conversion to FPGA,0,jotego/jtpopeye,175197601,Verilog,jtpopeye,16789,3,2023-01-28 05:14:19+00:00,[],https://api.github.com/licenses/gpl-3.0
92,https://github.com/ritesh99rakesh/FPGA_labs.git,2019-03-06 17:51:26+00:00,All FPGA labs in CS220 course at IIT Kanpur(Prof. Mainak Chaudhuri),6,ritesh99rakesh/FPGA_labs,174193101,Verilog,FPGA_labs,1281,3,2024-02-19 03:19:33+00:00,[],None
93,https://github.com/tanner-b/Castle-Chaos.git,2019-03-06 22:47:18+00:00,A game written in verilog to run on a DE2 FPGA development board for my CSCB58 final project,1,tanner-b/Castle-Chaos,174232823,Verilog,Castle-Chaos,13816,3,2024-04-05 06:51:24+00:00,[],None
94,https://github.com/pimdegroot/Fomu-rgbblink.git,2019-03-31 03:28:22+00:00,RGB blink code for the Fomu hacker board,0,pimdegroot/Fomu-rgbblink,178637928,Verilog,Fomu-rgbblink,14,3,2021-03-07 22:10:22+00:00,[],None
95,https://github.com/SamanKhamesian/Special-Purpose-Processor.git,2019-03-23 19:56:04+00:00,This project is an implementation of a special-purpose processor that can calculate greatest common multiple (GCM) and least common factor (LCM) for two inputs based on input operation code (Opcode),2,SamanKhamesian/Special-Purpose-Processor,177334035,Verilog,Special-Purpose-Processor,99,3,2021-05-07 20:22:23+00:00,"['vhdl', 'quartus-prime', 'processor', 'state-machine', 'fpga', 'de2-115', 'lcm', 'gcm', 'controller']",https://api.github.com/licenses/apache-2.0
96,https://github.com/dmitrodem/occan.git,2019-03-26 17:52:32+00:00,Synopsys DC and Formality scripts for Opencores CAN,2,dmitrodem/occan,177841194,Verilog,occan,234,3,2024-02-27 04:03:27+00:00,[],None
97,https://github.com/twweeb/NTHU-LogicDesign.git,2019-03-30 08:19:28+00:00,Logic Design Lab,0,twweeb/NTHU-LogicDesign,178531439,Verilog,NTHU-LogicDesign,18190,3,2023-08-29 09:59:50+00:00,[],None
98,https://github.com/4mbilal/FPGA_ImageSegmentation_Online_KMeans.git,2019-03-29 15:29:32+00:00,,1,4mbilal/FPGA_ImageSegmentation_Online_KMeans,178431134,Verilog,FPGA_ImageSegmentation_Online_KMeans,6092,3,2020-09-11 01:53:28+00:00,[],None
99,https://github.com/habibagamal/RISC-V-Implementation.git,2019-03-08 19:16:03+00:00,This is a Verilog Implementation of RISC-V CPU that implements RV32I and RV16I and supports interrupt handling and some CSR instuctions and registers,3,habibagamal/RISC-V-Implementation,174594974,Verilog,RISC-V-Implementation,2707,3,2023-09-17 04:21:42+00:00,[],None
100,https://github.com/matthew9655/csc258.git,2019-03-11 20:26:25+00:00,"2 Snake on Verilog. Displayed on a VGA device with a keyboard controller. There are 2 foods, 1 red and 1 green. Eating a red food will end the game while eating a green one will increase the number of red foods. Survive as long as possible.",0,matthew9655/csc258,175078575,Verilog,csc258,53192,3,2022-08-25 14:15:54+00:00,[],None
101,https://github.com/yeyuezhishui/Lab_Verilog.git,2019-03-24 15:22:34+00:00,Verilog labs in HUST,0,yeyuezhishui/Lab_Verilog,177432404,Verilog,Lab_Verilog,7989,2,2023-03-21 08:34:32+00:00,[],None
102,https://github.com/Willendless/DonkeyRISC.git,2019-03-20 14:00:42+00:00,,1,Willendless/DonkeyRISC,176746247,Verilog,DonkeyRISC,61707,2,2022-02-07 08:21:42+00:00,[],None
103,https://github.com/hedhyw/simple-4bit-cpu.git,2019-03-21 08:56:41+00:00,Vivado project with example of simple 4bit CPU,0,hedhyw/simple-4bit-cpu,176906665,Verilog,simple-4bit-cpu,687,2,2019-08-17 04:32:36+00:00,"['verilog', 'vivado', 'xilinx', 'cpu', 'mips']",None
104,https://github.com/Hongqin-Li/MIPS.git,2019-03-30 13:32:05+00:00,MIPS implementation in Verilog,1,Hongqin-Li/MIPS,178562401,Verilog,MIPS,69374,2,2024-02-19 23:02:07+00:00,[],None
105,https://github.com/aabuyazid/Parking-Meter-EE460M-Lab4.git,2019-03-04 21:12:23+00:00,,1,aabuyazid/Parking-Meter-EE460M-Lab4,173822181,Verilog,Parking-Meter-EE460M-Lab4,60,2,2024-01-13 21:21:13+00:00,[],None
106,https://github.com/varaste/Logical-Circuits-And-Digital-Design.git,2019-03-14 08:35:49+00:00,Logical Circuits And Digital Design Course CEIT@AUT,0,varaste/Logical-Circuits-And-Digital-Design,175580913,Verilog,Logical-Circuits-And-Digital-Design,3179,2,2022-09-20 02:59:24+00:00,"['logic', 'logic-circuit', 'karnaugh-map', 'verilog', 'amirkabir-university']",None
107,https://github.com/Hrayo712/de0_nano_msp430.git,2019-03-06 16:06:25+00:00,de0_nano board openMSP430,0,Hrayo712/de0_nano_msp430,174176999,Verilog,de0_nano_msp430,512754,2,2021-11-01 02:20:11+00:00,[],None
108,https://github.com/kishanpatelec/Overlapping-8-bit-Sequence-detector-for-256-sequences.git,2019-03-11 23:32:25+00:00,Generalised 8-bit sequence detector is used to detect any sequence among 256 sequences of 8 bit. In this system we have 8bit registers to store the sequence from external 8 input ports at reset 1. System will detect the overlapping sequences for registered sequence.,0,kishanpatelec/Overlapping-8-bit-Sequence-detector-for-256-sequences,175099945,Verilog,Overlapping-8-bit-Sequence-detector-for-256-sequences,19,2,2023-03-25 16:20:28+00:00,"['sequences', 'sequence-diagram', 'sequence-detector', '8bit-sequence', 'overlapping-sequence']",https://api.github.com/licenses/gpl-3.0
109,https://github.com/lidongyang1986/GitHub.git,2019-03-05 01:26:03+00:00,FPGA interview,0,lidongyang1986/GitHub,173849701,Verilog,GitHub,7051,2,2024-02-15 00:30:42+00:00,[],None
110,https://github.com/JoanWu5/Computer-Organization.git,2019-03-28 08:42:50+00:00,武汉大学计算机组成原理实验，单周期+流水线CPU,1,JoanWu5/Computer-Organization,178161975,Verilog,Computer-Organization,7425,2,2022-03-25 08:04:30+00:00,[],None
111,https://github.com/Maubil/security_stack.git,2019-03-11 18:44:15+00:00,Set of security modules interfaced on the AXI4 bus,3,Maubil/security_stack,175063152,Verilog,security_stack,5020,2,2022-04-16 21:37:02+00:00,"['vhdl', 'verilog', 'security', 'hardware', 'c']",https://api.github.com/licenses/gpl-3.0
112,https://github.com/aabuyazid/Snake-EE460N-Lab5.git,2019-03-21 19:21:03+00:00,,0,aabuyazid/Snake-EE460N-Lab5,177010135,Verilog,Snake-EE460N-Lab5,49,2,2024-01-13 21:21:13+00:00,[],None
113,https://github.com/mriosrivas/basys3_labs.git,2019-02-27 12:37:34+00:00,,0,mriosrivas/basys3_labs,172912857,Verilog,basys3_labs,20,2,2022-03-24 23:01:35+00:00,[],https://api.github.com/licenses/gpl-3.0
114,https://github.com/SunicYosen/IDCT.git,2019-03-11 03:13:08+00:00,IDCT Design for HEVC,1,SunicYosen/IDCT,174917352,Verilog,IDCT,1705,2,2023-04-10 11:47:23+00:00,[],https://api.github.com/licenses/apache-2.0
115,https://github.com/SunflowerAries/MIPS.git,2019-03-19 03:24:29+00:00,MIPS CPU for ICS II,0,SunflowerAries/MIPS,176415376,Verilog,MIPS,21463,2,2019-11-30 04:32:06+00:00,[],None
116,https://github.com/kaii789/simptel-O9.git,2019-03-18 03:32:53+00:00,Single-cycle CPU running a custom MIPS-like ISA.,1,kaii789/simptel-O9,176198509,Verilog,simptel-O9,14130,2,2023-09-15 17:37:22+00:00,[],None
117,https://github.com/saqibkh/Verification_Digital_Systems.git,2019-03-29 07:13:35+00:00,Verification of Digital Systems (EE382M),2,saqibkh/Verification_Digital_Systems,178352580,Verilog,Verification_Digital_Systems,48870,2,2024-04-05 06:33:10+00:00,"['verification', 'verilog', 'abv', 'formal-verification', 'jasper', 'cadence']",None
118,https://github.com/buttercutter/afifo.git,2019-03-30 03:13:22+00:00,A formally verified asynchronous fifo with clock gating feature,0,buttercutter/afifo,178505248,Verilog,afifo,180,2,2022-03-08 18:12:27+00:00,[],None
119,https://github.com/roo16kie/ICC2018_Verilog-Huffman-Code-.git,2019-04-01 09:23:59+00:00,ICC 2018年 cell-based design組 ,1,roo16kie/ICC2018_Verilog-Huffman-Code-,178828990,Verilog,ICC2018_Verilog-Huffman-Code-,527,2,2024-02-25 11:07:56+00:00,[],https://api.github.com/licenses/mit
120,https://github.com/samdejong86/Cyclone_V_Ethernet.git,2019-03-01 22:09:34+00:00,Ethernet on a Cyclone V Dev kit,0,samdejong86/Cyclone_V_Ethernet,173374597,Verilog,Cyclone_V_Ethernet,14568,2,2022-06-03 19:24:39+00:00,[],None
121,https://github.com/Apingis/fpga-md5crypt.git,2019-03-25 07:57:28+00:00,Based on magnumripper/JohnTheRipper/src/ztex/fpga-md5crypt. Optimization effort,1,Apingis/fpga-md5crypt,177540191,Verilog,fpga-md5crypt,1684,2,2019-05-22 01:25:06+00:00,[],None
122,https://github.com/janilaunonen/iCEblink40-examples.git,2019-03-30 19:18:12+00:00,Simple example programs for the Lattice iCEblink40-HX1K Evaluation Kit in Verilog for fun and learning.,0,janilaunonen/iCEblink40-examples,178601407,Verilog,iCEblink40-examples,24,2,2023-08-31 15:13:21+00:00,"['verilog-code', 'fpga-board', 'examples', 'open-source-toolkits', 'lattice', 'ice40hx1k', 'fpga']",https://api.github.com/licenses/mit
123,https://github.com/ChenkaiMao97/FPGA_Recurrent-Ising-Sampler.git,2019-03-23 16:21:01+00:00,,2,ChenkaiMao97/FPGA_Recurrent-Ising-Sampler,177311967,Verilog,FPGA_Recurrent-Ising-Sampler,5943,2,2023-11-29 22:37:03+00:00,[],None
124,https://github.com/loayezzat/UART_verilog.git,2019-03-15 19:37:43+00:00,,0,loayezzat/UART_verilog,175880709,Verilog,UART_verilog,14,2,2020-02-08 13:27:35+00:00,[],None
125,https://github.com/eaanais/IEE2753-2019-eaanais.git,2019-03-14 04:06:35+00:00,,0,eaanais/IEE2753-2019-eaanais,175546079,Verilog,IEE2753-2019-eaanais,11462,2,2022-10-20 15:43:32+00:00,[],None
126,https://github.com/buttercutter/multiply.git,2019-03-23 03:11:20+00:00,A formally verified integer multiply softcore,0,buttercutter/multiply,177238042,Verilog,multiply,6,2,2022-03-08 18:10:30+00:00,[],None
127,https://github.com/savannadenega/fsm-asynchronous-and-synchronous-communication.git,2019-03-28 23:20:38+00:00,"Desenvolvimento de uma aplicação sobre sobre Máquina de Estados Finita, desenvolvida nos dois modelos de comunicação: Síncrona e Assíncrona, para a disciplina de Arquitetura de Computadores II Unisinos-2019.",1,savannadenega/fsm-asynchronous-and-synchronous-communication,178296699,Verilog,fsm-asynchronous-and-synchronous-communication,10,2,2022-08-27 17:52:53+00:00,"['maquina-de-estados', 'fsm', 'state-machine', 'verilog']",None
128,https://github.com/SanjamS/B58-Tron-Game.git,2019-03-13 23:20:14+00:00,Tron With Friends,2,SanjamS/B58-Tron-Game,175513584,Verilog,B58-Tron-Game,18805,2,2020-11-19 08:34:22+00:00,[],None
129,https://github.com/roo16kie/ICC_2019.git,2019-04-01 09:01:09+00:00,ICC_2019,0,roo16kie/ICC_2019,178824886,Verilog,ICC_2019,1074,2,2019-09-30 03:32:02+00:00,[],https://api.github.com/licenses/mit
130,https://github.com/m4j0rt0m/axi-lite_spi-ipcore.git,2019-03-21 02:16:43+00:00,AXI4-Lite SPI IP core,0,m4j0rt0m/axi-lite_spi-ipcore,176852607,Verilog,axi-lite_spi-ipcore,181,2,2024-01-29 08:04:24+00:00,[],https://api.github.com/licenses/mit
131,https://github.com/loayezzat/SBqm-CHIPIONS-mini-project.git,2019-03-06 00:18:56+00:00,,0,loayezzat/SBqm-CHIPIONS-mini-project,174040890,Verilog,SBqm-CHIPIONS-mini-project,498,2,2020-02-08 13:27:37+00:00,[],None
132,https://github.com/cse140l-sp19/lab1-starter.git,2019-03-22 20:35:36+00:00,,0,cse140l-sp19/lab1-starter,177205811,Verilog,lab1-starter,3,2,2019-04-06 00:42:19+00:00,[],None
133,https://github.com/HareshNasit/Air-Hockey.git,2019-03-16 00:20:10+00:00,,0,HareshNasit/Air-Hockey,175907441,Verilog,Air-Hockey,48501,2,2019-05-09 21:29:56+00:00,[],None
134,https://github.com/aabuyazid/Final_Snake.git,2019-04-01 22:28:09+00:00,,0,aabuyazid/Final_Snake,178956564,Verilog,Final_Snake,19,2,2024-01-13 21:21:15+00:00,[],None
135,https://github.com/RickyTino/Hypo_SoC.git,2019-03-26 14:49:57+00:00,Hypothetic SoC on NSCSCC Board (Based on Loongson SoC_up),0,RickyTino/Hypo_SoC,177809458,Verilog,Hypo_SoC,66406,2,2023-11-12 15:34:21+00:00,[],None
136,https://github.com/weirangu/tetris.git,2019-03-18 15:48:21+00:00,A tetris clone written in Verilog for the Cyclone V FPGA.,0,weirangu/tetris,176319190,Verilog,tetris,137,1,2023-01-28 18:25:14+00:00,[],None
137,https://github.com/sri205/apb_spi.git,2019-02-28 06:03:54+00:00,,1,sri205/apb_spi,173050949,Verilog,apb_spi,7,1,2019-09-26 08:52:14+00:00,[],None
138,https://github.com/eldougo/verilog_uart_ctl.git,2019-03-13 06:12:58+00:00,FPGA serial communications controller,0,eldougo/verilog_uart_ctl,175357854,Verilog,verilog_uart_ctl,48,1,2021-05-24 06:57:34+00:00,[],None
139,https://github.com/UN0wen/Dance-Dance-Revolution.git,2019-03-26 20:19:23+00:00,"DDR prototype on a Spartan 6, Nexys 3 FPGA.",0,UN0wen/Dance-Dance-Revolution,177862526,Verilog,Dance-Dance-Revolution,19051,1,2022-08-26 22:50:40+00:00,[],None
140,https://github.com/BoHauHuang/Digital-Circuit-Design.git,2019-03-28 06:43:19+00:00,coding with Verilog,1,BoHauHuang/Digital-Circuit-Design,178142595,Verilog,Digital-Circuit-Design,8115,1,2019-09-18 14:08:30+00:00,[],None
141,https://github.com/jaejunha/Computer-Architecture-Class.git,2019-03-25 02:15:27+00:00,:notebook:This repository for Computer Architecture class,0,jaejunha/Computer-Architecture-Class,177498509,Verilog,Computer-Architecture-Class,17,1,2020-12-19 20:05:05+00:00,[],None
142,https://github.com/aniruddhkb/verilog-exercises.git,2019-03-19 17:08:45+00:00,A collection of relevant .v files and .pdfs for the Verilog course,2,aniruddhkb/verilog-exercises,176561983,Verilog,verilog-exercises,11345,1,2023-02-25 16:34:52+00:00,[],None
143,https://github.com/omkarkac/Synopsys-VCS-Verilog.git,2019-03-04 04:23:31+00:00,Includes all the projects undertaken during my Masters Course at Sac State. In the course Hierarchical Design Methodology.,0,omkarkac/Synopsys-VCS-Verilog,173673212,Verilog,Synopsys-VCS-Verilog,548,1,2023-03-20 11:25:29+00:00,[],None
144,https://github.com/TuuguuEDI/Verilog-projects.git,2019-04-02 22:14:53+00:00,Verilog codes and projects for Xilinx boards (BASYS 3),0,TuuguuEDI/Verilog-projects,179166805,Verilog,Verilog-projects,15,1,2023-02-23 09:55:28+00:00,[],https://api.github.com/licenses/mit
145,https://github.com/AliHaddad/7-Segment-Hex-Decoder.git,2019-03-09 08:20:25+00:00,7 Segment Hex Decoder written with Verilog,0,AliHaddad/7-Segment-Hex-Decoder,174667353,Verilog,7-Segment-Hex-Decoder,1,1,2022-05-23 03:52:03+00:00,[],None
146,https://github.com/adityamwagh/mips-processor.git,2019-03-09 09:22:08+00:00,Design of a MIPS processor in Verilog HDL,0,adityamwagh/mips-processor,174673303,Verilog,mips-processor,205,1,2019-03-23 10:30:57+00:00,[],None
147,https://github.com/naomizhangyy/BCRC-DSGroup.git,2019-03-18 08:18:02+00:00,,4,naomizhangyy/BCRC-DSGroup,176235091,Verilog,BCRC-DSGroup,131281,1,2020-06-30 02:23:21+00:00,[],None
148,https://github.com/solomspd/Digital-design-1-ALU-project.git,2019-03-16 21:00:00+00:00,,0,solomspd/Digital-design-1-ALU-project,176024229,Verilog,Digital-design-1-ALU-project,1087,1,2022-09-13 18:05:03+00:00,[],None
149,https://github.com/hnull/CALab.git,2019-02-27 09:50:10+00:00,,0,hnull/CALab,172888369,Verilog,CALab,1336,1,2019-10-23 11:00:55+00:00,[],None
150,https://github.com/pimts/ledcounter.git,2019-03-10 17:37:19+00:00,A Verilog design that counts from 0 to 15 and displays the current count in binary format using 4 LEDs.,0,pimts/ledcounter,174858024,Verilog,ledcounter,1,1,2023-01-20 22:13:21+00:00,[],None
151,https://github.com/lelu0/oiak_projekt_2019.git,2019-03-04 10:16:45+00:00,,0,lelu0/oiak_projekt_2019,173722041,Verilog,oiak_projekt_2019,446,1,2019-11-21 21:03:09+00:00,[],None
152,https://github.com/L1ttleFlyyy/NetFPGA-FIFO.git,2019-03-07 06:05:34+00:00,,0,L1ttleFlyyy/NetFPGA-FIFO,174282231,Verilog,NetFPGA-FIFO,2241,1,2019-03-11 20:31:25+00:00,[],None
153,https://github.com/ColtonBeery/UART_TX.git,2019-03-06 17:29:49+00:00,Basys 3 UART Tx for COMPE470L class,0,ColtonBeery/UART_TX,174190158,Verilog,UART_TX,7576,1,2021-12-20 20:10:30+00:00,"['uart-tx', 'verilog', 'uart-verilog', 'basys3-fpga']",None
154,https://github.com/TT-392/ICE40-fpga-vga-conways-game-of-life..git,2019-03-29 00:43:10+00:00,Game of life created to run on a vga monitor on the ICEStick fpga dev board.,0,TT-392/ICE40-fpga-vga-conways-game-of-life.,178304323,Verilog,ICE40-fpga-vga-conways-game-of-life.,52,1,2020-10-06 13:08:14+00:00,[],https://api.github.com/licenses/wtfpl
155,https://github.com/sanidhyanarayansingh/uart-verilog-implementation.git,2019-03-29 19:52:08+00:00,Simple verilog UART.  A simple UART for use in an FPGA as a debug engine.,0,sanidhyanarayansingh/uart-verilog-implementation,178467489,Verilog,uart-verilog-implementation,91,1,2023-05-24 06:42:56+00:00,[],None
156,https://github.com/NadaIhabAhmed/PPI-8255A.git,2019-03-11 04:52:36+00:00,Implementation for Intel 8255 (or i8255) Programmable peripheral interface (PPI) using verilog hardware description language,0,NadaIhabAhmed/PPI-8255A,174927909,Verilog,PPI-8255A,673,1,2024-01-30 02:53:55+00:00,[],None
157,https://github.com/MarceloFCandido/mult-processor.git,2019-03-26 15:46:18+00:00,Project of a Verilog implementation of a multicycle processor for the discipline of Computer Architeture and Design II,0,MarceloFCandido/mult-processor,177820295,Verilog,mult-processor,19393,1,2019-06-22 09:34:10+00:00,"['computer-architecture', 'processor-architecture', 'multicycle-processor']",None
158,https://github.com/yufansong/MIPS-CPU.git,2019-03-04 08:50:37+00:00,"The is the final project of the Course -- ""Computer Architecture""",0,yufansong/MIPS-CPU,173708024,Verilog,MIPS-CPU,671,1,2023-10-24 16:53:01+00:00,[],None
159,https://github.com/AliHaddad/Arithmetic-Logic-Unit.git,2019-03-06 18:14:45+00:00,Code for an arithmetic logic unit created using Verilog,0,AliHaddad/Arithmetic-Logic-Unit,174196510,Verilog,Arithmetic-Logic-Unit,2,1,2022-05-23 03:52:02+00:00,[],None
160,https://github.com/benjaminsantos/SoC-UART-with-TSI.git,2019-03-07 23:04:29+00:00,"Using verilog, we built a UART SoC into a Nexys4DDR board to communicate with a Serial Terminal.",0,benjaminsantos/SoC-UART-with-TSI,174433959,Verilog,SoC-UART-with-TSI,12134,1,2022-05-02 12:00:45+00:00,[],None
161,https://github.com/sinclairdong/CSCB58_Project.git,2019-03-05 00:52:33+00:00,,0,sinclairdong/CSCB58_Project,173845907,Verilog,CSCB58_Project,130,1,2019-04-03 19:35:25+00:00,[],None
162,https://github.com/XilaiZhang/HDL.git,2019-03-31 22:40:42+00:00,hardware description languages. Hangman game on Nexys 3,0,XilaiZhang/HDL,178750103,Verilog,HDL,10010,1,2023-02-06 03:50:01+00:00,[],None
163,https://github.com/ColtonBeery/UART_RX.git,2019-03-06 21:03:19+00:00,Basys 3 RX for COMPE470 L,0,ColtonBeery/UART_RX,174220754,Verilog,UART_RX,5618,1,2021-12-20 20:10:47+00:00,"['uart', 'basys3-fpga', 'verilog-hdl']",None
164,https://github.com/p76061425/MIPS-CPU.git,2019-03-16 09:47:07+00:00,,0,p76061425/MIPS-CPU,175953755,Verilog,MIPS-CPU,10,1,2023-03-19 04:17:11+00:00,[],None
165,https://github.com/yhmtmt/aws1_hdl.git,2019-03-24 08:12:09+00:00,HDL source for aws1,0,yhmtmt/aws1_hdl,177387234,Verilog,aws1_hdl,14,1,2019-12-18 08:32:40+00:00,[],None
166,https://github.com/akshayd2998/DINO-GAME.git,2019-02-26 14:38:20+00:00,,0,akshayd2998/DINO-GAME,172729227,Verilog,DINO-GAME,28,1,2019-05-29 13:31:05+00:00,[],None
167,https://github.com/flylower/FPGA_Sigma_Delta_Music_Box.git,2019-03-19 22:13:07+00:00,,2,flylower/FPGA_Sigma_Delta_Music_Box,176606610,Verilog,FPGA_Sigma_Delta_Music_Box,671,1,2020-01-14 03:17:06+00:00,[],https://api.github.com/licenses/gpl-3.0
168,https://github.com/DaPraxis/NOT_NOT_GAME-.v-.git,2019-03-12 01:36:07+00:00,CSC258 verilog project,0,DaPraxis/NOT_NOT_GAME-.v-,175112628,Verilog,NOT_NOT_GAME-.v-,291,1,2019-04-08 01:54:22+00:00,[],None
169,https://github.com/bitcraze/lighthouse-bootloader.git,2019-03-14 10:20:36+00:00,,2,bitcraze/lighthouse-bootloader,175598403,Verilog,lighthouse-bootloader,38,1,2023-02-28 09:06:30+00:00,[],None
170,https://github.com/pankajpatro703/hdlang-ex.git,2019-03-19 14:32:33+00:00,Hardware Description Language(HDL) based codes using Verilog & VHDL for reference.,0,pankajpatro703/hdlang-ex,176530596,Verilog,hdlang-ex,23,1,2023-02-27 02:24:38+00:00,"['hdl', 'vhdl-code', 'verilog-code']",None
171,https://github.com/Heapycob/Tetris_FPGA.git,2019-03-26 19:58:15+00:00,Implement Tetris using verilog for DE1_SOC,0,Heapycob/Tetris_FPGA,177859586,Verilog,Tetris_FPGA,13735,1,2021-04-16 22:18:51+00:00,[],None
172,https://github.com/yasastharinda9511/Fpga_uart.git,2019-03-24 16:50:04+00:00,,0,yasastharinda9511/Fpga_uart,177442635,Verilog,Fpga_uart,7,1,2020-11-24 17:32:56+00:00,[],None
173,https://github.com/arkarthi/Generic_FP_Multiplier.git,2019-03-26 10:53:38+00:00,Generic Floating Point Multiplier ,0,arkarthi/Generic_FP_Multiplier,177769488,Verilog,Generic_FP_Multiplier,26,1,2023-01-04 15:46:12+00:00,[],None
174,https://github.com/secworks/ca_prng.git,2019-03-02 07:46:56+00:00,Cellular Automata based PRNG,1,secworks/ca_prng,173419080,Verilog,ca_prng,23,1,2022-01-29 23:18:50+00:00,[],https://api.github.com/licenses/bsd-2-clause
175,https://github.com/alexlimofficial/memory-to-memory-transfer.git,2019-03-16 20:18:49+00:00,Verilog implementation of a memory-to-memory data transfer.,0,alexlimofficial/memory-to-memory-transfer,176020545,Verilog,memory-to-memory-transfer,170,1,2022-09-30 07:58:40+00:00,[],None
176,https://github.com/ucsd-cse-140l-ltsaur/Lab2.git,2019-03-24 06:55:13+00:00,Assignment #2,0,ucsd-cse-140l-ltsaur/Lab2,177381008,Verilog,Lab2,34,1,2023-11-13 07:00:10+00:00,[],None
177,https://github.com/YousifAlfuraiji/Snakes-And-Ladders.git,2019-03-11 19:17:41+00:00,Fully functional snake and ladders game that can be ran on the DE1-SoC FPGA board. The board keys control the board state which is displayed on a connected VGA monitor.,0,YousifAlfuraiji/Snakes-And-Ladders,175068433,Verilog,Snakes-And-Ladders,20783,1,2023-12-28 14:56:36+00:00,[],None
178,https://github.com/sslp23/ihs.git,2019-03-20 16:36:35+00:00,repository for ihs subject,3,sslp23/ihs,176775565,Verilog,ihs,26318,1,2019-06-26 20:54:04+00:00,[],None
179,https://github.com/yyysjz1997/Multi-function-digital-clock.git,2019-02-27 09:03:27+00:00,多功能数字钟Quartus,2,yyysjz1997/Multi-function-digital-clock,172880706,Verilog,Multi-function-digital-clock,332,1,2023-04-17 10:29:42+00:00,"['quartus', 'digital', 'clock']",None
180,https://github.com/habibagamal/Verilog-Digital-Alarm-Clock.git,2019-03-08 19:24:58+00:00,A Verilog implementation of a digital clock with a stopwatch and alarm. ,0,habibagamal/Verilog-Digital-Alarm-Clock,174596265,Verilog,Verilog-Digital-Alarm-Clock,183,1,2022-06-12 16:14:02+00:00,[],None
181,https://github.com/iforgetmyname/Hangman.git,2019-03-18 21:43:19+00:00,Group Project on CSC258,1,iforgetmyname/Hangman,176374284,Verilog,Hangman,99,1,2020-01-18 03:52:48+00:00,[],None
182,https://github.com/yasastharinda9511/image_down_sampler_project.git,2019-03-27 15:51:46+00:00,,3,yasastharinda9511/image_down_sampler_project,178027422,Verilog,image_down_sampler_project,106,1,2020-12-04 16:43:09+00:00,[],None
183,https://github.com/BITCynthia/SOPC-Tetris-VGA.git,2019-03-21 12:06:19+00:00,FPGA-Altera,0,BITCynthia/SOPC-Tetris-VGA,176936656,Verilog,SOPC-Tetris-VGA,3284,1,2021-12-17 11:53:14+00:00,[],None
184,https://github.com/AliHaddad/Multiplexers.git,2019-03-05 00:04:29+00:00,Different Multiplexer code written with Verilog,0,AliHaddad/Multiplexers,173841496,Verilog,Multiplexers,3,1,2022-05-23 03:52:03+00:00,[],None
185,https://github.com/Solarguy/CSS09243.C-F-H.git,2019-02-27 17:56:58+00:00,Source for the CSS09243 LEGv8 microprocessor.,0,Solarguy/CSS09243.C-F-H,172963518,Verilog,CSS09243.C-F-H,42,1,2019-05-09 18:29:09+00:00,[],None
186,https://github.com/NielXu/cscb58-final.git,2019-03-21 19:01:07+00:00,Final Project of CSCB58,0,NielXu/cscb58-final,177007448,Verilog,cscb58-final,31,1,2020-01-07 16:11:33+00:00,[],None
187,https://github.com/ukalla1/AES-Algorithm.git,2019-03-31 05:13:36+00:00,,0,ukalla1/AES-Algorithm,178645563,Verilog,AES-Algorithm,29469,1,2019-04-03 01:40:00+00:00,[],None
188,https://github.com/LargeSpark/DE1_SoC_SCOPE.git,2019-03-20 11:46:14+00:00,,0,LargeSpark/DE1_SoC_SCOPE,176721578,Verilog,DE1_SoC_SCOPE,570029,1,2023-01-28 17:26:57+00:00,[],None
189,https://github.com/chipcraft-ic/ccproc-gpl.git,2019-03-11 19:33:34+00:00,ChipCraft RISC-V microcontroller IP library - GPL version,1,chipcraft-ic/ccproc-gpl,175070965,Verilog,ccproc-gpl,1659,1,2019-03-25 15:49:32+00:00,[],https://api.github.com/licenses/gpl-2.0
190,https://github.com/fernandez-oria-sieber/ArquitecturaDeComputadoras.git,2019-03-14 19:38:26+00:00, Computer Architecture is a subject of the last year of Computer Engineering / FCEFyN - UNC,0,fernandez-oria-sieber/ArquitecturaDeComputadoras,175687744,Verilog,ArquitecturaDeComputadoras,16670,1,2019-03-16 21:03:29+00:00,[],None
191,https://github.com/Verdvana/PLD_Experiment.git,2019-03-27 11:36:33+00:00,可编程逻辑器件实验源代码,2,Verdvana/PLD_Experiment,177981335,Verilog,PLD_Experiment,7,1,2023-08-03 15:32:26+00:00,[],None
192,https://github.com/anontruck/mips_pipeline.git,2019-03-30 22:38:29+00:00,Simple mips datapath project for a university course on computer architecture.,0,anontruck/mips_pipeline,178618461,Verilog,mips_pipeline,103,1,2019-04-15 05:54:20+00:00,[],None
193,https://github.com/QureL/Verilogs.git,2019-03-25 16:00:13+00:00,Verilog学习用,0,QureL/Verilogs,177619399,Verilog,Verilogs,27425,1,2019-08-31 16:00:01+00:00,[],None
194,https://github.com/NDR0216/EE-2230.git,2019-03-13 11:39:38+00:00,Logic Design Laboratory,1,NDR0216/EE-2230,175408979,Verilog,EE-2230,12982,1,2021-10-01 22:23:46+00:00,"['course', 'verilog', 'logic-design']",None
195,https://github.com/AliHaddad/Digital-Monophonic-Synthesizer.git,2019-03-09 08:06:33+00:00,This a project that I am currently working on.,0,AliHaddad/Digital-Monophonic-Synthesizer,174665913,Verilog,Digital-Monophonic-Synthesizer,62,1,2022-05-23 03:52:05+00:00,[],None
196,https://github.com/Akatsukis/HUST-Computer-Architecture-Design.git,2019-02-26 16:18:57+00:00,,0,Akatsukis/HUST-Computer-Architecture-Design,172746602,Verilog,HUST-Computer-Architecture-Design,270,1,2019-06-05 11:38:54+00:00,[],None
197,https://github.com/miladHakimi/MIPS_CA_LAB.git,2019-03-07 06:56:55+00:00,,0,miladHakimi/MIPS_CA_LAB,174289285,Verilog,MIPS_CA_LAB,45,1,2021-05-15 22:39:34+00:00,[],None
198,https://github.com/simmubhangu/Video-Compression-fpga.git,2019-03-23 14:50:25+00:00,Project(EE 705),1,simmubhangu/Video-Compression-fpga,177301331,Verilog,Video-Compression-fpga,49264,1,2022-07-08 09:33:20+00:00,[],None
199,https://github.com/tdaede/td68.git,2019-04-02 02:13:14+00:00,tg68 but verilog,0,tdaede/td68,178981080,Verilog,td68,39,1,2020-01-07 00:42:13+00:00,[],None
200,https://github.com/mhco0/Lista-Ihs.git,2019-03-22 18:00:17+00:00,Lista de ihs,0,mhco0/Lista-Ihs,177187182,Verilog,Lista-Ihs,47478,1,2019-06-27 03:45:54+00:00,[],None
201,https://github.com/mera-desh-mahan/sram.git,2019-03-15 21:41:53+00:00,Sram implementation example ,0,mera-desh-mahan/sram,175894808,Verilog,sram,6,1,2023-07-19 21:16:18+00:00,[],None
202,https://github.com/groggero95/DLX.git,2019-03-11 18:53:41+00:00,,0,groggero95/DLX,175064652,Verilog,DLX,38334,1,2019-05-06 07:26:00+00:00,[],None
203,https://github.com/miistein/MP2.git,2019-03-11 19:12:15+00:00,,0,miistein/MP2,175067598,Verilog,MP2,314,1,2022-06-23 20:25:33+00:00,[],None
204,https://github.com/rohan-av/FPGA-Voice-Scope-Design-Project.git,2019-03-14 06:43:47+00:00,Creating a visualizer for audio input using Verilog and an FPGA,0,rohan-av/FPGA-Voice-Scope-Design-Project,175563837,Verilog,FPGA-Voice-Scope-Design-Project,167348,1,2021-10-26 19:39:33+00:00,[],None
205,https://github.com/jmpdevelopment/DigitalLaboratoryAssignment2.git,2019-03-21 09:15:59+00:00,,0,jmpdevelopment/DigitalLaboratoryAssignment2,176910235,Verilog,DigitalLaboratoryAssignment2,1216,1,2020-03-08 19:18:17+00:00,[],None
206,https://github.com/antonio-raian/TEC499-2019.1.git,2019-03-23 13:35:36+00:00,Repositório para a disciplid de Sistemas Digitais,0,antonio-raian/TEC499-2019.1,177293074,Verilog,TEC499-2019.1,128472,1,2019-11-25 12:45:38+00:00,[],None
207,https://github.com/LargeSpark/DE1_SoC_Pong.git,2019-03-19 20:09:34+00:00,A pong game for the DE1-SOC board,1,LargeSpark/DE1_SoC_Pong,176590455,Verilog,DE1_SoC_Pong,54255,1,2023-01-28 18:18:09+00:00,[],None
208,https://github.com/miladHakimi/VLSI_CA2.git,2019-03-28 05:26:07+00:00,,0,miladHakimi/VLSI_CA2,178132199,Verilog,VLSI_CA2,32,1,2021-05-15 22:41:10+00:00,[],None
209,https://github.com/ayansky/HBlast_verilog.git,2019-03-31 07:57:04+00:00,BLAST Algorithm implementation on FPGA  (Verilog),0,ayansky/HBlast_verilog,178658905,Verilog,HBlast_verilog,4394,1,2023-06-15 07:23:56+00:00,[],None
210,https://github.com/darwinbeing/iRocket.git,2019-03-29 06:40:31+00:00,,0,darwinbeing/iRocket,178347650,Verilog,iRocket,99,1,2022-04-19 22:47:10+00:00,[],https://api.github.com/licenses/apache-2.0
211,https://github.com/eric-lindau/SpaceInvaders.git,2019-03-21 03:59:20+00:00,A Verilog recreation of the classic Space Invaders arcade game on Cyclone V FPGA Boards with VGA output,0,eric-lindau/SpaceInvaders,176866901,Verilog,SpaceInvaders,20132,1,2021-08-25 02:48:02+00:00,[],None
212,https://github.com/kamiyaowl/arty-chisel-brainfxxk.git,2019-03-24 17:50:12+00:00,BrainFxxk Processor on Arty A7,0,kamiyaowl/arty-chisel-brainfxxk,177449006,Verilog,arty-chisel-brainfxxk,80162,1,2019-03-28 13:36:20+00:00,[],https://api.github.com/licenses/mit
213,https://github.com/TEAM-PROCESSOR/Arquitectura-de-Computadores.git,2019-03-06 00:23:55+00:00,Design ARM LEGv8 Architecture,2,TEAM-PROCESSOR/Arquitectura-de-Computadores,174041315,Verilog,Arquitectura-de-Computadores,945,1,2019-03-06 20:53:30+00:00,[],None
214,https://github.com/kr239/tf328.git,2019-03-03 01:03:50+00:00,The TF328 CD32 Ram + IDE Board,8,kr239/tf328,173516264,Verilog,tf328,991,1,2023-06-30 15:11:29+00:00,[],https://api.github.com/licenses/gpl-2.0
215,https://github.com/FlyGinger/MIPSfpga-on-SWORD.git,2019-03-26 07:30:39+00:00,Transplant MIPSfpga onto SWORD board,1,FlyGinger/MIPSfpga-on-SWORD,177736435,Verilog,MIPSfpga-on-SWORD,2291,1,2020-08-26 16:55:04+00:00,[],None
216,https://github.com/SSKUltra/MIPSMicroProgramControlUnit.git,2019-03-07 18:08:44+00:00,,0,SSKUltra/MIPSMicroProgramControlUnit,174396149,Verilog,MIPSMicroProgramControlUnit,2519,0,2019-07-24 09:26:47+00:00,[],None
217,https://github.com/vemshari27/MIPS-Matrix-Multiplication.git,2019-03-20 16:00:42+00:00,Verilog Assembly Code for Matrix Multiplication in MIPS microprocessor,0,vemshari27/MIPS-Matrix-Multiplication,176769514,Verilog,MIPS-Matrix-Multiplication,5,0,2019-03-20 16:04:03+00:00,[],None
218,https://github.com/nawedume/SuperSpecialAwesomeGame.git,2019-03-14 00:41:31+00:00,This is a verilog game.,0,nawedume/SuperSpecialAwesomeGame,175521020,Verilog,SuperSpecialAwesomeGame,672,0,2022-07-12 15:38:39+00:00,[],None
219,https://github.com/Inno97/EE2026_Audio_Visualizer.git,2019-03-14 06:34:46+00:00,Team Our Goal is Second Place,1,Inno97/EE2026_Audio_Visualizer,175562632,Verilog,EE2026_Audio_Visualizer,259521,0,2019-12-22 13:31:39+00:00,[],None
220,https://github.com/WraBHa/OV5640_HW_Subsystem.git,2019-04-02 05:35:58+00:00,,0,WraBHa/OV5640_HW_Subsystem,179006025,Verilog,OV5640_HW_Subsystem,26,0,2023-03-09 10:23:34+00:00,[],None
221,https://github.com/Deoxyss/PRESENT_pipelined.git,2019-04-02 16:56:39+00:00,Hardware implementation of pipelined architecture of PRESENT Cipher,1,Deoxyss/PRESENT_pipelined,179121712,Verilog,PRESENT_pipelined,2011,0,2019-04-02 17:03:47+00:00,[],None
222,https://github.com/go4rav/Verilog-HDL.git,2019-03-11 17:19:41+00:00,,0,go4rav/Verilog-HDL,175049216,Verilog,Verilog-HDL,5,0,2019-03-11 17:20:51+00:00,[],None
223,https://github.com/Michael-Chunman-Lee/Memory-Matrix.git,2019-03-16 02:24:00+00:00,Simple memory game involving physical leds ,0,Michael-Chunman-Lee/Memory-Matrix,175916303,Verilog,Memory-Matrix,648,0,2020-05-27 19:30:35+00:00,[],None
224,https://github.com/vladrumyan/VGA-Microprocessor.git,2019-02-27 22:56:38+00:00,VGA interface controlled by a basic Microprocessor implemented in Verilog,1,vladrumyan/VGA-Microprocessor,173003307,Verilog,VGA-Microprocessor,113,0,2019-02-27 23:41:15+00:00,[],https://api.github.com/licenses/gpl-3.0
225,https://github.com/bitgn/fpga-playground.git,2019-03-06 12:27:21+00:00,,0,bitgn/fpga-playground,174140816,Verilog,fpga-playground,6,0,2019-03-11 07:39:27+00:00,[],None
226,https://github.com/yuchen97/FPGA_VGA.git,2019-03-02 10:42:57+00:00,"1920×1080@60Hz, Color bar",0,yuchen97/FPGA_VGA,173435535,Verilog,FPGA_VGA,1700,0,2019-03-02 10:46:30+00:00,[],None
227,https://github.com/acfulker/DCSDI.git,2019-03-07 19:11:23+00:00,Digital Communication Systems Design and Implementation projects,0,acfulker/DCSDI,174404828,Verilog,DCSDI,6,0,2019-03-08 18:56:32+00:00,[],None
228,https://github.com/tcooper719/circuitLab4.git,2019-03-12 00:22:56+00:00,Circuit Logic Lab4,0,tcooper719/circuitLab4,175104457,Verilog,circuitLab4,515,0,2019-03-12 00:43:36+00:00,[],None
229,https://github.com/tcooper719/circuitLab2.git,2019-03-12 00:19:52+00:00,Circuit Logic Lab2,0,tcooper719/circuitLab2,175104155,Verilog,circuitLab2,959,0,2019-03-12 00:29:46+00:00,[],None
230,https://github.com/sjl1826/ElevatorSystem.git,2019-03-12 01:41:24+00:00,Logic digital design of a robust elevator system coded and tested in Verilog using ISE.,0,sjl1826/ElevatorSystem,175113317,Verilog,ElevatorSystem,793,0,2020-11-13 20:51:57+00:00,[],None
231,https://github.com/eldougo/verilog_cylon.git,2019-03-13 06:21:47+00:00,Basys 3,0,eldougo/verilog_cylon,175359059,Verilog,verilog_cylon,20,0,2019-03-13 06:22:20+00:00,[],None
232,https://github.com/ptracton/picorv32_soc.git,2019-03-12 03:56:50+00:00,Pico RV32 System On Chip,0,ptracton/picorv32_soc,175132042,Verilog,picorv32_soc,545,0,2019-03-12 04:00:21+00:00,[],https://api.github.com/licenses/mit
233,https://github.com/BradAricW/137-SmallSequenceCircuits.git,2019-03-26 17:26:10+00:00,,0,BradAricW/137-SmallSequenceCircuits,177837062,Verilog,137-SmallSequenceCircuits,2,0,2019-03-26 17:27:05+00:00,[],None
234,https://github.com/erickespinoza16/Laboratorio-3-ALU-.git,2019-03-26 21:31:45+00:00,,0,erickespinoza16/Laboratorio-3-ALU-,177871801,Verilog,Laboratorio-3-ALU-,34,0,2019-04-10 17:11:02+00:00,[],None
235,https://github.com/kisssko/arm_vhdl.git,2019-03-25 14:13:36+00:00,Portable FPGA project based on the ARM DesignStart bundle with ARM Cortex-M3 processor,0,kisssko/arm_vhdl,177600019,Verilog,arm_vhdl,892,0,2023-08-23 15:47:37+00:00,[],https://api.github.com/licenses/apache-2.0
236,https://github.com/CChongQ/Digital-Systems.git,2019-03-28 20:25:17+00:00,Hardware programming project using Verilog,0,CChongQ/Digital-Systems,178276858,Verilog,Digital-Systems,35851,0,2021-03-16 16:49:49+00:00,[],None
237,https://github.com/4mbilal/FPGA_BirdsEyeView.git,2019-03-29 18:39:03+00:00,,0,4mbilal/FPGA_BirdsEyeView,178458815,Verilog,FPGA_BirdsEyeView,3831,0,2019-03-29 18:51:12+00:00,[],None
238,https://github.com/Amagicman/Verilog_modules.git,2019-03-30 03:34:49+00:00,,0,Amagicman/Verilog_modules,178507083,Verilog,Verilog_modules,268,0,2019-04-04 13:35:52+00:00,[],None
239,https://github.com/Jefferson111/EE2026_Project.git,2019-03-17 03:05:05+00:00,,0,Jefferson111/EE2026_Project,176050092,Verilog,EE2026_Project,37,0,2023-01-28 18:03:27+00:00,[],None
240,https://github.com/yihaoh/Single-Cycle-CPU.git,2019-03-17 19:12:45+00:00,A single cycle CPU built with Verilog,0,yihaoh/Single-Cycle-CPU,176148013,Verilog,Single-Cycle-CPU,6,0,2019-03-17 19:16:46+00:00,[],None
241,https://github.com/gr64/ECE350Final.git,2019-03-26 18:58:25+00:00,Rubik's Cube Solver,0,gr64/ECE350Final,177851101,Verilog,ECE350Final,107895,0,2019-04-23 16:38:48+00:00,[],None
242,https://github.com/marzelinger/FinalProject.git,2019-03-26 19:06:09+00:00,Flappy bird,1,marzelinger/FinalProject,177852197,Verilog,FinalProject,8587,0,2019-04-23 21:05:19+00:00,[],None
243,https://github.com/anna-liang/b58.git,2019-03-14 22:11:14+00:00,,0,anna-liang/b58,175707663,Verilog,b58,4070,0,2019-04-04 23:28:25+00:00,[],None
244,https://github.com/ukjinlee66/Design-of-Digital-Systems.git,2019-03-15 09:27:54+00:00,,0,ukjinlee66/Design-of-Digital-Systems,175789343,Verilog,Design-of-Digital-Systems,8,0,2020-03-15 10:02:11+00:00,[],None
245,https://github.com/cs-ece-552/assigns-rui2333.git,2019-03-30 21:45:37+00:00,assigns-rui2333 created by GitHub Classroom,0,cs-ece-552/assigns-rui2333,178614602,Verilog,assigns-rui2333,215,0,2019-03-30 21:45:49+00:00,[],None
246,https://github.com/saberCheng/My_Verilog_Project.git,2019-02-27 02:06:38+00:00,,0,saberCheng/My_Verilog_Project,172824719,Verilog,My_Verilog_Project,8,0,2019-02-27 02:15:42+00:00,[],None
247,https://github.com/logancrow/EE460M_Lab3.git,2019-02-26 03:17:22+00:00,,0,logancrow/EE460M_Lab3,172629555,Verilog,EE460M_Lab3,31,0,2019-03-01 23:48:49+00:00,[],None
248,https://github.com/logancrow/EE460M_Lab4.git,2019-03-02 07:06:33+00:00,,0,logancrow/EE460M_Lab4,173415482,Verilog,EE460M_Lab4,17,0,2019-03-08 19:47:22+00:00,[],None
249,https://github.com/TsiaprasTilemachos/Modules-verilog.git,2019-03-02 16:27:30+00:00,Collection of Modules written in verilog,0,TsiaprasTilemachos/Modules-verilog,173471333,Verilog,Modules-verilog,9,0,2019-03-02 22:51:17+00:00,[],None
250,https://github.com/pradyuishere/8-bit-alu.git,2019-03-04 05:38:38+00:00,To be added,2,pradyuishere/8-bit-alu,173680365,Verilog,8-bit-alu,649,0,2019-08-14 08:42:57+00:00,[],None
251,https://github.com/RayWHL/computer_organization.git,2019-03-04 14:00:22+00:00,,0,RayWHL/computer_organization,173755341,Verilog,computer_organization,25,0,2019-04-16 11:35:54+00:00,[],None
252,https://github.com/mahdifarhang/CAD_CA1.git,2019-03-05 08:45:11+00:00,assignment 1 course cad. four questions shoud be solved,0,mahdifarhang/CAD_CA1,173908853,Verilog,CAD_CA1,1374,0,2023-01-28 18:29:15+00:00,[],None
253,https://github.com/MrAndrewLuo/CSE371FinalProject.git,2019-03-05 19:57:44+00:00,,0,MrAndrewLuo/CSE371FinalProject,174011846,Verilog,CSE371FinalProject,403,0,2019-03-20 06:30:43+00:00,[],None
254,https://github.com/asic1123/rom-for-image-display.git,2019-03-04 08:42:19+00:00,show image with rom,0,asic1123/rom-for-image-display,173706521,Verilog,rom-for-image-display,118,0,2019-03-04 08:57:20+00:00,[],None
255,https://github.com/jelly99709/DSP_VLSI.git,2019-04-02 13:59:26+00:00,NTUEE DSP_VLSI Course 2019 Spring,0,jelly99709/DSP_VLSI,179089983,Verilog,DSP_VLSI,22966,0,2019-06-25 10:40:49+00:00,[],None
256,https://github.com/stanl1y/LED-fan.git,2019-03-02 15:11:08+00:00,this is the code to control our LED-fan ,0,stanl1y/LED-fan,173462460,Verilog,LED-fan,7387,0,2024-03-12 06:14:01+00:00,[],None
257,https://github.com/jcardoso13/Calculator-PS2-Interface.git,2019-03-13 09:55:10+00:00,Calculator with PS/2 Interface using the picoversat micro-controller,0,jcardoso13/Calculator-PS2-Interface,175393019,Verilog,Calculator-PS2-Interface,5677,0,2019-03-13 09:57:00+00:00,[],https://api.github.com/licenses/mit
258,https://github.com/BITCynthia/SingleCPU.git,2019-03-15 02:14:14+00:00,bgtz,0,BITCynthia/SingleCPU,175732563,Verilog,SingleCPU,16893,0,2019-07-14 02:44:15+00:00,[],None
259,https://github.com/cs-ece-552/assigns-kballecer.git,2019-03-10 18:39:06+00:00,assigns-kballecer created by GitHub Classroom,0,cs-ece-552/assigns-kballecer,174865109,Verilog,assigns-kballecer,212,0,2019-03-10 18:39:18+00:00,[],None
260,https://github.com/jaywonger/microprocessor.git,2019-03-15 16:42:04+00:00,Verilog microprocessor on FPGA,0,jaywonger/microprocessor,175857514,Verilog,microprocessor,8,0,2019-03-15 16:44:54+00:00,[],None
261,https://github.com/SymRain/Verilog_Exe.git,2019-03-06 02:37:49+00:00, exercise ；may be wrong,0,SymRain/Verilog_Exe,174057246,Verilog,Verilog_Exe,1,0,2019-03-06 02:41:49+00:00,[],None
262,https://github.com/michaelolivas/Single-Cycle-Microprocessor.git,2019-03-14 19:23:56+00:00,,0,michaelolivas/Single-Cycle-Microprocessor,175685815,Verilog,Single-Cycle-Microprocessor,7,0,2019-03-14 19:33:35+00:00,[],None
263,https://github.com/naths3/simple-11-bit-RISC-processor-Verilog-HDL-.git,2019-04-01 17:56:21+00:00,This is the HDL code of a simple 11 bit RISC processor operating on a 4 bit word. Changes can be very easily made to extend word size to user's liking. ,0,naths3/simple-11-bit-RISC-processor-Verilog-HDL-,178917770,Verilog,simple-11-bit-RISC-processor-Verilog-HDL-,18,0,2019-04-01 18:01:15+00:00,[],https://api.github.com/licenses/gpl-3.0
264,https://github.com/lyudmida/cups.git,2019-04-01 04:00:35+00:00,,0,lyudmida/cups,178782937,Verilog,cups,11867,0,2019-04-03 13:44:21+00:00,[],None
265,https://github.com/mazsak/SW.git,2019-03-28 08:32:48+00:00,,0,mazsak/SW,178160312,Verilog,SW,247864,0,2019-06-12 10:06:41+00:00,[],None
266,https://github.com/matteozavatteri/zeta.git,2019-04-02 19:41:06+00:00,A tool for CNCUs,0,matteozavatteri/zeta,179146773,Verilog,zeta,15996,0,2021-01-20 07:11:00+00:00,[],None
267,https://github.com/misadrik/EE533Lab8.git,2019-02-27 02:59:16+00:00,,0,misadrik/EE533Lab8,172832025,Verilog,EE533Lab8,93,0,2023-05-15 04:24:01+00:00,[],None
268,https://github.com/vladrumyan/Snake-Game.git,2019-02-27 21:51:09+00:00,Basic Snake Game developed in Verilog for BASYS3 board ,0,vladrumyan/Snake-Game,172995952,Verilog,Snake-Game,63,0,2019-02-27 22:50:56+00:00,[],https://api.github.com/licenses/gpl-3.0
269,https://github.com/camanoja/B58-Project-Enigma.git,2019-03-03 01:35:31+00:00,An interpretation of the Enigma machine and its Turing decoder counterpart.,0,camanoja/B58-Project-Enigma,173518368,Verilog,B58-Project-Enigma,1489,0,2019-04-07 22:19:53+00:00,[],None
270,https://github.com/green520tea/netv-fpga.git,2019-03-01 03:58:28+00:00,,0,green520tea/netv-fpga,173232030,Verilog,netv-fpga,108,0,2019-03-01 03:58:50+00:00,[],None
271,https://github.com/yzd0014/AI-Chip.git,2019-02-26 02:58:43+00:00,,0,yzd0014/AI-Chip,172626825,Verilog,AI-Chip,2,0,2020-09-09 02:30:29+00:00,[],None
272,https://github.com/prakhar-shukla-in/MIPS-microprogrammed-control-unit.git,2019-03-08 13:56:02+00:00,Required project to complete advance compute architecture course in BITS Pilani KK Birla Goa Campus,0,prakhar-shukla-in/MIPS-microprogrammed-control-unit,174546493,Verilog,MIPS-microprogrammed-control-unit,11,0,2019-03-08 14:04:41+00:00,[],https://api.github.com/licenses/lgpl-3.0
273,https://github.com/helloworld1983/opencores-mac_layer_switch.git,2019-03-06 12:11:20+00:00,,1,helloworld1983/opencores-mac_layer_switch,174138495,Verilog,opencores-mac_layer_switch,246,0,2019-03-11 21:34:04+00:00,[],None
274,https://github.com/davidqiu1993/D-CPU.git,2019-03-09 03:34:39+00:00,,0,davidqiu1993/D-CPU,174643991,Verilog,D-CPU,2082,0,2019-03-09 03:35:22+00:00,[],https://api.github.com/licenses/apache-2.0
275,https://github.com/yiyuezhuo/clock-designing-experiment.git,2019-03-11 14:17:47+00:00,,0,yiyuezhuo/clock-designing-experiment,175015509,Verilog,clock-designing-experiment,25,0,2019-04-02 10:26:15+00:00,[],None
276,https://github.com/tcooper719/circuitLab3.git,2019-03-12 00:21:33+00:00,Circuit Logic Lab3,0,tcooper719/circuitLab3,175104317,Verilog,circuitLab3,54,0,2019-03-12 00:31:38+00:00,[],None
277,https://github.com/LINDBURG/slot_machine_verilog.git,2019-03-12 00:26:52+00:00,,0,LINDBURG/slot_machine_verilog,175104856,Verilog,slot_machine_verilog,8,0,2019-06-25 05:36:11+00:00,[],None
278,https://github.com/sbriones97/MipsCommands.git,2019-03-20 17:50:34+00:00,,0,sbriones97/MipsCommands,176787899,Verilog,MipsCommands,1143,0,2019-03-22 22:45:18+00:00,[],None
279,https://github.com/ckckck1373/EE2230_Digital_Logic_Design.git,2019-03-20 01:09:53+00:00,,1,ckckck1373/EE2230_Digital_Logic_Design,176625320,Verilog,EE2230_Digital_Logic_Design,18253,0,2020-09-28 16:30:27+00:00,[],None
280,https://github.com/hizircanbayram/MIPS-CPU.git,2019-03-16 10:41:19+00:00,MIPS-CPU is a 32 bit CPU that supports R-type instructions listed on the MIPS Green Sheet programmed via Verilog during my 5th semester,0,hizircanbayram/MIPS-CPU,175958895,Verilog,MIPS-CPU,41,0,2019-03-17 11:49:56+00:00,[],https://api.github.com/licenses/gpl-3.0
281,https://github.com/raminrasoulinezhad/PIR-DSP.git,2019-03-17 08:03:08+00:00,This Repository is related to PIR-DSP Idea,1,raminrasoulinezhad/PIR-DSP,176072685,Verilog,PIR-DSP,208,0,2023-01-25 04:55:59+00:00,[],None
282,https://github.com/kandagatlasaikrishna6/FPGA.git,2019-03-13 18:21:29+00:00,,0,kandagatlasaikrishna6/FPGA,175476142,Verilog,FPGA,1918,0,2019-03-13 18:28:49+00:00,[],None
283,https://github.com/ebrahimAlhaddad/MD5-Hardware-Accelerator.git,2019-03-22 03:14:00+00:00,,0,ebrahimAlhaddad/MD5-Hardware-Accelerator,177063592,Verilog,MD5-Hardware-Accelerator,1199,0,2019-03-22 03:28:09+00:00,[],None
284,https://github.com/ian27diaz/Practica2-ArquitecturaComputacional.git,2019-03-21 16:10:15+00:00,Hecho por: Ian DIaz Meda y Joaquin Avalos Guzman En esta práctica haremos un procesador MIPS básico el cual debe ser capaz de leer un programa y correrlo. Este repositorio solo contiene los archivos fuente. La simulación o archivos de proyecto no se encuentran aqui,0,ian27diaz/Practica2-ArquitecturaComputacional,176981139,Verilog,Practica2-ArquitecturaComputacional,53,0,2020-03-31 02:38:48+00:00,[],None
285,https://github.com/eylaing/lab5.git,2019-04-02 19:06:11+00:00,,0,eylaing/lab5,179141661,Verilog,lab5,4658,0,2019-04-04 18:29:58+00:00,[],None
286,https://github.com/AMMaze/mips.git,2019-02-28 15:34:17+00:00,,0,AMMaze/mips,173138066,Verilog,mips,109,0,2019-05-17 09:33:45+00:00,[],None
287,https://github.com/apollolo/TicTacToe.git,2019-03-01 05:37:12+00:00,,0,apollolo/TicTacToe,173241069,Verilog,TicTacToe,8,0,2019-05-23 17:33:49+00:00,[],None
288,https://github.com/Dewcly/CPU-design-based-on-MIPS-instructions.git,2019-03-12 14:08:18+00:00,,0,Dewcly/CPU-design-based-on-MIPS-instructions,175224747,Verilog,CPU-design-based-on-MIPS-instructions,4254,0,2019-03-12 14:35:53+00:00,[],None
289,https://github.com/bobreg/plis_signal_imitator.git,2019-02-26 17:56:14+00:00,Импульсный имитатор сигналов на плис. ,0,bobreg/plis_signal_imitator,172761904,Verilog,plis_signal_imitator,1,0,2019-02-26 17:56:53+00:00,[],None
290,https://github.com/tcooper719/circuitLab5.git,2019-03-12 00:24:29+00:00,Circuit Logic Lab5,0,tcooper719/circuitLab5,175104602,Verilog,circuitLab5,372,0,2019-03-12 00:45:04+00:00,[],None
291,https://github.com/tcooper719/circuitLab6.git,2019-03-12 00:26:36+00:00,Circuit Logic Lab6,0,tcooper719/circuitLab6,175104820,Verilog,circuitLab6,302,0,2019-03-12 00:46:56+00:00,[],None
292,https://github.com/pimts/ledshift.git,2019-03-10 19:40:47+00:00,A Verilog design to use 4 LEDs on the Arty A7 to let the LED shift from LED1 to LED 4 and backwards.,0,pimts/ledshift,174872023,Verilog,ledshift,1,0,2019-03-10 19:45:05+00:00,[],None
293,https://github.com/wenyi999/fpga_lab.git,2019-03-04 14:41:25+00:00,,0,wenyi999/fpga_lab,173762439,Verilog,fpga_lab,467,0,2019-03-04 15:09:48+00:00,[],None
294,https://github.com/Zamir95/VeriLog-Projects.git,2019-03-08 02:32:20+00:00,,0,Zamir95/VeriLog-Projects,174455391,Verilog,VeriLog-Projects,4312,0,2021-04-20 02:37:28+00:00,[],None
295,https://github.com/osamaadam/pimpMyQueue.git,2019-03-02 21:06:36+00:00,pimpMyQueue is a machine designed to keep track of a virtual bank queue.,0,osamaadam/pimpMyQueue,173498939,Verilog,pimpMyQueue,348,0,2023-01-28 10:20:55+00:00,[],None
296,https://github.com/lsllay/-20190304.git,2019-03-04 07:47:21+00:00,炒萝卜丝不要放大萝卜,0,lsllay/-20190304,173697975,Verilog,-20190304,2,0,2019-03-04 08:13:20+00:00,[],None
297,https://github.com/trash4299/Verilog-Sudoku-Solver.git,2019-03-03 02:17:51+00:00,Verilog sudoku solver based on my non-recursive Java sudoku solver,0,trash4299/Verilog-Sudoku-Solver,173521223,Verilog,Verilog-Sudoku-Solver,80,0,2023-01-28 17:48:12+00:00,[],None
298,https://github.com/efreneau/Verilog-bits.git,2019-03-29 22:25:38+00:00,Useful verilog modules and digital circuits projects.,0,efreneau/Verilog-bits,178482879,Verilog,Verilog-bits,7,0,2019-04-23 21:19:09+00:00,[],None
299,https://github.com/alaspoorhenry/b58project_v2.git,2019-03-27 15:10:17+00:00,,0,alaspoorhenry/b58project_v2,178019548,Verilog,b58project_v2,55,0,2019-04-03 01:54:07+00:00,[],None
300,https://github.com/Timzhuang/sequential-CPU-in-verilog.git,2019-04-02 06:12:05+00:00,This is my final project of CS 152A in UCLA,0,Timzhuang/sequential-CPU-in-verilog,179010751,Verilog,sequential-CPU-in-verilog,5375,0,2019-04-02 06:24:02+00:00,[],None
301,https://github.com/qiufengtiger/Uniform_Video_Project.git,2019-04-02 18:34:59+00:00,Lafayette College ECE323 Camera Project,0,qiufengtiger/Uniform_Video_Project,179136960,Verilog,Uniform_Video_Project,1916,0,2020-03-25 02:58:38+00:00,[],None
302,https://github.com/choclairs-zhang/fpga.git,2019-02-26 02:00:27+00:00,for the fpga verilog code,0,choclairs-zhang/fpga,172618519,Verilog,fpga,3,0,2019-02-26 05:17:53+00:00,[],None
303,https://github.com/nooshin-taghavi/CAD_CA1.git,2019-03-02 11:52:13+00:00,,0,nooshin-taghavi/CAD_CA1,173441773,Verilog,CAD_CA1,540,0,2020-11-21 23:08:39+00:00,[],None
304,https://github.com/georgerennie/Ben-Eater-8-Bit-Computer.git,2019-03-18 22:17:06+00:00,Building the Ben Eater 8 Bit Computer in Verilog for the Alchitry Cu,0,georgerennie/Ben-Eater-8-Bit-Computer,176378198,Verilog,Ben-Eater-8-Bit-Computer,156,0,2023-02-09 16:15:18+00:00,[],https://api.github.com/licenses/gpl-3.0
305,https://github.com/ElricL/PONG-VGA.git,2019-03-08 08:19:32+00:00,,0,ElricL/PONG-VGA,174496859,Verilog,PONG-VGA,17036,0,2019-03-08 08:47:23+00:00,[],None
306,https://github.com/shayramos/GeniusVGA.git,2019-03-08 00:17:58+00:00,,0,shayramos/GeniusVGA,174440318,Verilog,GeniusVGA,10494,0,2019-03-08 00:20:36+00:00,[],None
307,https://github.com/Ali-Sed/MIPS_Processor_Pipeline.git,2019-03-05 06:58:22+00:00,,0,Ali-Sed/MIPS_Processor_Pipeline,173892388,Verilog,MIPS_Processor_Pipeline,77,0,2020-01-17 01:09:56+00:00,[],None
308,https://github.com/g107904/Self_CPU.git,2019-03-03 07:53:45+00:00,,0,g107904/Self_CPU,173546314,Verilog,Self_CPU,9,0,2019-03-03 08:10:14+00:00,[],None
309,https://github.com/WMidlab/WMV2code.git,2019-03-06 01:44:21+00:00,code,2,WMidlab/WMV2code,174050064,Verilog,WMV2code,136882,0,2019-03-06 02:37:59+00:00,[],None
310,https://github.com/ZvinceW/connect4_pop.git,2019-03-06 18:59:42+00:00,,1,ZvinceW/connect4_pop,174203148,Verilog,connect4_pop,47,0,2019-03-16 21:52:00+00:00,[],None
311,https://github.com/davidqiu1993/Embedded-System-Architecture-Design-Course.git,2019-03-09 03:04:13+00:00,,0,davidqiu1993/Embedded-System-Architecture-Design-Course,174641532,Verilog,Embedded-System-Architecture-Design-Course,18877,0,2019-03-09 03:05:57+00:00,[],None
312,https://github.com/zhpinkman/simple-neuron-verilog.git,2019-03-08 15:17:41+00:00,"A Verilog HDL project that simulates what a neuron does, basically by changing its weights according to a simple loss function.",0,zhpinkman/simple-neuron-verilog,174559768,Verilog,simple-neuron-verilog,9,0,2021-08-07 10:51:54+00:00,"['verilog', 'neuron', 'nn', 'computer-architecture']",None
313,https://github.com/samhitha19/FPGA-Lab-.git,2019-03-08 12:16:06+00:00,,0,samhitha19/FPGA-Lab-,174532438,Verilog,FPGA-Lab-,585,0,2019-04-26 11:52:52+00:00,[],None
314,https://github.com/zhekunz2/Computer-Architecture.git,2019-03-12 02:30:28+00:00,,0,zhekunz2/Computer-Architecture,175119937,Verilog,Computer-Architecture,1074,0,2019-03-12 02:31:06+00:00,[],None
315,https://github.com/numato-Kavya/Ring-Counter.git,2019-02-26 06:16:52+00:00,,0,numato-Kavya/Ring-Counter,172649985,Verilog,Ring-Counter,1,0,2019-02-26 06:22:31+00:00,[],None
316,https://github.com/cs-ece-552/assigns-HongyiGu.git,2019-02-26 02:11:01+00:00,assigns-HongyiGu created by GitHub Classroom,0,cs-ece-552/assigns-HongyiGu,172619964,Verilog,assigns-HongyiGu,210,0,2019-02-26 02:11:17+00:00,[],None
317,https://github.com/YoungYyc/Game_design_with_SystemVerilog.git,2019-02-26 20:04:40+00:00,,0,YoungYyc/Game_design_with_SystemVerilog,172781778,Verilog,Game_design_with_SystemVerilog,25796,0,2019-02-26 20:16:46+00:00,[],None
318,https://github.com/faurbano/Introduccion-verilog.git,2019-02-26 22:12:25+00:00,Introducción al Verilog,0,faurbano/Introduccion-verilog,172798886,Verilog,Introduccion-verilog,5,0,2019-03-02 06:18:45+00:00,[],None
319,https://github.com/Daniel-Fan/RunningDog.git,2019-03-30 22:43:40+00:00,CSC258 Final Project,0,Daniel-Fan/RunningDog,178618809,Verilog,RunningDog,39,0,2019-05-05 04:23:59+00:00,[],None
320,https://github.com/Mozf/learning_verilog.git,2019-03-24 10:54:22+00:00,my verilog learning,0,Mozf/learning_verilog,177401946,Verilog,learning_verilog,21027,0,2021-06-22 13:40:57+00:00,[],None
321,https://github.com/Alec-Sampaleanu/csc258final-piano-keys.git,2019-03-25 16:30:12+00:00,,0,Alec-Sampaleanu/csc258final-piano-keys,177624396,Verilog,csc258final-piano-keys,47,0,2020-08-17 03:17:40+00:00,[],None
322,https://github.com/PaladinHZY/ZYNQ_AXI_Test.git,2019-04-01 14:29:27+00:00,ZYNQ_AXI_Test example by modifying Xilinx AXI-4 IP ,0,PaladinHZY/ZYNQ_AXI_Test,178881307,Verilog,ZYNQ_AXI_Test,86,0,2019-04-01 19:29:32+00:00,[],None
323,https://github.com/MiSTer-devel/Arcade-Dominos_MiSTer.git,2019-03-19 23:55:05+00:00,FPGA implementation of Dominos arcade game released by Atari in 1977,6,MiSTer-devel/Arcade-Dominos_MiSTer,176616917,Verilog,Arcade-Dominos_MiSTer,4645,0,2022-03-11 23:41:19+00:00,[],https://api.github.com/licenses/gpl-3.0
324,https://github.com/burtnash/Verilog-Spaceship-Game.git,2019-03-19 23:18:43+00:00,A 2D Space Shooter done via a Hardware Descriptive Language.,0,burtnash/Verilog-Spaceship-Game,176613445,Verilog,Verilog-Spaceship-Game,38,0,2019-04-09 01:15:44+00:00,[],None
325,https://github.com/chaumatt/SpaceInvaders.git,2019-03-20 03:44:03+00:00,Project for CSCB58,0,chaumatt/SpaceInvaders,176647722,Verilog,SpaceInvaders,11517,0,2019-04-01 03:57:33+00:00,[],None
326,https://github.com/cs-ece-552/assigns-gaffneyk.git,2019-03-12 17:41:26+00:00,assigns-gaffneyk created by GitHub Classroom,0,cs-ece-552/assigns-gaffneyk,175266349,Verilog,assigns-gaffneyk,212,0,2019-03-12 17:41:53+00:00,[],None
327,https://github.com/GSDE-FURG/GSDECircuit.git,2019-03-26 13:27:27+00:00,,0,GSDE-FURG/GSDECircuit,177793813,Verilog,GSDECircuit,18745,0,2021-04-22 18:51:36+00:00,[],None
328,https://github.com/bkchan96/SrProjectPWMControl.git,2019-03-16 21:44:53+00:00,,0,bkchan96/SrProjectPWMControl,176028117,Verilog,SrProjectPWMControl,18,0,2019-03-24 03:12:43+00:00,[],None
329,https://github.com/JarvisXX/LSTM-RNN-Checker.git,2019-03-18 13:38:03+00:00,,0,JarvisXX/LSTM-RNN-Checker,176293925,Verilog,LSTM-RNN-Checker,11829,0,2021-06-26 03:30:38+00:00,[],None
330,https://github.com/bernardocarvalho/ipfn-atca-mimo-isol.git,2019-03-13 16:28:12+00:00,Firmware and Software projects for the IPFN-IST ATCA MIMO ISOL codac board,0,bernardocarvalho/ipfn-atca-mimo-isol,175458788,Verilog,ipfn-atca-mimo-isol,23466,0,2019-03-13 16:52:01+00:00,[],None
331,https://github.com/nooshin-taghavi/VLSI_CAII.git,2019-03-25 20:24:36+00:00,,0,nooshin-taghavi/VLSI_CAII,177658825,Verilog,VLSI_CAII,1588,0,2020-11-21 23:08:23+00:00,[],None
332,https://github.com/logancrow/EE460M_Lab5.git,2019-03-25 21:21:44+00:00,,0,logancrow/EE460M_Lab5,177666576,Verilog,EE460M_Lab5,52,0,2019-03-29 01:51:37+00:00,[],None
333,https://github.com/moyoonthego/Beat-Recorder-3000.git,2019-03-06 16:15:25+00:00,"An electronic keyboard that plays various drums, piano rythms and other sounds in order to make a beat or play some music! The best part? You can store and record your beats and use them to save a sick rythem.",0,moyoonthego/Beat-Recorder-3000,174178517,Verilog,Beat-Recorder-3000,16,0,2019-03-14 21:24:07+00:00,[],None
334,https://github.com/JCLemme/eprisc.git,2019-03-04 20:14:01+00:00,A RISC microprocessor architecture,0,JCLemme/eprisc,173814379,Verilog,eprisc,8926,0,2019-03-11 19:34:28+00:00,[],https://api.github.com/licenses/mit
335,https://github.com/elin6243/finalproject350dummy.git,2019-03-27 20:12:11+00:00,,0,elin6243/finalproject350dummy,178067709,Verilog,finalproject350dummy,1645,0,2019-04-22 01:48:31+00:00,[],None
336,https://github.com/chreniuc/VLSI-2019.git,2019-02-28 11:23:36+00:00,,0,chreniuc/VLSI-2019,173099254,Verilog,VLSI-2019,26,0,2019-04-17 16:47:08+00:00,[],https://api.github.com/licenses/gpl-3.0
337,https://github.com/martin2250/tinyfpga-mandelbrot.git,2019-03-01 18:55:39+00:00,,0,martin2250/tinyfpga-mandelbrot,173353077,Verilog,tinyfpga-mandelbrot,381,0,2021-12-05 14:52:39+00:00,[],None
338,https://github.com/mlgallow/FSMVerilog.git,2019-03-06 06:38:32+00:00,,0,mlgallow/FSMVerilog,174086824,Verilog,FSMVerilog,67,0,2019-03-06 06:45:01+00:00,[],None
339,https://github.com/wcy666687/Pipeline-CPU.git,2019-03-07 13:32:43+00:00,coursework for short term,0,wcy666687/Pipeline-CPU,174349743,Verilog,Pipeline-CPU,960,0,2019-03-07 14:38:53+00:00,[],None
340,https://github.com/absdnd/Cordic_Processor_for_sine_and_Cosine.git,2019-03-10 12:16:52+00:00,,0,absdnd/Cordic_Processor_for_sine_and_Cosine,174819202,Verilog,Cordic_Processor_for_sine_and_Cosine,1,0,2019-03-10 12:21:17+00:00,[],None
341,https://github.com/cs-ece-552/assigns-aeichstaedt.git,2019-03-10 21:57:29+00:00,assigns-aeichstaedt created by GitHub Classroom,0,cs-ece-552/assigns-aeichstaedt,174886059,Verilog,assigns-aeichstaedt,212,0,2019-03-10 21:57:46+00:00,[],None
342,https://github.com/David-Flores-Ruiz/ArQC_P2_Aldana_ie717807.git,2019-03-20 15:53:04+00:00,It´s a repository about the my building version of MIPS Processor ,0,David-Flores-Ruiz/ArQC_P2_Aldana_ie717807,176768092,Verilog,ArQC_P2_Aldana_ie717807,56,0,2019-09-10 00:27:18+00:00,[],None
343,https://github.com/SARI-SJTU-SKA/FPGA-FFT.git,2019-03-19 03:20:26+00:00,This repository includes *.v files refering to our work on fft,0,SARI-SJTU-SKA/FPGA-FFT,176414771,Verilog,FPGA-FFT,17,0,2019-03-19 03:57:31+00:00,[],None
344,https://github.com/chrismarcok/verilog-rhythm-game.git,2019-03-19 00:28:30+00:00,project for csc258,0,chrismarcok/verilog-rhythm-game,176391332,Verilog,verilog-rhythm-game,43,0,2019-03-31 00:48:46+00:00,[],None
345,https://github.com/pablinza/pld19.git,2019-03-19 01:46:56+00:00,Sistemas Digitales II,0,pablinza/pld19,176401031,Verilog,pld19,821,0,2019-08-03 00:55:03+00:00,[],None
346,https://github.com/aj85430/verilog.git,2019-03-11 18:27:19+00:00,,0,aj85430/verilog,175060227,Verilog,verilog,5,0,2019-03-11 18:28:17+00:00,[],None
347,https://github.com/XiongJinQi/FPGA_MYDEMO.git,2019-04-02 14:38:28+00:00,my demo to FPGA,0,XiongJinQi/FPGA_MYDEMO,179097625,Verilog,FPGA_MYDEMO,15309,0,2019-04-03 14:06:14+00:00,[],None
348,https://github.com/jzp128/CSCB58_project.git,2019-03-13 23:12:54+00:00,,1,jzp128/CSCB58_project,175512865,Verilog,CSCB58_project,29407,0,2019-04-06 04:32:11+00:00,[],None
349,https://github.com/NicolasRiascos/Pixel-Kit.git,2019-03-14 01:23:05+00:00,Tablero Pixel kit interactivo para niños,0,NicolasRiascos/Pixel-Kit,175525498,Verilog,Pixel-Kit,59028,0,2019-03-15 14:05:56+00:00,[],None
350,https://github.com/seanvanwyk41/LoopBoard.git,2019-03-29 03:16:52+00:00,,0,seanvanwyk41/LoopBoard,178324230,Verilog,LoopBoard,44966,0,2019-04-05 00:08:57+00:00,[],None
351,https://github.com/happytianhao/vivado_zth.git,2019-04-02 06:34:54+00:00,计组实验，开发板代码,0,happytianhao/vivado_zth,179014079,Verilog,vivado_zth,21,0,2020-04-27 01:48:53+00:00,[],None
352,https://github.com/jmpdevelopment/IRModule.git,2019-03-05 10:59:13+00:00,IRModule,0,jmpdevelopment/IRModule,173929992,Verilog,IRModule,6,0,2021-03-29 13:37:45+00:00,[],None
353,https://github.com/xuesongjun/CZ_EVM.git,2019-03-05 08:56:39+00:00,,0,xuesongjun/CZ_EVM,173910800,Verilog,CZ_EVM,120,0,2019-03-06 10:02:09+00:00,[],None
354,https://github.com/JacobMcMorrow/CSCB58_Project.git,2019-03-05 01:51:48+00:00,,0,JacobMcMorrow/CSCB58_Project,173852806,Verilog,CSCB58_Project,999,0,2019-04-06 01:23:51+00:00,[],None
355,https://github.com/yashbee313839/Digital-System-Design.git,2019-02-26 17:42:42+00:00,Verilog codes for DSD lab and other assignments,0,yashbee313839/Digital-System-Design,172759937,Verilog,Digital-System-Design,58,0,2019-04-30 09:48:16+00:00,[],None
356,https://github.com/zacharythesharp/SHA-256-Memory-Setup.git,2019-03-01 02:03:18+00:00,Verilog: This project contains the setup in order to perform the SHA 256 hash algorithm on a set of read data.,0,zacharythesharp/SHA-256-Memory-Setup,173218112,Verilog,SHA-256-Memory-Setup,68,0,2019-03-01 02:38:06+00:00,[],None
357,https://github.com/mugundhan1/pc_utils.git,2019-03-01 04:05:50+00:00,,0,mugundhan1/pc_utils,173232793,Verilog,pc_utils,19,0,2019-10-29 08:39:14+00:00,[],None
358,https://github.com/HagarHaytham/DCNN_Accelerator_IO.git,2019-03-02 16:40:18+00:00,,0,HagarHaytham/DCNN_Accelerator_IO,173472744,Verilog,DCNN_Accelerator_IO,865,0,2019-05-09 21:49:17+00:00,[],None
359,https://github.com/nishant3101/Basys3_Seven_Segment.git,2019-03-02 16:28:19+00:00,Code to control the seven segment display of Basys 3 FPGA ,0,nishant3101/Basys3_Seven_Segment,173471432,Verilog,Basys3_Seven_Segment,1,0,2019-03-02 16:35:15+00:00,[],None
360,https://github.com/vgshitol/SHA256_Verilog.git,2019-03-02 03:44:09+00:00,Implementing the Hash Function SHA256 in Verilog.,0,vgshitol/SHA256_Verilog,173399825,Verilog,SHA256_Verilog,37347,0,2019-03-02 04:17:14+00:00,[],None
361,https://github.com/jimmygan0829/AES-in-SV.git,2019-03-02 10:34:04+00:00,Advanced encryption standard and decryption implemented in SystemVerilog for ECE385 experiment 9 with Jiawen Chen,0,jimmygan0829/AES-in-SV,173434699,Verilog,AES-in-SV,14762,0,2019-03-02 10:51:37+00:00,[],None
362,https://github.com/Galiold/MIPS-SingleCycleCPU.git,2019-03-02 12:40:37+00:00,Implementation of MIPS single cycle cpu using Verilog,0,Galiold/MIPS-SingleCycleCPU,173446516,Verilog,MIPS-SingleCycleCPU,5,0,2019-03-02 12:41:27+00:00,[],None
363,https://github.com/Ethan-MoBeau/hsd2019_group1.git,2019-03-14 01:11:46+00:00,햄찌와 스윙스의 하시설 이야기,0,Ethan-MoBeau/hsd2019_group1,175524242,Verilog,hsd2019_group1,8482,0,2020-06-22 07:30:40+00:00,[],None
364,https://github.com/Verdvana/SDRAM.git,2019-03-17 01:27:03+00:00,基于FPGA的SDRAM读写实验,1,Verdvana/SDRAM,176042929,Verilog,SDRAM,13436,0,2019-03-17 01:44:30+00:00,[],None
365,https://github.com/MostafaMohsen010/digital-design.git,2019-03-05 22:08:18+00:00,contains some digital circuits model using HDL (hardware descriptive language),0,MostafaMohsen010/digital-design,174028014,Verilog,digital-design,10,0,2019-03-14 15:45:31+00:00,[],None
366,https://github.com/tcooper719/circuitLab1.git,2019-03-12 00:14:36+00:00,Circuit Logic Lab1,0,tcooper719/circuitLab1,175103713,Verilog,circuitLab1,204,0,2019-03-12 00:17:09+00:00,[],None
367,https://github.com/torossian97/CPEN311---Lab-4.git,2019-03-09 21:58:23+00:00,,0,torossian97/CPEN311---Lab-4,174750692,Verilog,CPEN311---Lab-4,15164,0,2019-03-11 19:37:41+00:00,[],None
368,https://github.com/chenjieLuo/Digital_Integrated_Circuit_DesignLab.git,2019-03-09 22:34:32+00:00,This repo is created for my Digital Integrated Circuit Design course,0,chenjieLuo/Digital_Integrated_Circuit_DesignLab,174753434,Verilog,Digital_Integrated_Circuit_DesignLab,18264,0,2019-07-22 19:36:04+00:00,[],None
369,https://github.com/ruitian12/mips_32.git,2019-03-29 17:17:24+00:00,,0,ruitian12/mips_32,178447623,Verilog,mips_32,24439,0,2019-11-17 04:10:18+00:00,[],None
370,https://github.com/victoriaogomes/SD-Prob1.git,2019-04-02 16:26:41+00:00,Código desenvolvido para o problema I da disciplina TEC499 - MI de Sistemas Digitais.,1,victoriaogomes/SD-Prob1,179117162,Verilog,SD-Prob1,63592,0,2020-10-27 23:34:53+00:00,[],None
371,https://github.com/rjntyjtty/BattleForAltera.git,2019-03-13 21:26:26+00:00,Altera DE2 IV E tank game,0,rjntyjtty/BattleForAltera,175501584,Verilog,BattleForAltera,93,0,2019-04-04 20:53:09+00:00,[],None
372,https://github.com/bit-zone/Hardware-MCMC-Constraints-Solver.git,2019-03-14 13:49:35+00:00,,2,bit-zone/Hardware-MCMC-Constraints-Solver,175631460,Verilog,Hardware-MCMC-Constraints-Solver,164,0,2019-07-01 01:31:02+00:00,[],None
373,https://github.com/moyoonthego/Beat-Recorder.git,2019-03-14 21:16:43+00:00,"An electronic keyboard that plays various drums, piano rhythms and other sounds in order to make a beat or play some music! The best part? You can store and record your beats and use them to save a rhythm. Perfect for teaching lessons (or just making fun soundtracks!)",0,moyoonthego/Beat-Recorder,175700979,Verilog,Beat-Recorder,3621,0,2019-05-23 02:50:52+00:00,[],None
374,https://github.com/aseemthapa/Verilog-for-Basic-ALU.git,2019-03-20 02:15:31+00:00,,0,aseemthapa/Verilog-for-Basic-ALU,176634570,Verilog,Verilog-for-Basic-ALU,3239,0,2019-12-15 01:27:22+00:00,[],None
375,https://github.com/yapdianang/music-synth.git,2019-03-09 00:01:29+00:00,,1,yapdianang/music-synth,174627627,Verilog,music-synth,17474,0,2019-03-27 18:32:57+00:00,[],None
376,https://github.com/zhl56746/Topmetal_Firmware.git,2019-03-18 03:29:35+00:00,,0,zhl56746/Topmetal_Firmware,176198105,Verilog,Topmetal_Firmware,4,0,2019-03-18 08:26:07+00:00,[],None
377,https://github.com/moisotico/Digitales-II.git,2019-03-27 18:25:54+00:00,Verilog HDL projects and assignments for the course IE0523 Circuitos Digitales II,0,moisotico/Digitales-II,178052224,Verilog,Digitales-II,801,0,2019-06-28 04:27:46+00:00,[],https://api.github.com/licenses/gpl-3.0
378,https://github.com/mairabaptista/mirCore.git,2019-03-27 14:24:56+00:00,A MIPS-like single cycle processor,0,mairabaptista/mirCore,178010642,Verilog,mirCore,211030,0,2020-09-15 23:02:30+00:00,[],None
379,https://github.com/hanmeng221/mulityCPU.git,2019-03-12 02:55:38+00:00,,0,hanmeng221/mulityCPU,175123730,Verilog,mulityCPU,3606,0,2019-03-25 14:13:41+00:00,[],None
380,https://github.com/Zigazou/VGADE0.git,2019-03-25 07:52:45+00:00,100×60 text mode in 800×600 @ 72 Hz on a DE0 Nano SoC without special hardware,0,Zigazou/VGADE0,177539509,Verilog,VGADE0,1061,0,2019-05-09 19:17:27+00:00,"['fpga', 'verilog', 'quartus-prime', 'vga']",None
381,https://github.com/Yibiu/LearnFPGA.git,2019-03-08 10:16:29+00:00,learning FPGA,0,Yibiu/LearnFPGA,174515411,Verilog,LearnFPGA,42041,0,2019-06-14 13:43:34+00:00,[],None
382,https://github.com/shiva1393/shiva.git,2019-03-08 12:31:13+00:00,FPGA,0,shiva1393/shiva,174534420,Verilog,shiva,15711,0,2019-04-26 16:12:37+00:00,[],None
383,https://github.com/Swetha-Rani/fpga1.git,2019-03-08 12:13:39+00:00,,0,Swetha-Rani/fpga1,174532108,Verilog,fpga1,395,0,2019-04-27 06:37:39+00:00,[],None
384,https://github.com/helloworld1983/multi-camera-surveillance.git,2019-03-30 00:23:49+00:00,multi-camera-surveillance FPGA project folder,0,helloworld1983/multi-camera-surveillance,178491804,Verilog,multi-camera-surveillance,63827,0,2024-01-02 11:54:20+00:00,[],None
385,https://github.com/shaswtkoi29/verilog-project1.git,2019-04-01 04:47:42+00:00,,0,shaswtkoi29/verilog-project1,178787354,Verilog,verilog-project1,3,0,2019-04-09 19:37:08+00:00,[],None
386,https://github.com/bearichan/thesis_SFV.git,2019-04-01 14:13:06+00:00,this repository contains the codes for Yuxin Wang's Master Thesis Research in UT Austin,0,bearichan/thesis_SFV,178878136,Verilog,thesis_SFV,4392,0,2019-07-29 13:59:21+00:00,"['semiformal', 'verification']",None
387,https://github.com/ilan-segal/State-Automata.git,2019-03-21 02:40:38+00:00,A circuit simulation for state automata,0,ilan-segal/State-Automata,176856159,Verilog,State-Automata,546,0,2020-05-23 03:20:32+00:00,[],None
388,https://github.com/linhcuncuc/Project1.git,2019-03-30 03:50:26+00:00,Đồ án 1 của linh,0,linhcuncuc/Project1,178508359,Verilog,Project1,414,0,2019-03-30 04:53:17+00:00,[],None
389,https://github.com/muhammet1997/FPGA-designs.git,2019-03-22 18:20:16+00:00,,0,muhammet1997/FPGA-designs,177189878,Verilog,FPGA-designs,5084,0,2019-03-22 18:22:01+00:00,[],None
390,https://github.com/cs-ece-552/assigns-cjswedes.git,2019-03-10 20:17:00+00:00,assigns-cjswedes created by GitHub Classroom,0,cs-ece-552/assigns-cjswedes,174875874,Verilog,assigns-cjswedes,212,0,2019-03-10 20:17:16+00:00,[],None
391,https://github.com/cs-ece-552/assigns-amitsg7505.git,2019-03-11 22:58:29+00:00,assigns-amitsg7505 created by GitHub Classroom,0,cs-ece-552/assigns-amitsg7505,175096672,Verilog,assigns-amitsg7505,212,0,2019-03-11 22:58:47+00:00,[],None
392,https://github.com/ByVictorrr/SolarRAT.git,2019-03-07 21:02:58+00:00,A solar tracker that can almost find the best position - most intensity of light at the same time a rat can run across the sun.,0,ByVictorrr/SolarRAT,174419674,Verilog,SolarRAT,63539,0,2019-12-07 07:53:45+00:00,[],None
393,https://github.com/AdamMessi/TEST.git,2019-03-15 07:09:24+00:00,,0,AdamMessi/TEST,175767539,Verilog,TEST,0,0,2019-04-10 06:11:50+00:00,[],None
394,https://github.com/Elegantuni/verilog_led_step.git,2019-03-20 00:11:31+00:00,,0,Elegantuni/verilog_led_step,176618520,Verilog,verilog_led_step,19,0,2019-07-28 16:06:25+00:00,[],https://api.github.com/licenses/gpl-3.0
395,https://github.com/MiSTer-devel/Arcade-CanyonBomber_MiSTer.git,2019-03-19 23:51:16+00:00,FPGA implementation of Canyon Bomber arcade game released by Atari in 1977,6,MiSTer-devel/Arcade-CanyonBomber_MiSTer,176616578,Verilog,Arcade-CanyonBomber_MiSTer,4712,0,2023-02-26 22:15:00+00:00,[],https://api.github.com/licenses/gpl-3.0
396,https://github.com/mjklopfer/USU.git,2019-03-05 21:28:52+00:00,,0,mjklopfer/USU,174023470,Verilog,USU,84204,0,2019-04-09 19:55:49+00:00,[],None
397,https://github.com/crawdaddie/VerilogSynth.git,2019-03-07 10:25:37+00:00,DDS Synthesizer Core in Verilog,2,crawdaddie/VerilogSynth,174322505,Verilog,VerilogSynth,190,0,2019-03-07 10:25:39+00:00,[],https://api.github.com/licenses/mit
398,https://github.com/Aithu-Snehith/image_stegenography_fpga.git,2019-03-07 12:47:37+00:00,,0,Aithu-Snehith/image_stegenography_fpga,174342784,Verilog,image_stegenography_fpga,3346,0,2019-04-26 11:47:11+00:00,[],None
399,https://github.com/VireshsinghR/memory_sv.git,2019-03-14 03:54:46+00:00,SV tb for 1k mem,0,VireshsinghR/memory_sv,175544892,Verilog,memory_sv,1,0,2019-03-14 04:16:59+00:00,[],None
400,https://github.com/jrs322/EECS318_classword.git,2019-02-26 21:51:31+00:00,Inside here are all of the verilog projects that I did in EECS 318: VLSI Design. ,0,jrs322/EECS318_classword,172796370,Verilog,EECS318_classword,12,0,2019-02-26 21:53:26+00:00,[],None
401,https://github.com/alex-g-tejada/Soft-Processor.git,2019-03-04 00:52:22+00:00,,0,alex-g-tejada/Soft-Processor,173649071,Verilog,Soft-Processor,3,0,2019-03-04 00:53:49+00:00,[],None
402,https://github.com/qiaosiyi/flow-speed.git,2019-03-04 01:19:16+00:00,flow speed measurement in hard ware,0,qiaosiyi/flow-speed,173651575,Verilog,flow-speed,78,0,2019-07-23 01:28:16+00:00,[],None
403,https://github.com/yeyuezhishui/Project_Digital_circuits.git,2019-03-24 17:05:13+00:00,Vending machine system based on finite state machine,0,yeyuezhishui/Project_Digital_circuits,177444235,Verilog,Project_Digital_circuits,170,0,2019-03-24 17:06:18+00:00,[],None
404,https://github.com/pragya77/FPGA-based-Data-Acquisition-System.git,2019-03-28 10:48:51+00:00,,0,pragya77/FPGA-based-Data-Acquisition-System,178183659,Verilog,FPGA-based-Data-Acquisition-System,10693,0,2020-02-19 03:46:12+00:00,[],None
405,https://github.com/michaelolivas/Multi-Cycle-Microprocessor.git,2019-03-18 05:17:32+00:00,,0,michaelolivas/Multi-Cycle-Microprocessor,176209160,Verilog,Multi-Cycle-Microprocessor,12,0,2019-03-18 05:21:28+00:00,[],None
406,https://github.com/mcgarrye/CSC258sampler.git,2019-03-19 18:21:25+00:00,,0,mcgarrye/CSC258sampler,176573748,Verilog,CSC258sampler,11778,0,2024-01-11 19:35:11+00:00,[],None
407,https://github.com/AniketBiala/cscb58_team7.git,2019-03-06 23:17:46+00:00,,0,AniketBiala/cscb58_team7,174235743,Verilog,cscb58_team7,33,0,2019-08-13 16:34:10+00:00,[],None
408,https://github.com/sea120424/CA2018.git,2019-03-09 16:06:29+00:00,,0,sea120424/CA2018,174715692,Verilog,CA2018,2021,0,2019-03-09 16:27:12+00:00,[],None
409,https://github.com/m-hoseyny/CAL-UT-MIPS.git,2019-03-11 10:10:17+00:00,This is MIPS project for the computer architecture lab at UT. Enjoy that :) ,0,m-hoseyny/CAL-UT-MIPS,174974223,Verilog,CAL-UT-MIPS,59981,0,2019-05-22 05:21:03+00:00,[],None
410,https://github.com/jalamani/Simon-Says.git,2019-03-11 19:45:16+00:00,Simon Says game using Spartan 6 FPGA with seven segment display and LEDs. Written in Verilog.,0,jalamani/Simon-Says,175072687,Verilog,Simon-Says,754,0,2019-03-11 20:00:37+00:00,[],None
411,https://github.com/cs-ece-552/assigns-ejkburt.git,2019-03-12 17:36:47+00:00,assigns-ejkburt created by GitHub Classroom,0,cs-ece-552/assigns-ejkburt,175265590,Verilog,assigns-ejkburt,254,0,2019-03-12 18:02:43+00:00,[],None
412,https://github.com/canyuchen/MIPS-Five-stage-CPU.git,2019-03-14 01:23:01+00:00,Implement a complete MIPS five-stage CPU,0,canyuchen/MIPS-Five-stage-CPU,175525487,Verilog,MIPS-Five-stage-CPU,30,0,2019-03-17 01:18:00+00:00,[],None
413,https://github.com/ucsd-cse-140l-ltsaur/Lab.git,2019-03-24 05:48:06+00:00,,0,ucsd-cse-140l-ltsaur/Lab,177375963,Verilog,Lab,39,0,2019-03-24 05:49:50+00:00,[],None
414,https://github.com/rayepeng/sccpu_design.git,2019-03-24 07:13:36+00:00,,0,rayepeng/sccpu_design,177382378,Verilog,sccpu_design,367,0,2023-05-12 04:00:17+00:00,[],None
415,https://github.com/hoangminh2408/ECE-3829-lab2.git,2019-03-16 21:06:03+00:00,Lab 2 for ECE 3829,0,hoangminh2408/ECE-3829-lab2,176024772,Verilog,ECE-3829-lab2,9,0,2019-03-16 21:07:49+00:00,[],None
416,https://github.com/slakh96/Hangman.git,2019-03-17 20:26:06+00:00,"Hangman game, implemented in Verilog.",0,slakh96/Hangman,176156453,Verilog,Hangman,18728,0,2020-04-17 21:10:26+00:00,[],None
417,https://github.com/Zhuxszzz/Simple-multicycle-single-CPU-Veriliog.git,2019-02-27 15:05:30+00:00,A simple simulation of CPU,0,Zhuxszzz/Simple-multicycle-single-CPU-Veriliog,172936729,Verilog,Simple-multicycle-single-CPU-Veriliog,1961,0,2019-06-26 15:28:12+00:00,[],None
418,https://github.com/rtphan/CS152A-lab4.git,2019-02-28 18:17:51+00:00,,0,rtphan/CS152A-lab4,173164203,Verilog,CS152A-lab4,209,0,2019-03-05 18:03:35+00:00,[],None
419,https://github.com/Josep-h/MIPS.git,2019-03-15 05:56:53+00:00,simulations of MIPS,0,Josep-h/MIPS,175758024,Verilog,MIPS,16614,0,2019-03-23 07:37:48+00:00,[],None
420,https://github.com/saltyseadawg/csc258_finalproject.git,2019-03-17 23:18:30+00:00,Final project for CSC258,0,saltyseadawg/csc258_finalproject,176172330,Verilog,csc258_finalproject,65,0,2019-04-02 18:20:53+00:00,[],None
421,https://github.com/PreethamOO7/FPGA-IDP-.git,2019-03-03 15:03:55+00:00,,0,PreethamOO7/FPGA-IDP-,173589872,Verilog,FPGA-IDP-,250,0,2019-04-26 11:39:38+00:00,[],None
422,https://github.com/Azzazy/comp-arch.git,2019-03-18 12:51:54+00:00,,0,Azzazy/comp-arch,176284929,Verilog,comp-arch,6740,0,2019-04-09 08:09:44+00:00,[],None
423,https://github.com/akankshya107/MIPS_Processor.git,2019-03-21 19:24:51+00:00,"Implementing a MIPS processor using Verilog(distributed, undocumented code, for now)",0,akankshya107/MIPS_Processor,177010617,Verilog,MIPS_Processor,2397,0,2019-03-21 19:28:21+00:00,[],None
424,https://github.com/tisla002/Mips-Processor.git,2019-03-27 18:23:36+00:00,"A single cycle MIPS processor with forwarding, working with basic commands.",0,tisla002/Mips-Processor,178051904,Verilog,Mips-Processor,78,0,2019-03-27 18:52:08+00:00,"['verilog', 'xilinx']",None
425,https://github.com/isVicjiar/Vi.git,2019-03-29 07:25:26+00:00,My first RISC-V Core,0,isVicjiar/Vi,178354392,Verilog,Vi,252,0,2021-01-17 17:09:44+00:00,[],None
426,https://github.com/sanidhyanarayansingh/atmimplementationusingverilog.git,2019-03-29 19:22:55+00:00,Simple Verilog Implementation of a ATM machine as described in the given design sheet using Mealy Machine implementation.,0,sanidhyanarayansingh/atmimplementationusingverilog,178463992,Verilog,atmimplementationusingverilog,2417,0,2019-03-29 19:27:28+00:00,[],None
427,https://github.com/AnthonyFaubert/UW_EE371_FinalProjectStarter.git,2019-03-29 15:07:30+00:00,"Improvements upon the original Final Project Starter Project / Camera Project, including using my new SDRAM controller.",0,AnthonyFaubert/UW_EE371_FinalProjectStarter,178427366,Verilog,UW_EE371_FinalProjectStarter,265,0,2019-05-19 02:34:02+00:00,[],None
428,https://github.com/TheParodicts/MIPS_CPU_Diagram.git,2019-03-29 14:38:34+00:00,,0,TheParodicts/MIPS_CPU_Diagram,178422152,Verilog,MIPS_CPU_Diagram,21047,0,2019-05-25 02:15:12+00:00,[],None
429,https://github.com/carlsbug/verilog.git,2019-04-02 02:49:05+00:00,,0,carlsbug/verilog,178986293,Verilog,verilog,13994,0,2023-09-18 15:37:54+00:00,[],None
430,https://github.com/Macavitty/Circuitry.git,2019-03-22 13:09:06+00:00,Лабы по функциональной схемотехнике ,0,Macavitty/Circuitry,177142163,Verilog,Circuitry,39454,0,2020-03-01 12:34:07+00:00,[],None
431,https://github.com/shayramos/controladorMemoria.git,2019-03-08 00:22:41+00:00,,0,shayramos/controladorMemoria,174440770,Verilog,controladorMemoria,8501,0,2019-03-08 00:25:24+00:00,[],None
432,https://github.com/azurity/a-simple-cpu.git,2019-03-14 12:30:12+00:00,,0,azurity/a-simple-cpu,175617906,Verilog,a-simple-cpu,28,0,2019-04-15 06:04:03+00:00,[],None
433,https://github.com/DaDa0413/Air-Hockey-in-FPGA.git,2019-03-27 15:50:48+00:00,,0,DaDa0413/Air-Hockey-in-FPGA,178027256,Verilog,Air-Hockey-in-FPGA,4,0,2019-03-27 15:55:19+00:00,[],None
434,https://github.com/ucsd-cse-140l-ltsaur/Lab1.git,2019-03-24 06:52:25+00:00,Assignment #1,0,ucsd-cse-140l-ltsaur/Lab1,177380805,Verilog,Lab1,1,0,2019-03-24 06:54:34+00:00,[],None
435,https://github.com/jadenyjw/waveform-visualizer.git,2019-03-01 01:07:21+00:00,FPGA audio waveform visualizer.,0,jadenyjw/waveform-visualizer,173211983,Verilog,waveform-visualizer,57592,0,2019-04-05 13:10:22+00:00,[],None
436,https://github.com/aamirEE/FPGA_IDP.git,2019-03-03 15:32:23+00:00,,0,aamirEE/FPGA_IDP,173593282,Verilog,FPGA_IDP,18714,0,2019-04-30 10:23:09+00:00,[],None
437,https://github.com/lialber2/B58Project.git,2019-03-16 18:28:46+00:00,Catch the Fruit Game,0,lialber2/B58Project,176009445,Verilog,B58Project,112,0,2022-01-17 18:01:45+00:00,[],None
438,https://github.com/nils-wisiol/hwlab.git,2019-03-18 16:29:56+00:00,,0,nils-wisiol/hwlab,176326804,Verilog,hwlab,75,0,2019-03-22 07:15:33+00:00,[],None
439,https://github.com/sarahbrande/verilogStuff.git,2019-03-09 07:01:57+00:00,,0,sarahbrande/verilogStuff,174660275,Verilog,verilogStuff,83,0,2019-03-11 04:57:43+00:00,[],None
440,https://github.com/es717249/MIPS.git,2019-03-11 01:34:20+00:00,MIPS development,0,es717249/MIPS,174904705,Verilog,MIPS,4433,0,2019-04-19 09:47:01+00:00,[],None
441,https://github.com/eldougo/verilog_seven_seg_driver.git,2019-03-13 06:23:25+00:00,Basys 3 seven seg display driver,0,eldougo/verilog_seven_seg_driver,175359301,Verilog,verilog_seven_seg_driver,7,0,2019-03-13 06:24:22+00:00,[],None
442,https://github.com/WojciechJ/SystemyWbudowane.git,2019-03-12 23:21:39+00:00,ćwiczenia i zadania domowe,0,WojciechJ/SystemyWbudowane,175311057,Verilog,SystemyWbudowane,19,0,2023-09-14 20:00:54+00:00,[],None
443,https://github.com/Sathathinesh/CO221.git,2019-03-13 03:40:02+00:00,,0,Sathathinesh/CO221,175341057,Verilog,CO221,2,0,2019-03-13 03:41:10+00:00,[],None
444,https://github.com/Sathathinesh/CO224.git,2019-03-13 04:23:16+00:00,,0,Sathathinesh/CO224,175345769,Verilog,CO224,419,0,2019-03-13 04:27:47+00:00,[],None
445,https://github.com/shrinidhi99/Verilog-assignment.git,2019-03-21 02:25:09+00:00,Verilog assignments given in System programming course have been uploaded here.,0,shrinidhi99/Verilog-assignment,176853929,Verilog,Verilog-assignment,3954,0,2019-04-23 03:42:52+00:00,[],None
446,https://github.com/pcpcp/200.git,2019-03-19 05:46:16+00:00,200proj,0,pcpcp/200,176433439,Verilog,200,94,0,2019-03-19 06:36:20+00:00,[],None
447,https://github.com/kyawthiha75/FIFOinverilog.git,2019-03-19 01:35:29+00:00,This is my school project for class eee273,0,kyawthiha75/FIFOinverilog,176399384,Verilog,FIFOinverilog,45,0,2019-03-19 03:45:06+00:00,[],None
448,https://github.com/adithyahosapate/FPGA-Lab.git,2019-03-08 12:16:19+00:00,,0,adithyahosapate/FPGA-Lab,174532464,Verilog,FPGA-Lab,2649,0,2019-04-26 11:49:14+00:00,[],None
449,https://github.com/Dynamitelaw/notShazam.git,2019-03-21 23:35:19+00:00,,0,Dynamitelaw/notShazam,177039485,Verilog,notShazam,1319234,0,2019-05-15 03:57:20+00:00,[],None
450,https://github.com/LucasNT/SistemaEmbarcados.git,2019-03-29 18:39:08+00:00,,0,LucasNT/SistemaEmbarcados,178458832,Verilog,SistemaEmbarcados,852,0,2021-02-24 11:51:39+00:00,[],None
451,https://github.com/superdada2/Tuck423.git,2019-04-02 03:35:39+00:00,,0,superdada2/Tuck423,178992869,Verilog,Tuck423,253009,0,2019-04-02 03:41:37+00:00,[],None
452,https://github.com/sinjoysaha/4-bit-ripple-carry-adder.git,2019-03-04 12:45:40+00:00,First Verilog repo.,0,sinjoysaha/4-bit-ripple-carry-adder,173743351,Verilog,4-bit-ripple-carry-adder,12,0,2019-03-14 11:34:56+00:00,"['verilog', 'project', 'beginner', 'hdl', 'hardware-description-language', 'first-timers']",None
453,https://github.com/xiyoyoyohades/Computer-Organization-Course-Design.git,2019-03-04 07:04:08+00:00,MIPS CPU,0,xiyoyoyohades/Computer-Organization-Course-Design,173691730,Verilog,Computer-Organization-Course-Design,780,0,2019-03-21 08:54:40+00:00,[],https://api.github.com/licenses/gpl-3.0
454,https://github.com/zhehaoli1999/COD-Labs.git,2019-03-20 11:49:32+00:00,My computer organization lab codes! exciting creation work!,0,zhehaoli1999/COD-Labs,176722180,Verilog,COD-Labs,316,0,2020-02-08 07:55:31+00:00,[],None
455,https://github.com/anunay2/FPGA-based-Traffic-Monitoring-System-and-I-O-interface.git,2019-03-12 04:38:41+00:00,"It is depiction of a real time Traffic Monitoring System.It was done as part of my MiniProject.The source code was written in Verilog,simulated in ModelSim and mapped in state of art FPGA",0,anunay2/FPGA-based-Traffic-Monitoring-System-and-I-O-interface,175136457,Verilog,FPGA-based-Traffic-Monitoring-System-and-I-O-interface,1958,0,2019-04-04 07:16:46+00:00,[],None
456,https://github.com/xiaominng12/FPGAproject.git,2019-03-20 13:29:22+00:00,,0,xiaominng12/FPGAproject,176739991,Verilog,FPGAproject,171414,0,2019-03-20 15:41:45+00:00,[],None
457,https://github.com/georgerennie/alchitry_cu_helpers.git,2019-03-02 16:11:23+00:00,A collection of verilog code and pin constraints to aid development for the Alchitry Cu,1,georgerennie/alchitry_cu_helpers,173469592,Verilog,alchitry_cu_helpers,34,0,2022-02-27 18:05:52+00:00,[],https://api.github.com/licenses/bsd-3-clause
458,https://github.com/dillonhuff/xst_example.git,2019-03-04 02:35:44+00:00,Simple trenz example of xilinx synthesis tool,0,dillonhuff/xst_example,173660603,Verilog,xst_example,0,0,2019-03-04 02:38:32+00:00,[],None
459,https://github.com/cs-ece-552/assigns-ArrorMan.git,2019-02-28 03:06:26+00:00,assigns-ArrorMan created by GitHub Classroom,0,cs-ece-552/assigns-ArrorMan,173031375,Verilog,assigns-ArrorMan,211,0,2019-02-28 03:06:56+00:00,[],None
460,https://github.com/j4ckyl06/Comp-Arch---BitCoin-Project.git,2019-03-11 17:51:54+00:00,,0,j4ckyl06/Comp-Arch---BitCoin-Project,175054470,Verilog,Comp-Arch---BitCoin-Project,155,0,2019-05-01 21:11:29+00:00,[],None
461,https://github.com/pimts/blinky.git,2019-03-10 17:27:07+00:00,A simple LED blink design written in Verilog,0,pimts/blinky,174856792,Verilog,blinky,1,0,2019-03-10 17:34:01+00:00,[],None
462,https://github.com/omn0mn0m/TinyMIPS.git,2019-03-07 00:36:10+00:00,ECE 4150 Final Project,1,omn0mn0m/TinyMIPS,174242803,Verilog,TinyMIPS,471,0,2023-01-27 23:33:19+00:00,[],https://api.github.com/licenses/mit
463,https://github.com/danchesler/Full-Calculator.git,2019-03-09 23:45:23+00:00,Full calculator in verilog,0,danchesler/Full-Calculator,174758363,Verilog,Full-Calculator,9,0,2019-03-09 23:47:59+00:00,[],None
464,https://github.com/JunWeiWong/The-Enigma-Machine.git,2019-03-09 01:45:14+00:00,,0,JunWeiWong/The-Enigma-Machine,174635319,Verilog,The-Enigma-Machine,59,0,2019-05-29 06:02:38+00:00,[],None
465,https://github.com/maximdorogov/EAMTA-Digital-Design.git,2019-03-09 21:53:14+00:00,Proyectos realizados en el curso de Digital Design durante EAMTA 2019,0,maximdorogov/EAMTA-Digital-Design,174750276,Verilog,EAMTA-Digital-Design,33295,0,2019-03-13 14:26:04+00:00,[],None
466,https://github.com/izZao/5_level_pipline.git,2019-03-25 07:57:24+00:00,,0,izZao/5_level_pipline,177540184,Verilog,5_level_pipline,49,0,2019-04-17 04:16:48+00:00,[],None
467,https://github.com/BITSIAN4ever/mips.git,2019-03-24 15:19:01+00:00,MIPS verilog code,0,BITSIAN4ever/mips,177431990,Verilog,mips,11,0,2019-03-24 15:39:32+00:00,[],None
468,https://github.com/prianka-roy/Jumping_Dog.git,2019-03-27 01:20:41+00:00,A verilog game with  VGA graphics,0,prianka-roy/Jumping_Dog,177895000,Verilog,Jumping_Dog,6,0,2019-03-27 01:36:48+00:00,[],None
469,https://github.com/ucsd-cse-140l-ltsaur/Lab2_Demo.git,2019-03-27 01:44:44+00:00,,0,ucsd-cse-140l-ltsaur/Lab2_Demo,177897951,Verilog,Lab2_Demo,146,0,2019-03-30 00:35:37+00:00,[],None
470,https://github.com/NKAMLESHRAJ/True-Random-Bit-Generator-TRBG.git,2019-03-25 20:34:44+00:00,True Random Bit Generator,0,NKAMLESHRAJ/True-Random-Bit-Generator-TRBG,177660166,Verilog,True-Random-Bit-Generator-TRBG,11,0,2019-12-03 18:41:57+00:00,[],None
471,https://github.com/LuZZhang/BUAA-Computer-Composition.git,2019-03-26 06:22:31+00:00,,1,LuZZhang/BUAA-Computer-Composition,177727022,Verilog,BUAA-Computer-Composition,1305,0,2019-04-09 13:37:02+00:00,[],None
472,https://github.com/xzjqx/MiniMIPS32_CPUCORE.git,2019-03-05 13:35:34+00:00,,0,xzjqx/MiniMIPS32_CPUCORE,173952908,Verilog,MiniMIPS32_CPUCORE,33,0,2019-03-29 02:06:56+00:00,[],None
473,https://github.com/Jkillelea/helloice.git,2019-03-04 04:00:09+00:00,misc verilog things,0,Jkillelea/helloice,173670949,Verilog,helloice,5342,0,2021-08-02 01:46:35+00:00,[],https://api.github.com/licenses/mit
474,https://github.com/AriSweedler/verilog-tic-tac-toe.git,2019-03-07 04:49:31+00:00,For EE89,0,AriSweedler/verilog-tic-tac-toe,174273540,Verilog,verilog-tic-tac-toe,11,0,2019-05-06 16:40:14+00:00,[],None
475,https://github.com/chaitany10/RISCV-Datapath.git,2019-02-27 12:09:33+00:00,Contains my implementation of RISC V datapath in verilog,0,chaitany10/RISCV-Datapath,172908596,Verilog,RISCV-Datapath,2684,0,2019-03-18 06:22:44+00:00,[],https://api.github.com/licenses/mit
476,https://github.com/benjaminsantos/Coding-Style-Main-Example.git,2019-03-07 23:41:13+00:00,MCU.v from my MIPS ISA project,0,benjaminsantos/Coding-Style-Main-Example,174437244,Verilog,Coding-Style-Main-Example,9,0,2019-03-07 23:41:28+00:00,[],None
477,https://github.com/zhaowei-wang-nlp/Y86-64bit--CourseName-computer-system--Project.git,2019-04-01 09:19:56+00:00,an Y86-64bit CPU which is introduced in CSAPP. This is the final homework of Computer System at Harbin Institute of Technology,0,zhaowei-wang-nlp/Y86-64bit--CourseName-computer-system--Project,178828228,Verilog,Y86-64bit--CourseName-computer-system--Project,6041,0,2019-07-30 11:34:14+00:00,[],None
478,https://github.com/bfwelo/CPE480-Assignment-3.git,2019-04-01 16:05:04+00:00,,0,bfwelo/CPE480-Assignment-3,178899345,Verilog,CPE480-Assignment-3,196,0,2019-04-08 19:14:48+00:00,[],None
479,https://github.com/PHGSantos/Pong-Assembly.git,2019-03-18 23:36:52+00:00,,0,PHGSantos/Pong-Assembly,176386274,Verilog,Pong-Assembly,3334,0,2019-03-18 23:46:58+00:00,[],None
480,https://github.com/sunhao-seu/EE216_Verilog.git,2019-03-22 14:05:16+00:00,EE216_Verilog LABs,0,sunhao-seu/EE216_Verilog,177151018,Verilog,EE216_Verilog,2,0,2019-03-22 14:09:36+00:00,[],None
481,https://github.com/aheyeant/cpu_verilog.git,2019-03-14 17:55:52+00:00,,0,aheyeant/cpu_verilog,175673258,Verilog,cpu_verilog,4,0,2019-03-14 17:56:40+00:00,[],None
482,https://github.com/dentnz/pcecdrom_verilator.git,2019-03-19 11:36:16+00:00,"Scratchpad for some Verilog imitating the PC Engine emulator, Beetle. Simulated in Verilator",1,dentnz/pcecdrom_verilator,176498403,Verilog,pcecdrom_verilator,61,0,2019-04-08 04:33:35+00:00,[],None
483,https://github.com/Liozou/MemcachedOnP4.git,2019-03-19 14:32:12+00:00,,0,Liozou/MemcachedOnP4,176530531,Verilog,MemcachedOnP4,483074,0,2019-04-25 13:40:17+00:00,[],None
484,https://github.com/AbuelKasem/Verliog-FPGA-projects--Cyclone-V-Altera.git,2019-03-25 03:55:59+00:00,,0,AbuelKasem/Verliog-FPGA-projects--Cyclone-V-Altera,177511069,Verilog,Verliog-FPGA-projects--Cyclone-V-Altera,35689,0,2019-03-25 04:07:24+00:00,[],None
485,https://github.com/SparKKKKK/MCU.git,2019-03-31 06:14:20+00:00,my mcu proj,0,SparKKKKK/MCU,178650181,Verilog,MCU,6,0,2019-04-02 07:32:41+00:00,[],None
486,https://github.com/GGuedesAB/PowerNet.git,2019-03-28 15:41:06+00:00,"Practical project of Computer Organization I discipline, given by Professor Daniel Macedo, in which I had to make a full 56 bits processor.",0,GGuedesAB/PowerNet,178233864,Verilog,PowerNet,276,0,2019-03-28 15:43:10+00:00,[],None
487,https://github.com/rclourenco/vga_scope_verilog.git,2019-03-08 16:39:06+00:00,,0,rclourenco/vga_scope_verilog,174572801,Verilog,vga_scope_verilog,157,0,2019-03-08 16:49:45+00:00,[],None
488,https://github.com/Aashish683/CS-F342.git,2019-03-08 22:31:19+00:00,Solutions for the course CS-F342 Computer Architecture lab sheets and lab tests.,0,Aashish683/CS-F342,174619415,Verilog,CS-F342,147,0,2019-05-09 07:43:58+00:00,[],None
489,https://github.com/Lavr18/remote-car-IR-transmitter.git,2019-03-08 01:05:07+00:00,,0,Lavr18/remote-car-IR-transmitter,174445040,Verilog,remote-car-IR-transmitter,803,0,2019-03-08 01:23:45+00:00,[],None
490,https://github.com/eopXD/DSDL.git,2019-03-07 15:26:55+00:00,"CSIE2344: Digital Systems Design and Laboratory, 2019 Spring",0,eopXD/DSDL,174370544,Verilog,DSDL,37246,0,2019-06-26 07:16:17+00:00,[],None
491,https://github.com/green520tea/netv2-fpga-hdcp-engine.git,2019-03-01 04:00:56+00:00,,0,green520tea/netv2-fpga-hdcp-engine,173232294,Verilog,netv2-fpga-hdcp-engine,31,0,2019-03-01 04:01:19+00:00,[],https://api.github.com/licenses/gpl-3.0
492,https://github.com/AbhilashREDDDY/IDP_SEM-6.git,2019-03-04 12:59:58+00:00,,0,AbhilashREDDDY/IDP_SEM-6,173745438,Verilog,IDP_SEM-6,12019,0,2019-04-27 20:42:16+00:00,[],None
493,https://github.com/JCLemme/plasm.git,2019-03-04 03:00:25+00:00,A rapidly retargetable assembler,0,JCLemme/plasm,173663734,Verilog,plasm,606,0,2019-03-04 17:26:56+00:00,[],https://api.github.com/licenses/lgpl-3.0
494,https://github.com/cs-ece-552/assigns-lemar1998.git,2019-03-10 01:06:47+00:00,assigns-lemar1998 created by GitHub Classroom,0,cs-ece-552/assigns-lemar1998,174763440,Verilog,assigns-lemar1998,212,0,2019-03-10 01:07:01+00:00,[],None
495,https://github.com/Nitesh8998/COMP_ARCH_2019.git,2019-03-10 05:50:17+00:00,Computer Architecture 2019,0,Nitesh8998/COMP_ARCH_2019,174783592,Verilog,COMP_ARCH_2019,582,0,2019-03-10 06:05:25+00:00,[],https://api.github.com/licenses/gpl-3.0
496,https://github.com/simmonmt/icestick.git,2019-03-10 21:49:23+00:00,,0,simmonmt/icestick,174885292,Verilog,icestick,6940,0,2019-03-31 16:17:13+00:00,[],None
497,https://github.com/patwaririshab/FPGA-Audio-Visualiser.git,2019-03-28 07:11:23+00:00,"FPGA audio visualiser consisting of an FPGA rendition of flappy bird game, frequency detector and interactive Audio Visualisation",0,patwaririshab/FPGA-Audio-Visualiser,178146906,Verilog,FPGA-Audio-Visualiser,46881,0,2019-05-16 10:30:23+00:00,[],None
498,https://github.com/MHayden18/CSCE587.git,2019-03-28 14:02:05+00:00,Assignments for CSCE 57 - Microprocessors,0,MHayden18/CSCE587,178215407,Verilog,CSCE587,20482,0,2019-06-17 14:51:24+00:00,[],None
499,https://github.com/Sebiee/pvlsi.git,2019-03-21 15:28:51+00:00,Laboratoare pvlsi,0,Sebiee/pvlsi,176973640,Verilog,pvlsi,101,0,2019-04-04 14:49:38+00:00,[],None
500,https://github.com/MathAnido/CPMath.git,2019-03-12 22:59:19+00:00,,0,MathAnido/CPMath,175308918,Verilog,CPMath,89151,0,2019-09-13 23:09:25+00:00,[],None
501,https://github.com/giulcioffi/SystemVerilog-Testbench.git,2019-03-12 13:44:53+00:00,Gullfaxi describes a DUT that receives packets in input and shows them on one of the 3 output ports with a certain protocol.,0,giulcioffi/SystemVerilog-Testbench,175220082,Verilog,SystemVerilog-Testbench,6,0,2019-03-12 13:45:51+00:00,[],None
502,https://github.com/Darkdragonoid/Practicas-Estructura-Computadores.git,2019-03-15 15:15:36+00:00,Estructuras,0,Darkdragonoid/Practicas-Estructura-Computadores,175843719,Verilog,Practicas-Estructura-Computadores,655,0,2023-01-28 16:40:59+00:00,[],None
503,https://github.com/RahulMeena98/EEL316-Introduction-to-VLSI-Design.git,2019-03-29 17:01:16+00:00,,0,RahulMeena98/EEL316-Introduction-to-VLSI-Design,178445266,Verilog,EEL316-Introduction-to-VLSI-Design,722,0,2019-03-30 17:44:53+00:00,[],None
504,https://github.com/sebastian46/test.git,2019-03-30 06:54:52+00:00,test,0,sebastian46/test,178523438,Verilog,test,0,0,2019-03-30 06:55:51+00:00,[],None
505,https://github.com/kazkojima/cosmem.git,2019-03-31 04:15:23+00:00,COSMAC RAM/ROM with TinyFPGA,0,kazkojima/cosmem,178641383,Verilog,cosmem,497,0,2019-06-09 00:38:19+00:00,[],None
506,https://github.com/DAllasww/FPGA-project.git,2019-02-27 06:40:48+00:00,,0,DAllasww/FPGA-project,172858579,Verilog,FPGA-project,4719,0,2019-02-28 07:46:47+00:00,[],None
507,https://github.com/yasastharinda9511/small_processor.git,2019-03-24 16:56:25+00:00,,0,yasastharinda9511/small_processor,177443339,Verilog,small_processor,39,0,2020-11-16 10:30:00+00:00,[],None
508,https://github.com/Videept/Computer-Architecture-Project.git,2019-03-22 12:33:10+00:00,Mini Arithmetic Logic Unit on Basys Board,0,Videept/Computer-Architecture-Project,177136805,Verilog,Computer-Architecture-Project,3495,0,2019-03-22 12:59:23+00:00,[],https://api.github.com/licenses/mit
509,https://github.com/nehaj27/PRESENT---pipelined-implementation.git,2019-03-23 09:17:34+00:00,Parallel Architecture,0,nehaj27/PRESENT---pipelined-implementation,177268522,Verilog,PRESENT---pipelined-implementation,4,0,2019-03-23 09:32:54+00:00,[],None
510,https://github.com/Keb-L/ARM32_CPU.git,2019-03-23 02:13:29+00:00,Implementation of a canonical 5-stage CPU pipeline using the ARM32 ISA.,0,Keb-L/ARM32_CPU,177233467,Verilog,ARM32_CPU,328,0,2019-03-23 03:45:32+00:00,[],https://api.github.com/licenses/gpl-3.0
511,https://github.com/Kang-Hoon/first-repository.git,2019-03-23 16:16:19+00:00,,0,Kang-Hoon/first-repository,177311456,Verilog,first-repository,13,0,2022-04-03 02:14:37+00:00,[],None
512,https://github.com/Idorobots/upduino-blinky.git,2019-03-25 10:50:33+00:00,Two simple Upduino projects that blink an RGB LED in various ways.,1,Idorobots/upduino-blinky,177567590,Verilog,upduino-blinky,4,0,2019-04-01 07:33:35+00:00,"['upduino', 'upduino-board', 'fpga', 'verilog', 'blinky', 'led', 'ice40', 'ice40up5k']",None
513,https://github.com/Vrandus/labL.git,2019-03-13 23:47:48+00:00,verilog,0,Vrandus/labL,175516012,Verilog,labL,45,0,2019-03-13 23:49:06+00:00,[],None
514,https://github.com/KhaledAbdelgalil/PPI-intel-.git,2019-03-14 00:48:04+00:00,,0,KhaledAbdelgalil/PPI-intel-,175521675,Verilog,PPI-intel-,116,0,2019-03-14 00:51:11+00:00,[],None
515,https://github.com/rockboynton/DE10-CE2820-SoC.git,2019-03-28 17:49:16+00:00,CE 2820 SoC,0,rockboynton/DE10-CE2820-SoC,178255183,Verilog,DE10-CE2820-SoC,218775,0,2023-11-23 13:19:35+00:00,[],None
516,https://github.com/yaram/basic-riscv-verilog.git,2019-03-31 11:51:55+00:00,,0,yaram/basic-riscv-verilog,178681275,Verilog,basic-riscv-verilog,141,0,2022-06-23 02:36:27+00:00,"['riscv', 'riscv32', 'verilog']",https://api.github.com/licenses/mit
517,https://github.com/mikeulicny/verilog_labs.git,2019-02-27 22:46:53+00:00,,0,mikeulicny/verilog_labs,173002320,Verilog,verilog_labs,30,0,2020-07-30 00:20:18+00:00,[],None
518,https://github.com/labtekdigmikro/blink-verilog.git,2019-03-01 13:47:50+00:00,Blink example code in verilog at 1/2 seconds.,0,labtekdigmikro/blink-verilog,173309306,Verilog,blink-verilog,0,0,2019-03-01 14:03:48+00:00,[],None
519,https://github.com/tyler-burkett/CPE480-Assignment-2.git,2019-03-01 19:26:04+00:00,,2,tyler-burkett/CPE480-Assignment-2,173356675,Verilog,CPE480-Assignment-2,1818,0,2019-03-20 17:18:32+00:00,[],None
520,https://github.com/TripRichert/verilog_utils.git,2019-03-03 14:22:48+00:00,This repository contains some Verilog modules for development and verification,0,TripRichert/verilog_utils,173584883,Verilog,verilog_utils,1110,0,2020-01-28 19:07:45+00:00,[],None
521,https://github.com/chintadinesh/tic_tac_toe_extension.git,2019-03-13 14:57:29+00:00,implementing the game in ico board,0,chintadinesh/tic_tac_toe_extension,175442705,Verilog,tic_tac_toe_extension,4063,0,2020-11-19 14:05:02+00:00,[],None
522,https://github.com/eldougo/verilog_xadc_temp.git,2019-03-13 06:26:15+00:00,Basys3,0,eldougo/verilog_xadc_temp,175359728,Verilog,verilog_xadc_temp,246,0,2019-03-13 06:27:11+00:00,[],None
523,https://github.com/yoonsikp/csc258-verilog-sokoban.git,2019-03-13 00:23:53+00:00,Sokoban / Crate Pushing Problem on FPGA,0,yoonsikp/csc258-verilog-sokoban,175316557,Verilog,csc258-verilog-sokoban,60031,0,2019-05-11 03:50:04+00:00,[],https://api.github.com/licenses/mit
524,https://github.com/prakhar-shukla-in/MIPS-single-cycle-32bit.git,2019-03-08 13:31:49+00:00,Required project to complete advance computer architecture course in BITS Pilani KK Birla Goa Campus,0,prakhar-shukla-in/MIPS-single-cycle-32bit,174543000,Verilog,MIPS-single-cycle-32bit,8,0,2019-03-08 13:40:03+00:00,[],None
525,https://github.com/Rakesh-Rakuten/Fpga-lab.git,2019-03-08 10:39:03+00:00,,0,Rakesh-Rakuten/Fpga-lab,174518752,Verilog,Fpga-lab,406,0,2019-04-26 12:01:57+00:00,[],None
526,https://github.com/ColtPtrHun/LCD_Verilog_Spartan3E.git,2019-03-08 21:29:28+00:00,I couldn't find an example code except this one on yt. I typed it in from the screen so you can copy-paste it if you want.,0,ColtPtrHun/LCD_Verilog_Spartan3E,174612460,Verilog,LCD_Verilog_Spartan3E,4,0,2019-03-08 23:15:07+00:00,[],None
527,https://github.com/OmarMGhanem/ChipSBqM.git,2019-03-02 13:40:43+00:00,2019 Chipions mini project - SBqM queue management system,2,OmarMGhanem/ChipSBqM,173452599,Verilog,ChipSBqM,212,0,2020-04-15 13:59:43+00:00,[],None
528,https://github.com/luke-jiang/CSE_371.git,2019-03-03 04:13:01+00:00,UW CSE371 (Digital Circuits and Systems Design) Winter 19 Lab Projects,1,luke-jiang/CSE_371,173529543,Verilog,CSE_371,1461,0,2020-02-13 17:49:03+00:00,[],None
529,https://github.com/qntt/processor.git,2019-03-11 04:09:57+00:00,,0,qntt/processor,174923951,Verilog,processor,61,0,2019-04-05 02:09:25+00:00,[],None
530,https://github.com/cs-ece-552/assigns-jmenden2.git,2019-03-10 21:55:17+00:00,assigns-jmenden2 created by GitHub Classroom,0,cs-ece-552/assigns-jmenden2,174885863,Verilog,assigns-jmenden2,212,0,2019-03-10 21:55:38+00:00,[],None
531,https://github.com/Sokojoe/b58-flappy-bird.git,2019-03-12 00:18:13+00:00,,0,Sokojoe/b58-flappy-bird,175104008,Verilog,b58-flappy-bird,96,0,2019-04-03 16:16:12+00:00,[],None
532,https://github.com/Akathian/CSCB58_FinalProject.git,2019-03-14 00:31:30+00:00,,0,Akathian/CSCB58_FinalProject,175520061,Verilog,CSCB58_FinalProject,16002,0,2019-04-04 22:57:44+00:00,[],None
533,https://github.com/colwind/AdventureGame.git,2019-03-14 10:09:35+00:00,Digital circuit adventure game design,0,colwind/AdventureGame,175596504,Verilog,AdventureGame,6698,0,2020-03-02 15:42:03+00:00,[],None
534,https://github.com/kwilson33/CS552_Comp_Arch_Processor_Project.git,2019-03-01 20:06:36+00:00,,1,kwilson33/CS552_Comp_Arch_Processor_Project,173361391,Verilog,CS552_Comp_Arch_Processor_Project,36943,0,2019-12-17 16:29:26+00:00,[],None
535,https://github.com/LargeSpark/DE1-SoC_ServoController.git,2019-03-05 15:57:46+00:00,,1,LargeSpark/DE1-SoC_ServoController,173976907,Verilog,DE1-SoC_ServoController,15890,0,2023-01-28 18:21:40+00:00,[],None
536,https://github.com/ahmedibrahimabody/machine-state.git,2019-03-04 19:12:16+00:00,,1,ahmedibrahimabody/machine-state,173805339,Verilog,machine-state,0,0,2019-03-04 19:16:56+00:00,[],None
537,https://github.com/wesnicol/verilog-cpu.git,2019-03-05 02:22:36+00:00,This is a CPU created using behavioral verilog code. Individual moduals were developed between Jan-May 2019. This is a project for university (Verilog as a Hardware Discription Language).,0,wesnicol/verilog-cpu,173857015,Verilog,verilog-cpu,810,0,2019-05-03 17:27:56+00:00,[],None
538,https://github.com/Preston404/SoC.git,2019-03-05 22:48:42+00:00,Drone Project,0,Preston404/SoC,174032358,Verilog,SoC,110707,0,2019-05-26 21:28:23+00:00,[],None
539,https://github.com/cs-ece-552/assigns-thunsucker34.git,2019-03-10 18:46:18+00:00,assigns-thunsucker34 created by GitHub Classroom,0,cs-ece-552/assigns-thunsucker34,174865905,Verilog,assigns-thunsucker34,212,0,2019-03-10 18:46:32+00:00,[],None
540,https://github.com/Ariescjh/spi.git,2019-03-06 08:11:37+00:00,interfece,0,Ariescjh/spi,174101130,Verilog,spi,3306,0,2019-03-06 08:14:47+00:00,[],None
541,https://github.com/mystehund/fpga_cryptography.git,2019-02-26 23:10:12+00:00,Junior Design: FPGA Cryptographic Implementation ,0,mystehund/fpga_cryptography,172805187,Verilog,fpga_cryptography,105,0,2019-05-01 22:32:07+00:00,[],None
542,https://github.com/peterfalcao/NoCPhoenixVerilog.git,2019-02-27 21:12:03+00:00,,0,peterfalcao/NoCPhoenixVerilog,172991029,Verilog,NoCPhoenixVerilog,2023,0,2020-03-14 00:43:34+00:00,[],None
543,https://github.com/cornway/Fpga-lib.git,2019-03-10 19:21:32+00:00,Couple of utilities written in system verilog,0,cornway/Fpga-lib,174869856,Verilog,Fpga-lib,403,0,2020-04-20 18:57:31+00:00,[],None
544,https://github.com/royforlinux/jamma-board-fpga.git,2019-03-07 03:17:18+00:00,Old project of JAMMA board,0,royforlinux/jamma-board-fpga,174263347,Verilog,jamma-board-fpga,1795,0,2019-03-07 03:17:21+00:00,[],https://api.github.com/licenses/bsd-3-clause
545,https://github.com/rwang97/gold-miner.git,2019-03-06 04:43:54+00:00,A classic game implemented in Verilog,1,rwang97/gold-miner,174072916,Verilog,gold-miner,29163,0,2020-01-23 19:29:39+00:00,"['verilog', 'game', 'fpga']",None
546,https://github.com/KavanLiang/Verilog-Pacman.git,2019-03-17 19:40:44+00:00,David.,0,KavanLiang/Verilog-Pacman,176151176,Verilog,Verilog-Pacman,39113,0,2021-09-16 16:17:49+00:00,[],https://api.github.com/licenses/mit
547,https://github.com/mathild7/i2s_core.git,2019-03-28 09:14:42+00:00,,0,mathild7/i2s_core,178167779,Verilog,i2s_core,14584,0,2019-05-03 16:32:43+00:00,[],None
548,https://github.com/riya24899/8-Bit-ALU.git,2019-03-27 19:23:55+00:00,A program coded in Verilog to simple ALU functions on 8 bit numbers.,0,riya24899/8-Bit-ALU,178060679,Verilog,8-Bit-ALU,2,0,2019-03-27 19:30:53+00:00,[],None
549,https://github.com/cs-ece-552/assigns-mrobbins5.git,2019-03-27 19:48:03+00:00,assigns-mrobbins5 created by GitHub Classroom,0,cs-ece-552/assigns-mrobbins5,178064139,Verilog,assigns-mrobbins5,214,0,2019-03-27 19:48:19+00:00,[],None
550,https://github.com/C9Adrian/CPE-404.git,2019-03-27 16:50:10+00:00,,0,C9Adrian/CPE-404,178037157,Verilog,CPE-404,1991,0,2019-03-27 17:08:44+00:00,[],None
551,https://github.com/piotrekk94/sbc030-vga-ctrl-chisel-prj.git,2019-04-02 21:30:59+00:00,,0,piotrekk94/sbc030-vga-ctrl-chisel-prj,179161813,Verilog,sbc030-vga-ctrl-chisel-prj,3,0,2019-04-02 21:31:22+00:00,[],None
552,https://github.com/AltairQ/Cobra1.sv.git,2019-04-02 19:22:02+00:00,Cobra 1 model in SystemVerilog,0,AltairQ/Cobra1.sv,179143985,Verilog,Cobra1.sv,13355,0,2020-02-06 00:58:18+00:00,[],None
553,https://github.com/tracyliu1220/2018-DD.git,2019-04-02 14:59:57+00:00,NCTU 2018 Spring Digital Design,0,tracyliu1220/2018-DD,179101810,Verilog,2018-DD,7,0,2019-09-26 14:13:50+00:00,[],None
554,https://github.com/kervel/icestorm_docker.git,2019-03-30 07:20:43+00:00,,0,kervel/icestorm_docker,178526007,Verilog,icestorm_docker,16,0,2019-05-03 20:01:36+00:00,[],None
555,https://github.com/vballoli/mips-processor.git,2019-03-28 13:42:21+00:00,Un-pipelined partial MIPS processor implementation in Verilog,0,vballoli/mips-processor,178211726,Verilog,mips-processor,7,0,2023-03-12 01:39:27+00:00,"['verilog', 'icarus-verilog', 'mips']",None
556,https://github.com/imgcre/my-verilog-iic-homework.git,2019-03-29 17:32:47+00:00,,0,imgcre/my-verilog-iic-homework,178449673,Verilog,my-verilog-iic-homework,6393,0,2019-03-29 17:51:57+00:00,[],None
557,https://github.com/m4j0rt0m/debouncing_reset.git,2019-03-21 16:00:03+00:00,Debouncing Reset,0,m4j0rt0m/debouncing_reset,176979397,Verilog,debouncing_reset,17,0,2020-06-09 18:08:27+00:00,[],https://api.github.com/licenses/gpl-3.0
558,https://github.com/eneridangelis/DigitalSystems.git,2019-03-21 23:22:49+00:00,A numpad with calculator in verilog.,0,eneridangelis/DigitalSystems,177038316,Verilog,DigitalSystems,16,0,2019-03-21 23:27:52+00:00,[],https://api.github.com/licenses/agpl-3.0
559,https://github.com/williamlammy/Crossbar.git,2019-03-20 20:32:22+00:00,Crossbar realization (perform connection between  2 masters and 2 slaves),0,williamlammy/Crossbar,176812415,Verilog,Crossbar,209,0,2019-10-06 13:18:12+00:00,[],None
560,https://github.com/whisp1830/mips_cpu.git,2019-02-27 05:04:36+00:00,,0,whisp1830/mips_cpu,172846724,Verilog,mips_cpu,5094,0,2019-02-27 05:19:28+00:00,[],None
561,https://github.com/Hextortion/beta-cpu.git,2019-03-02 16:34:35+00:00,,0,Hextortion/beta-cpu,173472065,Verilog,beta-cpu,78,0,2019-03-02 16:36:37+00:00,[],None
562,https://github.com/Z-Y00/mips-fpga.git,2019-03-04 08:09:26+00:00,,0,Z-Y00/mips-fpga,173701265,Verilog,mips-fpga,817,0,2023-01-28 18:25:42+00:00,[],None
563,https://github.com/benjaminsantos/MIPS-ISA.git,2019-03-07 23:28:27+00:00,Enhanced MIPS Instruction Set Architecture using Verilog,0,benjaminsantos/MIPS-ISA,174436150,Verilog,MIPS-ISA,4198,0,2019-03-07 23:38:04+00:00,[],None
564,https://github.com/WangsanmuIsWangsen/-.git,2019-03-06 11:51:38+00:00,,0,WangsanmuIsWangsen/-,174135605,Verilog,-,10,0,2019-04-09 13:57:22+00:00,[],None
565,https://github.com/8hantanu/MIPS.git,2019-03-01 13:21:53+00:00,Implementation of some MIPS based processors,0,8hantanu/MIPS,173305549,Verilog,MIPS,5,0,2021-06-14 15:13:46+00:00,[],None
566,https://github.com/weikleda/cs456lab5.git,2019-02-27 20:24:54+00:00,mini-alu lab,2,weikleda/cs456lab5,172984868,Verilog,cs456lab5,17,0,2019-02-28 23:50:10+00:00,[],None
567,https://github.com/Amira-Fareed/Pipeline_Mips_Proccessor.git,2019-03-19 23:06:57+00:00,,0,Amira-Fareed/Pipeline_Mips_Proccessor,176612302,Verilog,Pipeline_Mips_Proccessor,1122,0,2019-03-19 23:15:20+00:00,[],None
568,https://github.com/RuisongZhou/vendor_machine.git,2019-03-20 01:31:12+00:00,HUST电信学院数电实验--自动售卖机,0,RuisongZhou/vendor_machine,176628218,Verilog,vendor_machine,2075,0,2020-04-08 08:26:44+00:00,[],https://api.github.com/licenses/mit
569,https://github.com/BartoszKordylewski/SemVI.git,2019-03-18 09:28:03+00:00,Semestr VI ,0,BartoszKordylewski/SemVI,176247068,Verilog,SemVI,7282,0,2019-03-18 09:44:19+00:00,[],None
570,https://github.com/Amccount/ann.git,2019-03-24 10:47:49+00:00,,0,Amccount/ann,177401346,Verilog,ann,541,0,2019-07-14 10:35:33+00:00,[],None
571,https://github.com/osamaadam/pipeTemp.git,2019-03-14 13:14:47+00:00,pipeTemp is an application that monitors the temperature reported by an adc sensor.,0,osamaadam/pipeTemp,175625280,Verilog,pipeTemp,784,0,2023-01-28 10:20:55+00:00,['verilog-hdl'],None
572,https://github.com/cs-ece-552/assigns-flaccidnarwhal.git,2019-04-01 18:51:15+00:00,assigns-flaccidnarwhal created by GitHub Classroom,0,cs-ece-552/assigns-flaccidnarwhal,178926709,Verilog,assigns-flaccidnarwhal,215,0,2019-04-01 18:51:38+00:00,[],None
573,https://github.com/fernanda-palacios/music-visualizer.git,2019-03-28 21:00:24+00:00,,0,fernanda-palacios/music-visualizer,178281581,Verilog,music-visualizer,36644,0,2021-08-20 17:41:19+00:00,[],None
574,https://github.com/cs-ece-552/assigns-roiceliu.git,2019-03-30 21:56:43+00:00,assigns-roiceliu created by GitHub Classroom,0,cs-ece-552/assigns-roiceliu,178615466,Verilog,assigns-roiceliu,215,0,2019-03-30 21:57:00+00:00,[],None
575,https://github.com/casanovaalejandra/ALU.git,2019-03-31 09:13:12+00:00,"Project for Computer Arquitecture, ALU in verilog for MIPS arquitecture",1,casanovaalejandra/ALU,178666007,Verilog,ALU,48,0,2019-07-03 22:10:23+00:00,[],None
576,https://github.com/tyler-burkett/CPE480-Assignment-3.git,2019-03-25 13:49:59+00:00,,0,tyler-burkett/CPE480-Assignment-3,177595751,Verilog,CPE480-Assignment-3,1559,0,2019-04-08 18:02:38+00:00,[],None
577,https://github.com/CTrigger/FPGA-Echo-Reverberation.git,2019-03-26 03:21:52+00:00,,0,CTrigger/FPGA-Echo-Reverberation,177707340,Verilog,FPGA-Echo-Reverberation,33656,0,2019-03-26 04:11:23+00:00,[],None
578,https://github.com/monsoon235/Nexys4-DDR-MIPS.git,2019-02-26 17:19:01+00:00,,0,monsoon235/Nexys4-DDR-MIPS,172756273,Verilog,Nexys4-DDR-MIPS,11,0,2019-11-07 19:31:08+00:00,[],None
579,https://github.com/patrickstowell/TinyFPGA.git,2019-03-10 02:13:21+00:00,FPGA Pulse Reader,0,patrickstowell/TinyFPGA,174767887,Verilog,TinyFPGA,42,0,2019-03-11 03:07:51+00:00,[],None
580,https://github.com/cs-ece-552/assigns-EthanGYoung.git,2019-03-09 16:43:13+00:00,assigns-EthanGYoung created by GitHub Classroom,0,cs-ece-552/assigns-EthanGYoung,174719761,Verilog,assigns-EthanGYoung,212,0,2019-03-09 16:43:27+00:00,[],None
581,https://github.com/Zeta0Omega/Embedded-system---P06---Optimize-the-Floating-Point-Unit-shipped-with-the-Mor1kx.git,2019-03-04 11:14:11+00:00,Embedded system,0,Zeta0Omega/Embedded-system---P06---Optimize-the-Floating-Point-Unit-shipped-with-the-Mor1kx,173730249,Verilog,Embedded-system---P06---Optimize-the-Floating-Point-Unit-shipped-with-the-Mor1kx,5458,0,2019-03-13 15:39:20+00:00,[],None
582,https://github.com/pavan-pulapa/FPGA_XOR_SHIFT.git,2019-03-03 18:06:42+00:00,,0,pavan-pulapa/FPGA_XOR_SHIFT,173611168,Verilog,FPGA_XOR_SHIFT,186,0,2019-04-26 16:51:45+00:00,[],None
583,https://github.com/z13815108z/Lab8Version1.git,2019-03-07 02:57:53+00:00,,0,z13815108z/Lab8Version1,174260628,Verilog,Lab8Version1,47,0,2019-03-07 03:02:03+00:00,[],None
584,https://github.com/MolVlad/FPGA-Verilog-MIPT-Course.git,2019-03-07 07:15:02+00:00,,0,MolVlad/FPGA-Verilog-MIPT-Course,174291797,Verilog,FPGA-Verilog-MIPT-Course,15170,0,2021-05-10 11:23:19+00:00,[],None
585,https://github.com/hodaaab/MIPS-CA-Lab.git,2019-03-12 05:52:56+00:00,MIPS Processor for Computer Architecture Lab on DE2 board,0,hodaaab/MIPS-CA-Lab,175144428,Verilog,MIPS-CA-Lab,45,0,2019-06-28 11:20:31+00:00,[],None
586,https://github.com/vadoska/eleven.git,2019-02-27 08:43:37+00:00,,0,vadoska/eleven,172877416,Verilog,eleven,100,0,2019-03-04 18:02:27+00:00,[],None
587,https://github.com/yyysjz1997/A-simple-CPU.git,2019-02-27 09:07:13+00:00,本科 简单的CPU Quartus,0,yyysjz1997/A-simple-CPU,172881294,Verilog,A-simple-CPU,1034,0,2021-10-09 06:55:18+00:00,"['cpu', 'quartus', 'computer', 'computer-engineering']",None
588,https://github.com/TheRobotCarlson/EE480-HW3.git,2019-02-27 19:24:28+00:00,,0,TheRobotCarlson/EE480-HW3,172975899,Verilog,EE480-HW3,547,0,2019-04-04 00:13:30+00:00,[],None
589,https://github.com/cs-ece-552/assigns-jtsai8.git,2019-03-10 23:09:13+00:00,assigns-jtsai8 created by GitHub Classroom,0,cs-ece-552/assigns-jtsai8,174892208,Verilog,assigns-jtsai8,212,0,2019-03-10 23:09:24+00:00,[],None
590,https://github.com/hoangminh2408/ECE-3829-lab3.git,2019-03-16 21:04:45+00:00,Lab 3 for ECE 3829,0,hoangminh2408/ECE-3829-lab3,176024664,Verilog,ECE-3829-lab3,8,0,2019-03-16 21:05:48+00:00,[],None
591,https://github.com/2018github123/BusVerification.git,2019-03-19 07:18:44+00:00,总线协议的测试验证,0,2018github123/BusVerification,176449044,Verilog,BusVerification,1610,0,2019-04-28 14:31:20+00:00,[],https://api.github.com/licenses/gpl-3.0
592,https://github.com/BSVS27/verilog.git,2019-03-19 01:59:03+00:00,,0,BSVS27/verilog,176402806,Verilog,verilog,19,0,2019-08-17 15:58:49+00:00,[],None
593,https://github.com/ms0387120/Computer_Architecture.git,2019-03-08 14:00:31+00:00,,0,ms0387120/Computer_Architecture,174547221,Verilog,Computer_Architecture,828,0,2019-03-08 14:12:23+00:00,[],None
594,https://github.com/cs-ece-552/assigns-nmGit.git,2019-03-07 21:16:27+00:00,assigns-nmGit created by GitHub Classroom,0,cs-ece-552/assigns-nmGit,174421484,Verilog,assigns-nmGit,212,0,2019-03-07 21:16:47+00:00,[],None
595,https://github.com/davidqiu1993/Embedded-System-Architecture-and-Design-Course.git,2019-03-09 03:19:52+00:00,,0,davidqiu1993/Embedded-System-Architecture-and-Design-Course,174642777,Verilog,Embedded-System-Architecture-and-Design-Course,8723,0,2019-03-09 03:21:02+00:00,[],https://api.github.com/licenses/apache-2.0
596,https://github.com/andrewparlane/EAMTA2019.git,2019-03-14 13:08:17+00:00,,0,andrewparlane/EAMTA2019,175624191,Verilog,EAMTA2019,40251,0,2019-03-14 21:30:25+00:00,[],None
597,https://github.com/Azzazy/comp-arch-project1.git,2019-03-25 13:39:58+00:00,,0,Azzazy/comp-arch-project1,177594048,Verilog,comp-arch-project1,193149,0,2019-04-20 22:52:13+00:00,[],None
598,https://github.com/mm0503885/Digital-Circuit-Experiment.git,2019-03-21 09:26:08+00:00,,0,mm0503885/Digital-Circuit-Experiment,176912086,Verilog,Digital-Circuit-Experiment,4099,0,2019-03-21 09:27:25+00:00,[],None
599,https://github.com/tyler569/simple16.git,2019-03-30 19:53:02+00:00,A simple CPU in Verilog,0,tyler569/simple16,178604825,Verilog,simple16,10,0,2021-05-09 03:18:09+00:00,[],None
600,https://github.com/AlexRiosJ/MIPS-Architecture.git,2019-03-29 21:41:41+00:00,MIPS designed with Verilog HDL,0,AlexRiosJ/MIPS-Architecture,178478934,Verilog,MIPS-Architecture,191,0,2020-03-20 22:16:25+00:00,[],None
601,https://github.com/yeyuezhishui/Lab_Digital_circuits.git,2019-03-24 17:03:14+00:00,Some sources of logism and verilog,0,yeyuezhishui/Lab_Digital_circuits,177444017,Verilog,Lab_Digital_circuits,23,0,2019-03-24 17:04:03+00:00,[],None
602,https://github.com/ucsd-cse-140l-ltsaur/Lab3_Demo.git,2019-03-24 07:57:48+00:00,,0,ucsd-cse-140l-ltsaur/Lab3_Demo,177385979,Verilog,Lab3_Demo,101,0,2019-03-28 18:25:40+00:00,[],None
603,https://github.com/muazkurt/Embedded-Systems.git,2019-03-26 21:54:27+00:00,Lecture Homeworks,0,muazkurt/Embedded-Systems,177874357,Verilog,Embedded-Systems,9651,0,2019-11-26 22:33:10+00:00,[],None
604,https://github.com/ebrahimAlhaddad/FPGA-Shooter-Game-.git,2019-03-22 04:12:08+00:00,,0,ebrahimAlhaddad/FPGA-Shooter-Game-,177069836,Verilog,FPGA-Shooter-Game-,8,0,2019-03-22 04:17:49+00:00,[],None
605,https://github.com/dpiegdon/verilog-fancy-fader.git,2019-03-23 00:25:34+00:00,ws2812 fancy fader rewritten in in verilog for ice40hx1k,0,dpiegdon/verilog-fancy-fader,177225492,Verilog,verilog-fancy-fader,22,0,2020-12-17 20:40:47+00:00,[],None
606,https://github.com/jikjoo/DigitalSystem.git,2019-02-28 15:29:15+00:00,,0,jikjoo/DigitalSystem,173137201,Verilog,DigitalSystem,214,0,2019-02-28 15:49:49+00:00,[],None
607,https://github.com/heyitsjai/Divekick-SV.git,2019-03-05 02:39:36+00:00,Version of the game Divekick implemented for the FPGA,0,heyitsjai/Divekick-SV,173859377,Verilog,Divekick-SV,32504,0,2019-03-05 02:41:51+00:00,[],None
608,https://github.com/amirhbv/UT-CA-S98-CA1.git,2019-03-31 19:30:26+00:00,UT Computer Architecture Spring 98 CA1,0,amirhbv/UT-CA-S98-CA1,178732930,Verilog,UT-CA-S98-CA1,260,0,2021-08-30 16:15:09+00:00,[],None
609,https://github.com/kThisIsCvpv/pianotiles.git,2019-04-02 01:11:59+00:00,Winter 2019 CSCB58 Project - A remake of the popular mobile game Piano Tiles programming on the DE2 board,0,kThisIsCvpv/pianotiles,178973011,Verilog,pianotiles,13953,0,2019-04-02 01:42:56+00:00,[],None
610,https://github.com/SjaVVaa/MicroCPU.git,2019-04-01 07:44:37+00:00,my microcontroller for FPAGA EP4CE6F17C8,0,SjaVVaa/MicroCPU,178811551,Verilog,MicroCPU,203,0,2019-04-01 10:58:08+00:00,[],None
611,https://github.com/Silvanosky/VHDL-TP2.git,2019-03-27 07:49:40+00:00,VHDL-TP2 VGA,0,Silvanosky/VHDL-TP2,177944445,Verilog,VHDL-TP2,9054,0,2019-03-28 09:17:00+00:00,[],None
612,https://github.com/MHKarami97/FPGA.git,2019-03-01 13:52:51+00:00,My FPGA exercise with verilog,0,MHKarami97/FPGA,173310090,Verilog,FPGA,1,0,2019-03-01 13:53:53+00:00,[],None
613,https://github.com/snxiong/Multicycle.git,2019-03-02 01:32:46+00:00,,0,snxiong/Multicycle,173389737,Verilog,Multicycle,425,0,2019-03-11 19:04:49+00:00,[],None
614,https://github.com/Paszkal/LogTerv_PS2keyboard.git,2019-02-28 15:25:58+00:00,PS/2 keyboard interface for FPGAs implemented in Verilog.,1,Paszkal/LogTerv_PS2keyboard,173136652,Verilog,LogTerv_PS2keyboard,60,0,2020-02-29 22:07:23+00:00,"['hf', 'msc', 'verilog', 'ps2', 'ps2-keyboard', 'ps2-keyboard-interface']",None
615,https://github.com/ishita-parekh/DSPUsingVedicMaths.git,2019-03-06 00:05:28+00:00,,0,ishita-parekh/DSPUsingVedicMaths,174039690,Verilog,DSPUsingVedicMaths,1607,0,2019-06-12 21:31:39+00:00,[],None
616,https://github.com/cfvedova/VeriLogiCoin.git,2019-03-14 20:02:35+00:00,Simple Cryptocurrency with Blockchain using only Verilog,0,cfvedova/VeriLogiCoin,175691107,Verilog,VeriLogiCoin,3509,0,2020-11-13 17:03:08+00:00,[],None
617,https://github.com/Nugnikoll/LiteCPU.git,2019-03-18 06:56:38+00:00,,0,Nugnikoll/LiteCPU,176222378,Verilog,LiteCPU,56,0,2019-04-13 08:00:27+00:00,[],None
618,https://github.com/SARI-SJTU-SKA/FPGA-Gridding.git,2019-03-19 09:14:54+00:00,This is a repository including  verilog code of gridding.,0,SARI-SJTU-SKA/FPGA-Gridding,176471847,Verilog,FPGA-Gridding,32,0,2019-03-19 10:27:51+00:00,[],None
619,https://github.com/AlexTong0916/cscb58proj.git,2019-03-10 02:15:49+00:00,"A simplified version of the card game Blackjack, AKA 21.",1,AlexTong0916/cscb58proj,174768073,Verilog,cscb58proj,52,0,2019-04-05 00:37:25+00:00,[],None
620,https://github.com/thomaskelly97/3C7---DSD-.git,2019-03-09 15:23:06+00:00,Digital Systems Design using Verilog,0,thomaskelly97/3C7---DSD-,174710635,Verilog,3C7---DSD-,257,0,2021-11-10 20:30:38+00:00,[],None
621,https://github.com/lvannoli/Verilog-VGA-controller.git,2019-03-09 16:18:33+00:00,Verilog VGA Controller,0,lvannoli/Verilog-VGA-controller,174717034,Verilog,Verilog-VGA-controller,734,0,2021-03-08 09:43:18+00:00,[],None
622,https://github.com/featherfeet/pong.git,2019-03-10 05:30:39+00:00,"Pong for an FPGA with a VGA display, PS/2 keyboard, and 7-segment score display.",0,featherfeet/pong,174782043,Verilog,pong,1071,0,2023-09-07 08:07:19+00:00,[],None
623,https://github.com/anandbatra/32-bit-MIPS-Multicycle-Microprogrammed-Control-Unit.git,2019-03-24 11:17:44+00:00,,0,anandbatra/32-bit-MIPS-Multicycle-Microprogrammed-Control-Unit,177404267,Verilog,32-bit-MIPS-Multicycle-Microprogrammed-Control-Unit,1595,0,2019-03-24 11:24:17+00:00,[],None
624,https://github.com/chunter18/ELEN603.git,2019-03-23 19:37:07+00:00,Final project for advanced verilog. (SCU EE masters 2019),0,chunter18/ELEN603,177332305,Verilog,ELEN603,176,0,2019-03-23 19:45:09+00:00,[],None
625,https://github.com/yiming-ecnu/5-level-pipline.git,2019-03-24 18:08:02+00:00,,0,yiming-ecnu/5-level-pipline,177450941,Verilog,5-level-pipline,9,0,2019-03-25 06:36:05+00:00,[],None
626,https://github.com/AlexanderDranitsa/Dpath_impls.git,2019-03-24 18:15:01+00:00,,0,AlexanderDranitsa/Dpath_impls,177451698,Verilog,Dpath_impls,8078,0,2019-03-24 18:16:44+00:00,[],None
627,https://github.com/JarvisXX/yosys.git,2019-03-23 11:19:17+00:00,,0,JarvisXX/yosys,177279687,Verilog,yosys,2512,0,2019-05-24 07:20:42+00:00,[],None
628,https://github.com/timlindquist/radiation_rand_num_gen.git,2019-03-27 00:36:35+00:00,generating random numbers from events detected on a geiger counter excited by Uranium,0,timlindquist/radiation_rand_num_gen,177890215,Verilog,radiation_rand_num_gen,30,0,2019-03-27 00:51:32+00:00,[],None
629,https://github.com/hoangminh2408/ECE-3829-lab4.git,2019-03-16 21:17:11+00:00,Lab 4 for ECE 3829,0,hoangminh2408/ECE-3829-lab4,176025708,Verilog,ECE-3829-lab4,4,0,2019-03-16 21:21:04+00:00,[],None
630,https://github.com/PaladinHZY/Verilog-Functions-Collection.git,2019-03-25 20:57:14+00:00,This repo contains some common-used Verilog functions ,0,PaladinHZY/Verilog-Functions-Collection,177663180,Verilog,Verilog-Functions-Collection,1,0,2019-03-28 19:34:27+00:00,[],None
631,https://github.com/Tung-I/2019_NCKU_ComputerOrganization.git,2019-03-26 10:24:18+00:00,,0,Tung-I/2019_NCKU_ComputerOrganization,177764946,Verilog,2019_NCKU_ComputerOrganization,25794,0,2019-06-23 11:07:10+00:00,[],None
632,https://github.com/XuezhiTeng/VLSI_Verilog_Codes.git,2019-03-30 05:44:43+00:00,My Verilog Codes for VLSI 1 Fall 2018,0,XuezhiTeng/VLSI_Verilog_Codes,178517091,Verilog,VLSI_Verilog_Codes,13,0,2019-03-30 06:28:12+00:00,[],None
633,https://github.com/arattansi1/BoxBoxToe.git,2019-03-31 16:59:03+00:00,"A take on the classic Tic Tac Toe game, using the Altera DE2 FPGA.",0,arattansi1/BoxBoxToe,178716674,Verilog,BoxBoxToe,68,0,2019-04-06 02:39:09+00:00,[],None
634,https://github.com/misadrik/EE533Lab9.git,2019-03-08 02:05:59+00:00,,0,misadrik/EE533Lab9,174452199,Verilog,EE533Lab9,75,0,2019-03-28 04:00:24+00:00,[],None
635,https://github.com/Siddhartha123/Reconfigurable-Systems-Lab.git,2019-03-10 16:54:33+00:00,,0,Siddhartha123/Reconfigurable-Systems-Lab,174852955,Verilog,Reconfigurable-Systems-Lab,27,0,2020-05-05 16:18:31+00:00,[],None
636,https://github.com/mrigankmg/CSCB58-Winter-2019-Project.git,2019-03-12 23:30:07+00:00,,0,mrigankmg/CSCB58-Winter-2019-Project,175311799,Verilog,CSCB58-Winter-2019-Project,4258,0,2019-04-08 19:45:13+00:00,[],None
637,https://github.com/biomotion/fpgaLab.git,2019-03-04 10:34:10+00:00,NCTUECE FPGA course lab,0,biomotion/fpgaLab,173724609,Verilog,fpgaLab,183,0,2019-06-03 13:07:40+00:00,[],None
638,https://github.com/nirajnsharma/ee705-ldpc.git,2019-03-04 10:14:24+00:00,A distributed LDPC decoder (EE705 course requirement),0,nirajnsharma/ee705-ldpc,173721684,Verilog,ee705-ldpc,10105,0,2019-05-04 06:21:42+00:00,[],None
639,https://github.com/WillySong/AsteroiDE2.git,2019-03-07 03:25:30+00:00,"The classic cabinet arcade game Asteroids, made to run on a DE2 board for the CSCB58 course at UTSC.",0,WillySong/AsteroiDE2,174264452,Verilog,AsteroiDE2,553,0,2019-04-05 17:35:53+00:00,[],None
640,https://github.com/whoami90506/Smith_Waterman_Hardware_Implementation.git,2019-03-12 12:45:17+00:00,Bachelor project from the professor Yi-Chang Lu in NTUEE ,0,whoami90506/Smith_Waterman_Hardware_Implementation,175209476,Verilog,Smith_Waterman_Hardware_Implementation,95143,0,2019-06-30 17:23:45+00:00,[],None
641,https://github.com/bansal19/Conway-Game-of-Life.git,2019-03-24 18:54:55+00:00,Creating Conway's Game of Life in Verilog,0,bansal19/Conway-Game-of-Life,177455911,Verilog,Conway-Game-of-Life,37235,0,2019-04-01 19:26:48+00:00,[],None
642,https://github.com/ConchuOD/soc_accel_assign.git,2019-03-30 23:27:55+00:00,,0,ConchuOD/soc_accel_assign,178621876,Verilog,soc_accel_assign,33191,0,2022-05-22 12:26:29+00:00,[],
643,https://github.com/Ravi-0809/Comp-Arch-assignment.git,2019-03-30 22:51:42+00:00,Solution to the assignments of the Computer Architecture course of BITS Pilani Hyderabad Campus,0,Ravi-0809/Comp-Arch-assignment,178619332,Verilog,Comp-Arch-assignment,499,0,2020-04-04 10:01:42+00:00,[],None
644,https://github.com/greatmeatH/Assembly_Line.git,2019-03-31 04:56:22+00:00,,0,greatmeatH/Assembly_Line,178644323,Verilog,Assembly_Line,1749,0,2019-06-04 13:07:33+00:00,[],None
645,https://github.com/gregs1998/cpe480a3-team34.git,2019-03-23 20:01:25+00:00,,0,gregs1998/cpe480a3-team34,177334507,Verilog,cpe480a3-team34,8,0,2019-04-03 19:23:41+00:00,[],None
646,https://github.com/0thonE/MIPSProcessor.git,2019-03-22 07:50:51+00:00,,0,0thonE/MIPSProcessor,177095650,Verilog,MIPSProcessor,1019,0,2019-04-12 13:47:28+00:00,[],None
647,https://github.com/BITCynthia/Multicycle-CPU.git,2019-03-27 02:06:05+00:00,fibonacci,0,BITCynthia/Multicycle-CPU,177900773,Verilog,Multicycle-CPU,13436,0,2019-07-14 02:44:23+00:00,[],None
648,https://github.com/mindew/SWHWAI.git,2019-03-11 23:01:22+00:00,"This is a repository for the Independent Study ""Software Hardware Co-Design for AI""",0,mindew/SWHWAI,175096969,Verilog,SWHWAI,14,0,2019-04-16 06:15:49+00:00,[],None
649,https://github.com/jackey10055206/Verilog.git,2019-03-12 06:12:31+00:00,,0,jackey10055206/Verilog,175146836,Verilog,Verilog,1253,0,2019-03-12 06:14:29+00:00,[],None
650,https://github.com/ehu23/flyhigh.git,2019-02-28 23:52:37+00:00,640x480 Space Shooter w/ Nexsys3,0,ehu23/flyhigh,173205253,Verilog,flyhigh,142,0,2019-06-23 00:00:14+00:00,[],None
651,https://github.com/asic1123/rom-for-digit-display-7led-VGA-display.git,2019-03-05 07:43:53+00:00,rom for digit display 7 segment led and VGA display for digits,0,asic1123/rom-for-digit-display-7led-VGA-display,173899138,Verilog,rom-for-digit-display-7led-VGA-display,271,0,2019-03-05 07:49:31+00:00,[],None
652,https://github.com/HamedFathallah/Pipelined-MIPS-Processor.git,2019-03-01 13:59:50+00:00,pipelined mips processor with hazard control unit,0,HamedFathallah/Pipelined-MIPS-Processor,173311144,Verilog,Pipelined-MIPS-Processor,467,0,2019-03-15 18:24:37+00:00,[],None
653,https://github.com/dam0nl12/CSC258.git,2019-03-07 02:15:09+00:00,,0,dam0nl12/CSC258,174254908,Verilog,CSC258,17765,0,2019-05-19 00:36:59+00:00,[],None
654,https://github.com/zhuzifen/Super-Snake.git,2019-04-02 16:35:17+00:00,,0,zhuzifen/Super-Snake,179118544,Verilog,Super-Snake,20,0,2019-04-02 16:41:44+00:00,[],None
655,https://github.com/danielgranhao/transparent-acceleration.git,2019-03-26 15:05:31+00:00,"Repository with artifacts related to my Master's Thesis ""Transparent control flow transfer between CPU and Intel FPGAs"".",1,danielgranhao/transparent-acceleration,177812434,Verilog,transparent-acceleration,32300,0,2022-03-14 15:25:36+00:00,[],None
656,https://github.com/BradAricW/137-8BitAddSub.git,2019-03-26 17:24:54+00:00,,0,BradAricW/137-8BitAddSub,177836877,Verilog,137-8BitAddSub,1010,0,2019-03-26 17:25:34+00:00,[],None
