$date
	Wed Jan 26 23:50:59 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module ao $end
$var wire 1 " a $end
$var wire 1 % and_op1 $end
$var wire 1 & and_op2 $end
$var wire 1 ' and_op3 $end
$var wire 1 ( and_op4 $end
$var wire 1 ) and_op5 $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1)
1(
0'
0&
1%
0$
0#
0"
1!
$end
#5
0%
1&
1$
#10
1)
1%
1(
0&
0$
1#
#15
0%
1&
1$
#20
0(
1'
0&
0$
0#
1"
#25
1$
#30
0!
0)
0'
0$
1#
#35
1$
