Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov 27 13:34:59 2019
| Host         : cuckoo running 64-bit CentOS release 6.9 (Final)
| Command      : report_timing_summary -max_paths 10 -file alltop_timing_summary_routed.rpt -pb alltop_timing_summary_routed.pb -rpx alltop_timing_summary_routed.rpx -warn_on_violation
| Design       : alltop
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 37 register/latch pins with no clock driven by root clock pin: pclk_f (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[31]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 72 register/latch pins with no clock driven by root clock pin: testset_inst/clock_gen_inst/cnt_reg[13]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 380 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 7048 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.460     -527.549                    180                11398        0.036        0.000                      0                11398        2.000        0.000                       0                  7870  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
cam_pclk_pin            {0.000 21.000}       42.000          23.810          
clk_fpga_0              {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 20.833}       41.667          24.000          
  clk_out2_clk_wiz_0_1  {0.000 41.667}       83.333          12.000          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 20.833}       41.667          24.000          
  clk_out2_clk_wiz_0    {0.000 41.667}       83.333          12.000          
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
cam_pclk_pin                 36.442        0.000                      0                   86        0.178        0.000                      0                   86       20.500        0.000                       0                    38  
clk_fpga_0                   10.498        0.000                      0                 1618        0.067        0.000                      0                 1618        9.020        0.000                       0                   778  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1                                                                                                                                                   39.511        0.000                       0                     2  
  clk_out2_clk_wiz_0_1       44.906        0.000                      0                 9572        0.236        0.000                      0                 9572       40.417        0.000                       0                  7048  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                                                                                                                     39.511        0.000                       0                     2  
  clk_out2_clk_wiz_0         44.889        0.000                      0                 9572        0.236        0.000                      0                 9572       40.417        0.000                       0                  7048  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0_1  cam_pclk_pin               -8.443     -157.850                     26                   26        1.286        0.000                      0                   26  
clk_out2_clk_wiz_0    cam_pclk_pin               -8.460     -158.274                     26                   26        1.270        0.000                      0                   26  
clk_out2_clk_wiz_0_1  clk_fpga_0                 -3.619     -368.007                    154                  154        0.044        0.000                      0                  154  
clk_out2_clk_wiz_0    clk_fpga_0                 -3.627     -369.275                    154                  154        0.036        0.000                      0                  154  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       44.889        0.000                      0                 9572        0.052        0.000                      0                 9572  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         44.889        0.000                      0                 9572        0.052        0.000                      0                 9572  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  cam_pclk_pin
  To Clock:  cam_pclk_pin

Setup :            0  Failing Endpoints,  Worst Slack       36.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       20.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             36.442ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        5.602ns  (logic 0.897ns (16.013%)  route 4.705ns (83.987%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 47.480 - 42.000 ) 
    Source Clock Delay      (SCD):    6.128ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.641     6.128    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y78         FDRE (Prop_fdre_C_Q)         0.478     6.606 r  cam_top_inst_r/camera_if_inst/prev_vsync_reg/Q
                         net (fo=8, routed)           0.530     7.136    cam_top_inst_r/camera_if_inst/prev_vsync
    SLICE_X34Y78         LUT3 (Prop_lut3_I0_O)        0.295     7.431 f  cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0/O
                         net (fo=1, routed)           4.174    11.606    cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.730 r  cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    11.730    cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0_n_0
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.471    47.480    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
                         clock pessimism              0.648    48.128    
                         clock uncertainty           -0.035    48.093    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.079    48.172    cam_top_inst_r/camera_if_inst/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         48.172    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                 36.442    

Slack (MET) :             36.445ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.642ns (12.747%)  route 4.395ns (87.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 47.476 - 42.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.635     6.122    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y75         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.456     7.096    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.220 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    11.159    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    47.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                         clock pessimism              0.592    48.068    
                         clock uncertainty           -0.035    48.033    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    47.604    cam_top_inst_r/camera_if_inst/hcnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         47.604    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 36.445    

Slack (MET) :             36.445ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.642ns (12.747%)  route 4.395ns (87.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 47.476 - 42.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.635     6.122    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y75         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.456     7.096    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.220 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    11.159    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    47.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
                         clock pessimism              0.592    48.068    
                         clock uncertainty           -0.035    48.033    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    47.604    cam_top_inst_r/camera_if_inst/hcnt2_reg[6]
  -------------------------------------------------------------------
                         required time                         47.604    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 36.445    

Slack (MET) :             36.445ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.642ns (12.747%)  route 4.395ns (87.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 47.476 - 42.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.635     6.122    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y75         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.456     7.096    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.220 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    11.159    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    47.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
                         clock pessimism              0.592    48.068    
                         clock uncertainty           -0.035    48.033    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    47.604    cam_top_inst_r/camera_if_inst/hcnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         47.604    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 36.445    

Slack (MET) :             36.445ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.642ns (12.747%)  route 4.395ns (87.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 47.476 - 42.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.635     6.122    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y75         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.456     7.096    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.220 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    11.159    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    47.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/C
                         clock pessimism              0.592    48.068    
                         clock uncertainty           -0.035    48.033    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    47.604    cam_top_inst_r/camera_if_inst/hcnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         47.604    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 36.445    

Slack (MET) :             36.445ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        5.037ns  (logic 0.642ns (12.747%)  route 4.395ns (87.253%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 47.476 - 42.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.635     6.122    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y75         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.456     7.096    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.220 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    11.159    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    47.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/C
                         clock pessimism              0.592    48.068    
                         clock uncertainty           -0.035    48.033    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    47.604    cam_top_inst_r/camera_if_inst/hcnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         47.604    
                         arrival time                         -11.159    
  -------------------------------------------------------------------
                         slack                                 36.445    

Slack (MET) :             36.720ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.642ns (13.479%)  route 4.121ns (86.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 47.477 - 42.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.635     6.122    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y75         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.456     7.096    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.220 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.665    10.885    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.468    47.477    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
                         clock pessimism              0.592    48.069    
                         clock uncertainty           -0.035    48.034    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429    47.605    cam_top_inst_r/camera_if_inst/hcnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         47.605    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 36.720    

Slack (MET) :             36.720ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.642ns (13.479%)  route 4.121ns (86.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 47.477 - 42.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.635     6.122    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y75         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.456     7.096    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.220 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.665    10.885    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.468    47.477    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[2]/C
                         clock pessimism              0.592    48.069    
                         clock uncertainty           -0.035    48.034    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429    47.605    cam_top_inst_r/camera_if_inst/hcnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         47.605    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 36.720    

Slack (MET) :             36.720ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.642ns (13.479%)  route 4.121ns (86.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 47.477 - 42.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.635     6.122    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y75         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.456     7.096    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.220 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.665    10.885    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.468    47.477    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[3]/C
                         clock pessimism              0.592    48.069    
                         clock uncertainty           -0.035    48.034    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429    47.605    cam_top_inst_r/camera_if_inst/hcnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         47.605    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 36.720    

Slack (MET) :             36.720ns  (required time - arrival time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_href_reg/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            42.000ns  (cam_pclk_pin rise@42.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.642ns (13.479%)  route 4.121ns (86.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 47.477 - 42.000 ) 
    Source Clock Delay      (SCD):    6.122ns
    Clock Pessimism Removal (CPR):    0.592ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.852     4.386    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     4.487 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.635     6.122    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y75         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_href_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y75         FDRE (Prop_fdre_C_Q)         0.518     6.640 f  cam_top_inst_r/camera_if_inst/prev_href_reg/Q
                         net (fo=2, routed)           0.456     7.096    cam_top_inst_r/camera_if_inst/prev_href
    SLICE_X33Y77         LUT3 (Prop_lut3_I0_O)        0.124     7.220 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.665    10.885    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     42.000    42.000 r  
    W10                                               0.000    42.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    42.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    43.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    45.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    46.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.468    47.477    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[4]/C
                         clock pessimism              0.592    48.069    
                         clock uncertainty           -0.035    48.034    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429    47.605    cam_top_inst_r/camera_if_inst/hcnt2_reg[4]
  -------------------------------------------------------------------
                         required time                         47.605    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                 36.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.141ns (17.702%)  route 0.656ns (82.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.548     2.109    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     2.250 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/Q
                         net (fo=3, routed)           0.656     2.905    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[9]
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.803    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.371     2.432    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     2.728    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.905    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.534ns  (logic 0.141ns (26.410%)  route 0.393ns (73.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     2.123    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y45         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     2.264 r  cam_top_inst_r/camera_if_inst/prev_data_reg[5]/Q
                         net (fo=1, routed)           0.393     2.657    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[8]
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.803    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.622     2.181    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[8])
                                                      0.296     2.477    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.657    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.141ns (26.360%)  route 0.394ns (73.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     2.123    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y45         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     2.264 r  cam_top_inst_r/camera_if_inst/prev_data_reg[6]/Q
                         net (fo=1, routed)           0.394     2.658    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[9]
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.803    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.622     2.181    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.296     2.477    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.658    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.141ns (25.366%)  route 0.415ns (74.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     2.123    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y46         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDRE (Prop_fdre_C_Q)         0.141     2.264 r  cam_top_inst_r/camera_if_inst/prev_data_reg[1]/Q
                         net (fo=1, routed)           0.415     2.679    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[4]
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.803    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.622     2.181    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     2.477    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.141ns (25.320%)  route 0.416ns (74.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     2.123    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y45         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     2.264 r  cam_top_inst_r/camera_if_inst/prev_data_reg[0]/Q
                         net (fo=1, routed)           0.416     2.680    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[3]
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.803    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.622     2.181    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     2.477    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.680    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[14]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.141ns (17.212%)  route 0.678ns (82.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.550     2.111    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y78         FDRE (Prop_fdre_C_Q)         0.141     2.252 r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/Q
                         net (fo=7, routed)           0.678     2.930    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[14]
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.803    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.371     2.432    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[14])
                                                      0.296     2.728    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.930    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.779ns  (logic 0.128ns (16.426%)  route 0.651ns (83.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.111ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.550     2.111    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y77         FDRE (Prop_fdre_C_Q)         0.128     2.239 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[5]/Q
                         net (fo=8, routed)           0.651     2.890    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[4]
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.803    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.371     2.432    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[4])
                                                      0.242     2.674    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.674    
                         arrival time                           2.890    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/prev_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[10]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.546%)  route 0.433ns (75.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.562     2.123    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y45         FDRE                                         r  cam_top_inst_r/camera_if_inst/prev_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     2.264 r  cam_top_inst_r/camera_if_inst/prev_data_reg[7]/Q
                         net (fo=1, routed)           0.433     2.697    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIBDI[10]
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.803    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.622     2.181    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[10])
                                                      0.296     2.477    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.477    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.141ns (16.754%)  route 0.701ns (83.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.548     2.109    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     2.250 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/Q
                         net (fo=7, routed)           0.701     2.951    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/DIADI[5]
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.870     2.803    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/CLK
    RAMB18_X2Y18         RAMB18E1                                     r  cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
                         clock pessimism             -0.371     2.432    
    RAMB18_X2Y18         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     2.728    cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         -2.728    
                         arrival time                           2.951    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - cam_pclk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.745ns
    Source Clock Delay      (SCD):    2.109ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.301     0.301 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.234     1.535    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.561 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.548     2.109    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y76         FDRE (Prop_fdre_C_Q)         0.141     2.250 r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/Q
                         net (fo=3, routed)           0.135     2.385    cam_top_inst_r/camera_if_inst/hcnt2_reg_n_0_[10]
    SLICE_X33Y76         LUT6 (Prop_lut6_I0_O)        0.045     2.430 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_2__0/O
                         net (fo=1, routed)           0.000     2.430    cam_top_inst_r/camera_if_inst/hcnt2_0[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.812     2.745    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                         clock pessimism             -0.636     2.109    
    SLICE_X33Y76         FDRE (Hold_fdre_C_D)         0.092     2.201    cam_top_inst_r/camera_if_inst/hcnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.201    
                         arrival time                           2.430    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cam_pclk_pin
Waveform(ns):       { 0.000 21.000 }
Period(ns):         42.000
Sources:            { pclk_r }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         42.000      39.424     RAMB18_X2Y18   cam_top_inst_r/camera_if_inst/fifo_0/ram_0/memory_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         42.000      39.845     BUFGCTRL_X0Y2  pclk_r_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X34Y78   cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X33Y81   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X34Y78   cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X34Y79   cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X33Y78   cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X34Y79   cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X34Y79   cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         42.000      41.000     SLICE_X32Y80   cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y45   cam_top_inst_r/camera_if_inst/prev_data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y46   cam_top_inst_r/camera_if_inst/prev_data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y46   cam_top_inst_r/camera_if_inst/prev_data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y46   cam_top_inst_r/camera_if_inst/prev_data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y45   cam_top_inst_r/camera_if_inst/prev_data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y45   cam_top_inst_r/camera_if_inst/prev_data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y45   cam_top_inst_r/camera_if_inst/prev_data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X34Y78   cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y81   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X34Y78   cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X34Y78   cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y81   cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X34Y78   cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X34Y79   cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X33Y78   cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X34Y79   cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X34Y79   cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X32Y80   cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X32Y80   cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         21.000      20.500     SLICE_X34Y81   cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       10.498ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.498ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.122ns  (logic 0.952ns (10.436%)  route 8.170ns (89.564%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.654ns = ( 22.654 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.698     2.992    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=62, routed)          3.810     7.258    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X32Y81         LUT5 (Prop_lut5_I3_O)        0.124     7.382 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_19/O
                         net (fo=1, routed)           1.232     8.614    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_19_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I1_O)        0.124     8.738 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_14/O
                         net (fo=1, routed)           1.408    10.146    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_14_n_0
    SLICE_X34Y82         LUT5 (Prop_lut5_I4_O)        0.124    10.270 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_6/O
                         net (fo=1, routed)           1.720    11.990    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_6_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I5_O)        0.124    12.114 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000    12.114    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.475    22.654    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.229    22.883    
                         clock uncertainty           -0.302    22.581    
    SLICE_X33Y87         FDRE (Setup_fdre_C_D)        0.031    22.612    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         22.612    
                         arrival time                         -12.114    
  -------------------------------------------------------------------
                         slack                                 10.498    

Slack (MET) :             10.551ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.138ns (13.134%)  route 7.526ns (86.866%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.641     2.935    testset_inst/fbr_inst/axi_aclk
    SLICE_X36Y81         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  testset_inst/fbr_inst/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           0.805     4.258    testset_inst/fbr_inst/clk_cnt[18]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.382 f  testset_inst/fbr_inst/clk_cnt[25]_i_7/O
                         net (fo=1, routed)           0.607     4.989    testset_inst/fbr_inst/clk_cnt[25]_i_7_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.113 f  testset_inst/fbr_inst/clk_cnt[25]_i_6/O
                         net (fo=1, routed)           0.527     5.640    testset_inst/fbr_inst/clk_cnt[25]_i_6_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.764 f  testset_inst/fbr_inst/clk_cnt[25]_i_3/O
                         net (fo=1, routed)           0.432     6.196    testset_inst/fbr_inst/clk_cnt[25]_i_3_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.320 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=46, routed)          1.145     7.466    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X35Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.590 r  testset_inst/fbr_inst/cnt_edge[0]_i_1/O
                         net (fo=16, routed)          4.010    11.599    testset_inst/fbr_inst/cnt_edge
    SLICE_X33Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.473    22.652    testset_inst/fbr_inst/axi_aclk
    SLICE_X33Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[10]/C
                         clock pessimism              0.229    22.881    
                         clock uncertainty           -0.302    22.579    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.429    22.150    testset_inst/fbr_inst/cnt_edge_reg[10]
  -------------------------------------------------------------------
                         required time                         22.150    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 10.551    

Slack (MET) :             10.551ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.138ns (13.134%)  route 7.526ns (86.866%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.641     2.935    testset_inst/fbr_inst/axi_aclk
    SLICE_X36Y81         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  testset_inst/fbr_inst/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           0.805     4.258    testset_inst/fbr_inst/clk_cnt[18]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.382 f  testset_inst/fbr_inst/clk_cnt[25]_i_7/O
                         net (fo=1, routed)           0.607     4.989    testset_inst/fbr_inst/clk_cnt[25]_i_7_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.113 f  testset_inst/fbr_inst/clk_cnt[25]_i_6/O
                         net (fo=1, routed)           0.527     5.640    testset_inst/fbr_inst/clk_cnt[25]_i_6_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.764 f  testset_inst/fbr_inst/clk_cnt[25]_i_3/O
                         net (fo=1, routed)           0.432     6.196    testset_inst/fbr_inst/clk_cnt[25]_i_3_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.320 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=46, routed)          1.145     7.466    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X35Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.590 r  testset_inst/fbr_inst/cnt_edge[0]_i_1/O
                         net (fo=16, routed)          4.010    11.599    testset_inst/fbr_inst/cnt_edge
    SLICE_X33Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.473    22.652    testset_inst/fbr_inst/axi_aclk
    SLICE_X33Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[11]/C
                         clock pessimism              0.229    22.881    
                         clock uncertainty           -0.302    22.579    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.429    22.150    testset_inst/fbr_inst/cnt_edge_reg[11]
  -------------------------------------------------------------------
                         required time                         22.150    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 10.551    

Slack (MET) :             10.551ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.138ns (13.134%)  route 7.526ns (86.866%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.641     2.935    testset_inst/fbr_inst/axi_aclk
    SLICE_X36Y81         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  testset_inst/fbr_inst/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           0.805     4.258    testset_inst/fbr_inst/clk_cnt[18]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.382 f  testset_inst/fbr_inst/clk_cnt[25]_i_7/O
                         net (fo=1, routed)           0.607     4.989    testset_inst/fbr_inst/clk_cnt[25]_i_7_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.113 f  testset_inst/fbr_inst/clk_cnt[25]_i_6/O
                         net (fo=1, routed)           0.527     5.640    testset_inst/fbr_inst/clk_cnt[25]_i_6_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.764 f  testset_inst/fbr_inst/clk_cnt[25]_i_3/O
                         net (fo=1, routed)           0.432     6.196    testset_inst/fbr_inst/clk_cnt[25]_i_3_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.320 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=46, routed)          1.145     7.466    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X35Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.590 r  testset_inst/fbr_inst/cnt_edge[0]_i_1/O
                         net (fo=16, routed)          4.010    11.599    testset_inst/fbr_inst/cnt_edge
    SLICE_X33Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.473    22.652    testset_inst/fbr_inst/axi_aclk
    SLICE_X33Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[8]/C
                         clock pessimism              0.229    22.881    
                         clock uncertainty           -0.302    22.579    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.429    22.150    testset_inst/fbr_inst/cnt_edge_reg[8]
  -------------------------------------------------------------------
                         required time                         22.150    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 10.551    

Slack (MET) :             10.551ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.664ns  (logic 1.138ns (13.134%)  route 7.526ns (86.866%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns = ( 22.652 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.641     2.935    testset_inst/fbr_inst/axi_aclk
    SLICE_X36Y81         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  testset_inst/fbr_inst/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           0.805     4.258    testset_inst/fbr_inst/clk_cnt[18]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.382 f  testset_inst/fbr_inst/clk_cnt[25]_i_7/O
                         net (fo=1, routed)           0.607     4.989    testset_inst/fbr_inst/clk_cnt[25]_i_7_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.113 f  testset_inst/fbr_inst/clk_cnt[25]_i_6/O
                         net (fo=1, routed)           0.527     5.640    testset_inst/fbr_inst/clk_cnt[25]_i_6_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.764 f  testset_inst/fbr_inst/clk_cnt[25]_i_3/O
                         net (fo=1, routed)           0.432     6.196    testset_inst/fbr_inst/clk_cnt[25]_i_3_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.320 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=46, routed)          1.145     7.466    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X35Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.590 r  testset_inst/fbr_inst/cnt_edge[0]_i_1/O
                         net (fo=16, routed)          4.010    11.599    testset_inst/fbr_inst/cnt_edge
    SLICE_X33Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.473    22.652    testset_inst/fbr_inst/axi_aclk
    SLICE_X33Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[9]/C
                         clock pessimism              0.229    22.881    
                         clock uncertainty           -0.302    22.579    
    SLICE_X33Y84         FDRE (Setup_fdre_C_R)       -0.429    22.150    testset_inst/fbr_inst/cnt_edge_reg[9]
  -------------------------------------------------------------------
                         required time                         22.150    
                         arrival time                         -11.599    
  -------------------------------------------------------------------
                         slack                                 10.551    

Slack (MET) :             10.628ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 1.138ns (13.256%)  route 7.447ns (86.744%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.641     2.935    testset_inst/fbr_inst/axi_aclk
    SLICE_X36Y81         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  testset_inst/fbr_inst/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           0.805     4.258    testset_inst/fbr_inst/clk_cnt[18]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.382 f  testset_inst/fbr_inst/clk_cnt[25]_i_7/O
                         net (fo=1, routed)           0.607     4.989    testset_inst/fbr_inst/clk_cnt[25]_i_7_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.113 f  testset_inst/fbr_inst/clk_cnt[25]_i_6/O
                         net (fo=1, routed)           0.527     5.640    testset_inst/fbr_inst/clk_cnt[25]_i_6_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.764 f  testset_inst/fbr_inst/clk_cnt[25]_i_3/O
                         net (fo=1, routed)           0.432     6.196    testset_inst/fbr_inst/clk_cnt[25]_i_3_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.320 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=46, routed)          1.145     7.466    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X35Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.590 r  testset_inst/fbr_inst/cnt_edge[0]_i_1/O
                         net (fo=16, routed)          3.930    11.520    testset_inst/fbr_inst/cnt_edge
    SLICE_X33Y82         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.471    22.650    testset_inst/fbr_inst/axi_aclk
    SLICE_X33Y82         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[0]/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X33Y82         FDRE (Setup_fdre_C_R)       -0.429    22.148    testset_inst/fbr_inst/cnt_edge_reg[0]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 10.628    

Slack (MET) :             10.628ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 1.138ns (13.256%)  route 7.447ns (86.744%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.641     2.935    testset_inst/fbr_inst/axi_aclk
    SLICE_X36Y81         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  testset_inst/fbr_inst/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           0.805     4.258    testset_inst/fbr_inst/clk_cnt[18]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.382 f  testset_inst/fbr_inst/clk_cnt[25]_i_7/O
                         net (fo=1, routed)           0.607     4.989    testset_inst/fbr_inst/clk_cnt[25]_i_7_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.113 f  testset_inst/fbr_inst/clk_cnt[25]_i_6/O
                         net (fo=1, routed)           0.527     5.640    testset_inst/fbr_inst/clk_cnt[25]_i_6_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.764 f  testset_inst/fbr_inst/clk_cnt[25]_i_3/O
                         net (fo=1, routed)           0.432     6.196    testset_inst/fbr_inst/clk_cnt[25]_i_3_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.320 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=46, routed)          1.145     7.466    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X35Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.590 r  testset_inst/fbr_inst/cnt_edge[0]_i_1/O
                         net (fo=16, routed)          3.930    11.520    testset_inst/fbr_inst/cnt_edge
    SLICE_X33Y82         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.471    22.650    testset_inst/fbr_inst/axi_aclk
    SLICE_X33Y82         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[1]/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X33Y82         FDRE (Setup_fdre_C_R)       -0.429    22.148    testset_inst/fbr_inst/cnt_edge_reg[1]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 10.628    

Slack (MET) :             10.628ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 1.138ns (13.256%)  route 7.447ns (86.744%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.641     2.935    testset_inst/fbr_inst/axi_aclk
    SLICE_X36Y81         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  testset_inst/fbr_inst/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           0.805     4.258    testset_inst/fbr_inst/clk_cnt[18]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.382 f  testset_inst/fbr_inst/clk_cnt[25]_i_7/O
                         net (fo=1, routed)           0.607     4.989    testset_inst/fbr_inst/clk_cnt[25]_i_7_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.113 f  testset_inst/fbr_inst/clk_cnt[25]_i_6/O
                         net (fo=1, routed)           0.527     5.640    testset_inst/fbr_inst/clk_cnt[25]_i_6_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.764 f  testset_inst/fbr_inst/clk_cnt[25]_i_3/O
                         net (fo=1, routed)           0.432     6.196    testset_inst/fbr_inst/clk_cnt[25]_i_3_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.320 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=46, routed)          1.145     7.466    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X35Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.590 r  testset_inst/fbr_inst/cnt_edge[0]_i_1/O
                         net (fo=16, routed)          3.930    11.520    testset_inst/fbr_inst/cnt_edge
    SLICE_X33Y82         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.471    22.650    testset_inst/fbr_inst/axi_aclk
    SLICE_X33Y82         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[2]/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X33Y82         FDRE (Setup_fdre_C_R)       -0.429    22.148    testset_inst/fbr_inst/cnt_edge_reg[2]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 10.628    

Slack (MET) :             10.628ns  (required time - arrival time)
  Source:                 testset_inst/fbr_inst/clk_cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.585ns  (logic 1.138ns (13.256%)  route 7.447ns (86.744%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 22.650 - 20.000 ) 
    Source Clock Delay      (SCD):    2.935ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.641     2.935    testset_inst/fbr_inst/axi_aclk
    SLICE_X36Y81         FDRE                                         r  testset_inst/fbr_inst/clk_cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y81         FDRE (Prop_fdre_C_Q)         0.518     3.453 r  testset_inst/fbr_inst/clk_cnt_reg[18]/Q
                         net (fo=2, routed)           0.805     4.258    testset_inst/fbr_inst/clk_cnt[18]
    SLICE_X36Y81         LUT4 (Prop_lut4_I1_O)        0.124     4.382 f  testset_inst/fbr_inst/clk_cnt[25]_i_7/O
                         net (fo=1, routed)           0.607     4.989    testset_inst/fbr_inst/clk_cnt[25]_i_7_n_0
    SLICE_X36Y80         LUT5 (Prop_lut5_I4_O)        0.124     5.113 f  testset_inst/fbr_inst/clk_cnt[25]_i_6/O
                         net (fo=1, routed)           0.527     5.640    testset_inst/fbr_inst/clk_cnt[25]_i_6_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I5_O)        0.124     5.764 f  testset_inst/fbr_inst/clk_cnt[25]_i_3/O
                         net (fo=1, routed)           0.432     6.196    testset_inst/fbr_inst/clk_cnt[25]_i_3_n_0
    SLICE_X38Y78         LUT6 (Prop_lut6_I0_O)        0.124     6.320 r  testset_inst/fbr_inst/clk_cnt[25]_i_2/O
                         net (fo=46, routed)          1.145     7.466    testset_inst/fbr_inst/cnt_edge_reg[15]_i_1_n_0
    SLICE_X35Y83         LUT4 (Prop_lut4_I3_O)        0.124     7.590 r  testset_inst/fbr_inst/cnt_edge[0]_i_1/O
                         net (fo=16, routed)          3.930    11.520    testset_inst/fbr_inst/cnt_edge
    SLICE_X33Y82         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.471    22.650    testset_inst/fbr_inst/axi_aclk
    SLICE_X33Y82         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg[3]/C
                         clock pessimism              0.229    22.879    
                         clock uncertainty           -0.302    22.577    
    SLICE_X33Y82         FDRE (Setup_fdre_C_R)       -0.429    22.148    testset_inst/fbr_inst/cnt_edge_reg[3]
  -------------------------------------------------------------------
                         required time                         22.148    
                         arrival time                         -11.520    
  -------------------------------------------------------------------
                         slack                                 10.628    

Slack (MET) :             10.735ns  (required time - arrival time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.968ns  (logic 0.952ns (10.615%)  route 8.016ns (89.385%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 22.702 - 20.000 ) 
    Source Clock Delay      (SCD):    2.992ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.698     2.992    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y92         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y92         FDRE (Prop_fdre_C_Q)         0.456     3.448 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2_reg[3]/Q
                         net (fo=62, routed)          4.010     7.458    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/slv_reg2[3]
    SLICE_X31Y79         LUT2 (Prop_lut2_I0_O)        0.124     7.582 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_13/O
                         net (fo=1, routed)           0.667     8.249    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_13_n_0
    SLICE_X31Y79         LUT6 (Prop_lut6_I5_O)        0.124     8.373 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_10/O
                         net (fo=1, routed)           1.296     9.669    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_10_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.124     9.793 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           2.043    11.836    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I4_O)        0.124    11.960 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000    11.960    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X31Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    21.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.523    22.702    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.264    22.966    
                         clock uncertainty           -0.302    22.664    
    SLICE_X31Y89         FDRE (Setup_fdre_C_D)        0.031    22.695    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         22.695    
                         arrival time                         -11.960    
  -------------------------------------------------------------------
                         slack                                 10.735    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.575     0.911    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y92         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y92         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.056     1.107    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[11]
    SLICE_X30Y92         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.843     1.209    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y92         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism             -0.285     0.924    
    SLICE_X30Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.041    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         -1.041    
                         arrival time                           1.107    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.572     0.908    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.149    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[8]
    SLICE_X26Y90         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.842     1.208    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y90         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.287     0.921    
    SLICE_X26Y90         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.051    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.051    
                         arrival time                           1.149    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.572     0.908    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.120     1.156    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y92         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.842     1.208    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y92         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.284     0.924    
    SLICE_X26Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     1.054    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.054    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.341%)  route 0.177ns (55.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.577     0.913    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.177     1.231    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X26Y95         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.843     1.209    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y95         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.128    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.128    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.164ns (50.789%)  route 0.159ns (49.211%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.577     0.913    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X30Y99         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDRE (Prop_fdre_C_Q)         0.164     1.077 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.159     1.236    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X26Y97         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.844     1.210    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.129    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.236    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.312%)  route 0.119ns (45.688%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.577     0.913    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y98         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[26]/Q
                         net (fo=1, routed)           0.119     1.172    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X26Y97         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.844     1.210    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y97         SRLC32E                                      r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.264     0.946    
    SLICE_X26Y97         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.061    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -1.061    
                         arrival time                           1.172    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.572     0.908    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.104    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X27Y90         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.842     1.208    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y90         FDRE (Hold_fdre_C_D)         0.078     0.986    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.572     0.908    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.104    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X27Y92         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.842     1.208    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.078     0.986    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.572     0.908    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y90         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.056     1.104    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X27Y90         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.842     1.208    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y90         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y90         FDRE (Hold_fdre_C_D)         0.076     0.984    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.300ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.572     0.908    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y92         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.056     1.104    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[8]
    SLICE_X27Y92         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         0.842     1.208    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y92         FDRE                                         r  pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                         clock pessimism             -0.300     0.908    
    SLICE_X27Y92         FDRE (Hold_fdre_C_D)         0.076     0.984    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y18  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X30Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X30Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y87    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y87    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y87    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X26Y87    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X31Y88    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X30Y85    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y91    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y94    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y94    pspl_comm_inst/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       44.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.906ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[37]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.168    81.941    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.512    simple_lsd_inst_r/ram_wr_data_reg[37]
  -------------------------------------------------------------------
                         required time                         81.512    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.906    

Slack (MET) :             44.906ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[38]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.168    81.941    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.512    simple_lsd_inst_r/ram_wr_data_reg[38]
  -------------------------------------------------------------------
                         required time                         81.512    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.906    

Slack (MET) :             44.906ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[40]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.168    81.941    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.512    simple_lsd_inst_r/ram_wr_data_reg[40]
  -------------------------------------------------------------------
                         required time                         81.512    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.906    

Slack (MET) :             44.983ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.625ns  (logic 11.093ns (29.483%)  route 26.532ns (70.517%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 81.629 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.963    36.616    simple_lsd_inst_r/stp_1_n_474
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.465    81.629    simple_lsd_inst_r/clk_out2
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/C
                         clock pessimism              0.567    82.196    
                         clock uncertainty           -0.168    82.028    
    SLICE_X53Y57         FDRE (Setup_fdre_C_R)       -0.429    81.599    simple_lsd_inst_r/ram_wr_data_reg[58]
  -------------------------------------------------------------------
                         required time                         81.599    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                 44.983    

Slack (MET) :             45.084ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.341ns  (logic 11.093ns (29.707%)  route 26.248ns (70.293%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.641 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.679    36.331    simple_lsd_inst_r/stp_1_n_474
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    81.641    simple_lsd_inst_r/clk_out2
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[23]/C
                         clock pessimism              0.466    82.108    
                         clock uncertainty           -0.168    81.940    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524    81.416    simple_lsd_inst_r/ram_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                         81.416    
                         arrival time                         -36.331    
  -------------------------------------------------------------------
                         slack                                 45.084    

Slack (MET) :             45.084ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.341ns  (logic 11.093ns (29.707%)  route 26.248ns (70.293%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.641 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.679    36.331    simple_lsd_inst_r/stp_1_n_474
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    81.641    simple_lsd_inst_r/clk_out2
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[36]/C
                         clock pessimism              0.466    82.108    
                         clock uncertainty           -0.168    81.940    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524    81.416    simple_lsd_inst_r/ram_wr_data_reg[36]
  -------------------------------------------------------------------
                         required time                         81.416    
                         arrival time                         -36.331    
  -------------------------------------------------------------------
                         slack                                 45.084    

Slack (MET) :             45.093ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.374ns  (logic 11.093ns (29.681%)  route 26.281ns (70.319%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 81.797 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 f  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 r  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 r  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          1.057    35.228    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I3_O)        0.124    35.352 r  simple_lsd_inst_r/stp_1/memory_reg_i_7__0/O
                         net (fo=1, routed)           1.013    36.365    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/wr_data[6]
    RAMB18_X4Y28         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.632    81.797    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y28         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.567    82.363    
                         clock uncertainty           -0.168    82.195    
    RAMB18_X4Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    81.458    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         81.458    
                         arrival time                         -36.365    
  -------------------------------------------------------------------
                         slack                                 45.093    

Slack (MET) :             45.107ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.414ns  (logic 11.093ns (29.649%)  route 26.321ns (70.351%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.753    36.405    simple_lsd_inst_r/stp_1_n_474
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.168    81.941    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    81.512    simple_lsd_inst_r/ram_wr_data_reg[41]
  -------------------------------------------------------------------
                         required time                         81.512    
                         arrival time                         -36.405    
  -------------------------------------------------------------------
                         slack                                 45.107    

Slack (MET) :             45.118ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.491ns  (logic 11.093ns (29.589%)  route 26.398ns (70.411%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 81.630 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.829    36.482    simple_lsd_inst_r/stp_1_n_474
    SLICE_X52Y56         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.466    81.630    simple_lsd_inst_r/clk_out2
    SLICE_X52Y56         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[56]/C
                         clock pessimism              0.567    82.197    
                         clock uncertainty           -0.168    82.029    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.429    81.600    simple_lsd_inst_r/ram_wr_data_reg[56]
  -------------------------------------------------------------------
                         required time                         81.600    
                         arrival time                         -36.482    
  -------------------------------------------------------------------
                         slack                                 45.118    

Slack (MET) :             45.124ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.621ns  (logic 11.093ns (29.486%)  route 26.528ns (70.514%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.355    34.525    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    34.649 r  simple_lsd_inst_r/stp_1/ram_wr_data[74]_i_1__0/O
                         net (fo=87, routed)          1.962    36.612    simple_lsd_inst_r/ram_wr_addr
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.168    81.941    
    SLICE_X40Y57         FDRE (Setup_fdre_C_CE)      -0.205    81.736    simple_lsd_inst_r/ram_wr_data_reg[41]
  -------------------------------------------------------------------
                         required time                         81.736    
                         arrival time                         -36.612    
  -------------------------------------------------------------------
                         slack                                 45.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.079%)  route 0.179ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.585    -0.647    simple_lsd_inst_f/stp_1/ca_0/clk_out2
    SLICE_X31Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/Q
                         net (fo=1, routed)           0.179    -0.327    simple_lsd_inst_f/stp_1/ca_0_n_3
    SLICE_X28Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.851    -0.889    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X28Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/C
                         clock pessimism              0.256    -0.633    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.070    -0.563    simple_lsd_inst_f/stp_1/out_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/forward_data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.190%)  route 0.178ns (55.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.551    -0.680    simple_lsd_inst_r/clk_out2
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  simple_lsd_inst_r/ram_wr_data_reg[58]/Q
                         net (fo=3, routed)           0.178    -0.361    simple_lsd_inst_r/ram_0/wr_data[58]
    SLICE_X52Y55         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.820    -0.920    simple_lsd_inst_r/ram_0/clk_out2
    SLICE_X52Y55         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[58]/C
                         clock pessimism              0.256    -0.663    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.066    -0.597    simple_lsd_inst_r/ram_0/forward_data_reg[58]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.373%)  route 0.156ns (45.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.636    -0.595    topview_inst_r/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X41Y111        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/Q
                         net (fo=3, routed)           0.156    -0.298    topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg_n_0_[2][6]
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs[3][7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    topview_inst_r/topview_trans_inst0/divider_inst1/Rs[3][7]_i_1__0_n_0
    SLICE_X41Y112        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.906    -0.834    topview_inst_r/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X41Y112        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.092    -0.489    topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.552    -0.680    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X42Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/Q
                         net (fo=1, routed)           0.082    -0.433    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum[3]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.388 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.388    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_2_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.325 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.325    simple_lsd_inst_f/gau_0/tad_0/p_0_out[3]
    SLICE_X43Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.816    -0.924    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X43Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/C
                         clock pessimism              0.257    -0.667    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.105    -0.562    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.006%)  route 0.158ns (45.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.554    -0.677    topview_inst_f/topview_trans_inst1/divider_inst1/clk_out2
    SLICE_X35Y63         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/Q
                         net (fo=3, routed)           0.158    -0.378    topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg_n_0_[14][1]
    SLICE_X35Y62         LUT3 (Prop_lut3_I0_O)        0.045    -0.333 r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs[15][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    topview_inst_f/topview_trans_inst1/divider_inst1/Rs[15][2]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.821    -0.919    topview_inst_f/topview_trans_inst1/divider_inst1/clk_out2
    SLICE_X35Y62         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/C
                         clock pessimism              0.257    -0.661    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.092    -0.569    topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst0/h0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.555    -0.676    topview_inst_f/topview_trans_inst0/divider_inst0/clk_out2
    SLICE_X41Y58         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/Q
                         net (fo=1, routed)           0.177    -0.359    topview_inst_f/topview_trans_inst0/g1_d_g0[15]
    SLICE_X41Y60         FDRE                                         r  topview_inst_f/topview_trans_inst0/h0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.822    -0.918    topview_inst_f/topview_trans_inst0/clk_out2
    SLICE_X41Y60         FDRE                                         r  topview_inst_f/topview_trans_inst0/h0_reg[15]/C
                         clock pessimism              0.256    -0.661    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.066    -0.595    topview_inst_f/topview_trans_inst0/h0_reg[15]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.187%)  route 0.185ns (49.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.578    -0.654    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X55Y34         FDRE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.185    -0.328    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg_n_0_[6]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.283    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr[9]
    SLICE_X54Y34         FDSE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.844    -0.896    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X54Y34         FDSE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/C
                         clock pessimism              0.255    -0.641    
    SLICE_X54Y34         FDSE (Hold_fdse_C_D)         0.121    -0.520    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.220%)  route 0.178ns (55.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.563    -0.669    topview_inst_f/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X39Y48         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/Q
                         net (fo=3, routed)           0.178    -0.350    topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11]_13[7]
    SLICE_X37Y47         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.830    -0.910    topview_inst_f/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X37Y47         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/C
                         clock pessimism              0.257    -0.653    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.066    -0.587    topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/forward_data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.754%)  route 0.181ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.552    -0.679    simple_lsd_inst_r/clk_out2
    SLICE_X47Y63         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  simple_lsd_inst_r/ram_wr_data_reg[52]/Q
                         net (fo=3, routed)           0.181    -0.357    simple_lsd_inst_r/ram_0/wr_data[52]
    SLICE_X45Y63         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.819    -0.921    simple_lsd_inst_r/ram_0/clk_out2
    SLICE_X45Y63         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[52]/C
                         clock pessimism              0.256    -0.664    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.070    -0.594    simple_lsd_inst_r/ram_0/forward_data_reg[52]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst1/h0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.557    -0.674    topview_inst_r/topview_trans_inst1/divider_inst0/clk_out2
    SLICE_X35Y91         FDRE                                         r  topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.361    topview_inst_r/topview_trans_inst1/g1_d_g0[9]
    SLICE_X34Y92         FDRE                                         r  topview_inst_r/topview_trans_inst1/h0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.824    -0.916    topview_inst_r/topview_trans_inst1/clk_out2
    SLICE_X34Y92         FDRE                                         r  topview_inst_r/topview_trans_inst1/h0_reg[9]/C
                         clock pessimism              0.257    -0.658    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.060    -0.598    topview_inst_r/topview_trans_inst1/h0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X2Y6       cam_top_inst_f/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X2Y18      cam_top_inst_r/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X3Y15     simple_lsd_inst_r/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X3Y12     simple_lsd_inst_r/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y7      simple_lsd_inst_f/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X2Y11     simple_lsd_inst_r/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y8      simple_lsd_inst_f/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X3Y14     simple_lsd_inst_r/ram_0/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y5      simple_lsd_inst_f/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X2Y10     simple_lsd_inst_r/ram_0/memory_reg_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X32Y31     simple_lsd_inst_f/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X66Y56     simple_lsd_inst_r/atan_0/s3_swap_reg_srl2/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X30Y52     topview_inst_f/topview_trans_inst1/divider_inst0/Ns_reg[12][5]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X30Y52     topview_inst_f/topview_trans_inst1/divider_inst0/Ns_reg[15][2]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y16   clk_wiz_0_inst/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       44.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.236ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.889ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[37]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[37]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.889    

Slack (MET) :             44.889ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[38]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[38]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.889    

Slack (MET) :             44.889ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[40]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[40]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.889    

Slack (MET) :             44.967ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.625ns  (logic 11.093ns (29.483%)  route 26.532ns (70.517%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 81.629 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.963    36.616    simple_lsd_inst_r/stp_1_n_474
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.465    81.629    simple_lsd_inst_r/clk_out2
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/C
                         clock pessimism              0.567    82.196    
                         clock uncertainty           -0.184    82.012    
    SLICE_X53Y57         FDRE (Setup_fdre_C_R)       -0.429    81.583    simple_lsd_inst_r/ram_wr_data_reg[58]
  -------------------------------------------------------------------
                         required time                         81.583    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                 44.967    

Slack (MET) :             45.068ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.341ns  (logic 11.093ns (29.707%)  route 26.248ns (70.293%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.641 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.679    36.331    simple_lsd_inst_r/stp_1_n_474
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    81.641    simple_lsd_inst_r/clk_out2
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[23]/C
                         clock pessimism              0.466    82.108    
                         clock uncertainty           -0.184    81.923    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524    81.399    simple_lsd_inst_r/ram_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                         81.399    
                         arrival time                         -36.331    
  -------------------------------------------------------------------
                         slack                                 45.068    

Slack (MET) :             45.068ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.341ns  (logic 11.093ns (29.707%)  route 26.248ns (70.293%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.641 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.679    36.331    simple_lsd_inst_r/stp_1_n_474
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    81.641    simple_lsd_inst_r/clk_out2
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[36]/C
                         clock pessimism              0.466    82.108    
                         clock uncertainty           -0.184    81.923    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524    81.399    simple_lsd_inst_r/ram_wr_data_reg[36]
  -------------------------------------------------------------------
                         required time                         81.399    
                         arrival time                         -36.331    
  -------------------------------------------------------------------
                         slack                                 45.068    

Slack (MET) :             45.077ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.374ns  (logic 11.093ns (29.681%)  route 26.281ns (70.319%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 81.797 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 f  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 r  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 r  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          1.057    35.228    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I3_O)        0.124    35.352 r  simple_lsd_inst_r/stp_1/memory_reg_i_7__0/O
                         net (fo=1, routed)           1.013    36.365    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/wr_data[6]
    RAMB18_X4Y28         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.632    81.797    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y28         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.567    82.363    
                         clock uncertainty           -0.184    82.179    
    RAMB18_X4Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    81.442    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         81.442    
                         arrival time                         -36.365    
  -------------------------------------------------------------------
                         slack                                 45.077    

Slack (MET) :             45.090ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.414ns  (logic 11.093ns (29.649%)  route 26.321ns (70.351%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.753    36.405    simple_lsd_inst_r/stp_1_n_474
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[41]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.405    
  -------------------------------------------------------------------
                         slack                                 45.090    

Slack (MET) :             45.102ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.491ns  (logic 11.093ns (29.589%)  route 26.398ns (70.411%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 81.630 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.829    36.482    simple_lsd_inst_r/stp_1_n_474
    SLICE_X52Y56         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.466    81.630    simple_lsd_inst_r/clk_out2
    SLICE_X52Y56         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[56]/C
                         clock pessimism              0.567    82.197    
                         clock uncertainty           -0.184    82.013    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.429    81.584    simple_lsd_inst_r/ram_wr_data_reg[56]
  -------------------------------------------------------------------
                         required time                         81.584    
                         arrival time                         -36.482    
  -------------------------------------------------------------------
                         slack                                 45.102    

Slack (MET) :             45.108ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.621ns  (logic 11.093ns (29.486%)  route 26.528ns (70.514%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.355    34.525    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    34.649 r  simple_lsd_inst_r/stp_1/ram_wr_data[74]_i_1__0/O
                         net (fo=87, routed)          1.962    36.612    simple_lsd_inst_r/ram_wr_addr
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X40Y57         FDRE (Setup_fdre_C_CE)      -0.205    81.719    simple_lsd_inst_r/ram_wr_data_reg[41]
  -------------------------------------------------------------------
                         required time                         81.719    
                         arrival time                         -36.612    
  -------------------------------------------------------------------
                         slack                                 45.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.079%)  route 0.179ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.585    -0.647    simple_lsd_inst_f/stp_1/ca_0/clk_out2
    SLICE_X31Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/Q
                         net (fo=1, routed)           0.179    -0.327    simple_lsd_inst_f/stp_1/ca_0_n_3
    SLICE_X28Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.851    -0.889    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X28Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/C
                         clock pessimism              0.256    -0.633    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.070    -0.563    simple_lsd_inst_f/stp_1/out_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/forward_data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.190%)  route 0.178ns (55.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.551    -0.680    simple_lsd_inst_r/clk_out2
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  simple_lsd_inst_r/ram_wr_data_reg[58]/Q
                         net (fo=3, routed)           0.178    -0.361    simple_lsd_inst_r/ram_0/wr_data[58]
    SLICE_X52Y55         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.820    -0.920    simple_lsd_inst_r/ram_0/clk_out2
    SLICE_X52Y55         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[58]/C
                         clock pessimism              0.256    -0.663    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.066    -0.597    simple_lsd_inst_r/ram_0/forward_data_reg[58]
  -------------------------------------------------------------------
                         required time                          0.597    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.373%)  route 0.156ns (45.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.636    -0.595    topview_inst_r/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X41Y111        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/Q
                         net (fo=3, routed)           0.156    -0.298    topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg_n_0_[2][6]
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs[3][7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    topview_inst_r/topview_trans_inst0/divider_inst1/Rs[3][7]_i_1__0_n_0
    SLICE_X41Y112        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.906    -0.834    topview_inst_r/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X41Y112        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.092    -0.489    topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.489    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.552    -0.680    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X42Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/Q
                         net (fo=1, routed)           0.082    -0.433    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum[3]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.388 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.388    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_2_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.325 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.325    simple_lsd_inst_f/gau_0/tad_0/p_0_out[3]
    SLICE_X43Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.816    -0.924    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X43Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/C
                         clock pessimism              0.257    -0.667    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.105    -0.562    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.006%)  route 0.158ns (45.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.554    -0.677    topview_inst_f/topview_trans_inst1/divider_inst1/clk_out2
    SLICE_X35Y63         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/Q
                         net (fo=3, routed)           0.158    -0.378    topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg_n_0_[14][1]
    SLICE_X35Y62         LUT3 (Prop_lut3_I0_O)        0.045    -0.333 r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs[15][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    topview_inst_f/topview_trans_inst1/divider_inst1/Rs[15][2]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.821    -0.919    topview_inst_f/topview_trans_inst1/divider_inst1/clk_out2
    SLICE_X35Y62         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/C
                         clock pessimism              0.257    -0.661    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.092    -0.569    topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]
  -------------------------------------------------------------------
                         required time                          0.569    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst0/h0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.555    -0.676    topview_inst_f/topview_trans_inst0/divider_inst0/clk_out2
    SLICE_X41Y58         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/Q
                         net (fo=1, routed)           0.177    -0.359    topview_inst_f/topview_trans_inst0/g1_d_g0[15]
    SLICE_X41Y60         FDRE                                         r  topview_inst_f/topview_trans_inst0/h0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.822    -0.918    topview_inst_f/topview_trans_inst0/clk_out2
    SLICE_X41Y60         FDRE                                         r  topview_inst_f/topview_trans_inst0/h0_reg[15]/C
                         clock pessimism              0.256    -0.661    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.066    -0.595    topview_inst_f/topview_trans_inst0/h0_reg[15]
  -------------------------------------------------------------------
                         required time                          0.595    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.187%)  route 0.185ns (49.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.578    -0.654    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X55Y34         FDRE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.185    -0.328    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg_n_0_[6]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.283    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr[9]
    SLICE_X54Y34         FDSE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.844    -0.896    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X54Y34         FDSE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/C
                         clock pessimism              0.255    -0.641    
    SLICE_X54Y34         FDSE (Hold_fdse_C_D)         0.121    -0.520    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.220%)  route 0.178ns (55.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.563    -0.669    topview_inst_f/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X39Y48         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/Q
                         net (fo=3, routed)           0.178    -0.350    topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11]_13[7]
    SLICE_X37Y47         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.830    -0.910    topview_inst_f/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X37Y47         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/C
                         clock pessimism              0.257    -0.653    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.066    -0.587    topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]
  -------------------------------------------------------------------
                         required time                          0.587    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/forward_data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.754%)  route 0.181ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.552    -0.679    simple_lsd_inst_r/clk_out2
    SLICE_X47Y63         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  simple_lsd_inst_r/ram_wr_data_reg[52]/Q
                         net (fo=3, routed)           0.181    -0.357    simple_lsd_inst_r/ram_0/wr_data[52]
    SLICE_X45Y63         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.819    -0.921    simple_lsd_inst_r/ram_0/clk_out2
    SLICE_X45Y63         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[52]/C
                         clock pessimism              0.256    -0.664    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.070    -0.594    simple_lsd_inst_r/ram_0/forward_data_reg[52]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst1/h0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.557    -0.674    topview_inst_r/topview_trans_inst1/divider_inst0/clk_out2
    SLICE_X35Y91         FDRE                                         r  topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.361    topview_inst_r/topview_trans_inst1/g1_d_g0[9]
    SLICE_X34Y92         FDRE                                         r  topview_inst_r/topview_trans_inst1/h0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.824    -0.916    topview_inst_r/topview_trans_inst1/clk_out2
    SLICE_X34Y92         FDRE                                         r  topview_inst_r/topview_trans_inst1/h0_reg[9]/C
                         clock pessimism              0.257    -0.658    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.060    -0.598    topview_inst_r/topview_trans_inst1/h0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.598    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X2Y6       cam_top_inst_f/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         83.333      79.449     DSP48_X2Y18      cam_top_inst_r/camera_if_inst/r2y_0/s2_y_g_reg/CLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X3Y15     simple_lsd_inst_r/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X3Y12     simple_lsd_inst_r/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y7      simple_lsd_inst_f/ram_0/memory_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X2Y11     simple_lsd_inst_r/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y8      simple_lsd_inst_f/ram_0/memory_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X3Y14     simple_lsd_inst_r/ram_0/memory_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X1Y5      simple_lsd_inst_f/ram_0/memory_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.333      80.389     RAMB36_X2Y10     simple_lsd_inst_r/ram_0/memory_reg_4/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X32Y31     simple_lsd_inst_f/stp_1/stp_patch_v[2].stp_patch_h[2].patch_reg[2][2][8]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X66Y56     simple_lsd_inst_r/atan_0/s3_swap_reg_srl2/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X34Y36     simple_lsd_inst_f/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         41.667      40.417     SLICE_X66Y69     simple_lsd_inst_r/dly_norm/delay_use_fifo.fifo_0/ram_0/memory_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X30Y52     topview_inst_f/topview_trans_inst1/divider_inst0/Ns_reg[12][5]_srl13/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         41.667      40.687     SLICE_X30Y52     topview_inst_f/topview_trans_inst1/divider_inst0/Ns_reg[15][2]_srl16/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y19   clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  cam_pclk_pin

Setup :           26  Failing Endpoints,  Worst Slack       -8.443ns,  Total Violation     -157.850ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.443ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        15.278ns  (logic 0.642ns (4.202%)  route 14.636ns (95.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 89.479 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)        14.636    97.409    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y78         LUT6 (Prop_lut6_I3_O)        0.124    97.533 r  cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    97.533    cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0_n_0
    SLICE_X33Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.470    89.479    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
                         clock pessimism              0.000    89.479    
                         clock uncertainty           -0.418    89.061    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)        0.029    89.090    cam_top_inst_r/camera_if_inst/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         89.090    
                         arrival time                         -97.533    
  -------------------------------------------------------------------
                         slack                                 -8.443    

Slack (VIOLATED) :        -8.369ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        15.257ns  (logic 0.642ns (4.208%)  route 14.615ns (95.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 89.480 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)        14.615    97.388    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X34Y78         LUT5 (Prop_lut5_I2_O)        0.124    97.512 r  cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    97.512    cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0_n_0
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.471    89.480    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
                         clock pessimism              0.000    89.480    
                         clock uncertainty           -0.418    89.062    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.081    89.143    cam_top_inst_r/camera_if_inst/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         89.143    
                         arrival time                         -97.512    
  -------------------------------------------------------------------
                         slack                                 -8.369    

Slack (VIOLATED) :        -8.265ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        15.149ns  (logic 0.642ns (4.238%)  route 14.507ns (95.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 89.480 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)        14.507    97.280    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124    97.404 r  cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0/O
                         net (fo=1, routed)           0.000    97.404    cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0_n_0
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.471    89.480    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/C
                         clock pessimism              0.000    89.480    
                         clock uncertainty           -0.418    89.062    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.077    89.139    cam_top_inst_r/camera_if_inst/hcnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         89.139    
                         arrival time                         -97.404    
  -------------------------------------------------------------------
                         slack                                 -8.265    

Slack (VIOLATED) :        -6.599ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.418    89.058    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.629    cam_top_inst_r/camera_if_inst/hcnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         88.629    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.599    

Slack (VIOLATED) :        -6.599ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.418    89.058    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.629    cam_top_inst_r/camera_if_inst/hcnt2_reg[6]
  -------------------------------------------------------------------
                         required time                         88.629    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.599    

Slack (VIOLATED) :        -6.599ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.418    89.058    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.629    cam_top_inst_r/camera_if_inst/hcnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         88.629    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.599    

Slack (VIOLATED) :        -6.599ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.418    89.058    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.629    cam_top_inst_r/camera_if_inst/hcnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         88.629    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.599    

Slack (VIOLATED) :        -6.599ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.418    89.058    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.629    cam_top_inst_r/camera_if_inst/hcnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         88.629    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.599    

Slack (VIOLATED) :        -6.349ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        13.234ns  (logic 0.766ns (5.788%)  route 12.468ns (94.212%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 89.480 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.294    91.067    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X34Y78         LUT3 (Prop_lut3_I2_O)        0.124    91.191 f  cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0/O
                         net (fo=1, routed)           4.174    95.365    cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124    95.489 r  cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    95.489    cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0_n_0
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.471    89.480    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
                         clock pessimism              0.000    89.480    
                         clock uncertainty           -0.418    89.062    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.079    89.141    cam_top_inst_r/camera_if_inst/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         89.141    
                         arrival time                         -95.489    
  -------------------------------------------------------------------
                         slack                                 -6.349    

Slack (VIOLATED) :        -6.325ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0_1 rise@83.333ns)
  Data Path Delay:        12.699ns  (logic 0.642ns (5.055%)  route 12.057ns (94.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 89.477 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.665    94.954    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.468    89.477    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
                         clock pessimism              0.000    89.477    
                         clock uncertainty           -0.418    89.059    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429    88.630    cam_top_inst_r/camera_if_inst/hcnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         88.630    
                         arrival time                         -94.954    
  -------------------------------------------------------------------
                         slack                                 -6.325    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.286ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.209ns (4.082%)  route 4.911ns (95.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.099     4.437    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X33Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.818     2.751    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
                         clock pessimism              0.000     2.751    
                         clock uncertainty            0.418     3.169    
    SLICE_X33Y81         FDRE (Hold_fdre_C_R)        -0.018     3.151    cam_top_inst_r/camera_if_inst/vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.151    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  1.286    

Slack (MET) :             1.295ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 0.209ns (4.055%)  route 4.945ns (95.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.132     4.470    cam_top_inst_r/camera_if_inst/fifo_0/p_0_in
    SLICE_X32Y79         FDSE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.816     2.749    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X32Y79         FDSE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/C
                         clock pessimism              0.000     2.749    
                         clock uncertainty            0.418     3.167    
    SLICE_X32Y79         FDSE (Hold_fdse_C_S)         0.009     3.176    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  1.295    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.209ns (4.046%)  route 4.956ns (95.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.144     4.482    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X32Y80         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     2.750    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X32Y80         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
                         clock pessimism              0.000     2.750    
                         clock uncertainty            0.418     3.168    
    SLICE_X32Y80         FDRE (Hold_fdre_C_R)         0.009     3.177    cam_top_inst_r/camera_if_inst/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           4.482    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.306ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.209ns (4.046%)  route 4.956ns (95.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.144     4.482    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X32Y80         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     2.750    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X32Y80         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
                         clock pessimism              0.000     2.750    
                         clock uncertainty            0.418     3.168    
    SLICE_X32Y80         FDRE (Hold_fdre_C_R)         0.009     3.177    cam_top_inst_r/camera_if_inst/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.177    
                         arrival time                           4.482    
  -------------------------------------------------------------------
                         slack                                  1.306    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.209ns (4.033%)  route 4.973ns (95.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.160     4.499    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.816     2.749    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
                         clock pessimism              0.000     2.749    
                         clock uncertainty            0.418     3.167    
    SLICE_X34Y79         FDRE (Hold_fdre_C_R)         0.009     3.176    cam_top_inst_r/camera_if_inst/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.209ns (4.033%)  route 4.973ns (95.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.160     4.499    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.816     2.749    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
                         clock pessimism              0.000     2.749    
                         clock uncertainty            0.418     3.167    
    SLICE_X34Y79         FDRE (Hold_fdre_C_R)         0.009     3.176    cam_top_inst_r/camera_if_inst/vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.209ns (4.033%)  route 4.973ns (95.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.160     4.499    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.816     2.749    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
                         clock pessimism              0.000     2.749    
                         clock uncertainty            0.418     3.167    
    SLICE_X34Y79         FDRE (Hold_fdre_C_R)         0.009     3.176    cam_top_inst_r/camera_if_inst/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.176    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  1.323    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.209ns (4.013%)  route 4.999ns (95.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.186     4.524    cam_top_inst_r/camera_if_inst/fifo_0/p_0_in
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.818     2.751    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/C
                         clock pessimism              0.000     2.751    
                         clock uncertainty            0.418     3.169    
    SLICE_X34Y81         FDRE (Hold_fdre_C_R)         0.009     3.178    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.209ns (4.013%)  route 4.999ns (95.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.186     4.524    cam_top_inst_r/camera_if_inst/fifo_0/p_0_in
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.818     2.751    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/C
                         clock pessimism              0.000     2.751    
                         clock uncertainty            0.418     3.169    
    SLICE_X34Y81         FDRE (Hold_fdre_C_R)         0.009     3.178    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  1.347    

Slack (MET) :             1.347ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.209ns (4.013%)  route 4.999ns (95.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.418ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.186     4.524    cam_top_inst_r/camera_if_inst/fifo_0/p_0_in
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.818     2.751    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]/C
                         clock pessimism              0.000     2.751    
                         clock uncertainty            0.418     3.169    
    SLICE_X34Y81         FDRE (Hold_fdre_C_R)         0.009     3.178    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.178    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  1.347    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  cam_pclk_pin

Setup :           26  Failing Endpoints,  Worst Slack       -8.460ns,  Total Violation     -158.274ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.270ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.460ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        15.278ns  (logic 0.642ns (4.202%)  route 14.636ns (95.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        6.557ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.479ns = ( 89.479 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)        14.636    97.409    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y78         LUT6 (Prop_lut6_I3_O)        0.124    97.533 r  cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0/O
                         net (fo=1, routed)           0.000    97.533    cam_top_inst_r/camera_if_inst/vcnt[4]_i_1__0_n_0
    SLICE_X33Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.470    89.479    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[4]/C
                         clock pessimism              0.000    89.479    
                         clock uncertainty           -0.434    89.044    
    SLICE_X33Y78         FDRE (Setup_fdre_C_D)        0.029    89.073    cam_top_inst_r/camera_if_inst/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         89.073    
                         arrival time                         -97.533    
  -------------------------------------------------------------------
                         slack                                 -8.460    

Slack (VIOLATED) :        -8.386ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        15.257ns  (logic 0.642ns (4.208%)  route 14.615ns (95.792%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        6.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 89.480 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)        14.615    97.388    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X34Y78         LUT5 (Prop_lut5_I2_O)        0.124    97.512 r  cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0/O
                         net (fo=1, routed)           0.000    97.512    cam_top_inst_r/camera_if_inst/vcnt[0]_i_1__0_n_0
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.471    89.480    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[0]/C
                         clock pessimism              0.000    89.480    
                         clock uncertainty           -0.434    89.045    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.081    89.126    cam_top_inst_r/camera_if_inst/vcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         89.126    
                         arrival time                         -97.512    
  -------------------------------------------------------------------
                         slack                                 -8.386    

Slack (VIOLATED) :        -8.282ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        15.149ns  (logic 0.642ns (4.238%)  route 14.507ns (95.762%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        6.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 89.480 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)        14.507    97.280    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X34Y78         LUT4 (Prop_lut4_I3_O)        0.124    97.404 r  cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0/O
                         net (fo=1, routed)           0.000    97.404    cam_top_inst_r/camera_if_inst/hcnt2[0]_i_1__0_n_0
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.471    89.480    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[0]/C
                         clock pessimism              0.000    89.480    
                         clock uncertainty           -0.434    89.045    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.077    89.122    cam_top_inst_r/camera_if_inst/hcnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         89.122    
                         arrival time                         -97.404    
  -------------------------------------------------------------------
                         slack                                 -8.282    

Slack (VIOLATED) :        -6.616ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[10]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.434    89.041    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.612    cam_top_inst_r/camera_if_inst/hcnt2_reg[10]
  -------------------------------------------------------------------
                         required time                         88.612    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.616    

Slack (VIOLATED) :        -6.616ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[6]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.434    89.041    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.612    cam_top_inst_r/camera_if_inst/hcnt2_reg[6]
  -------------------------------------------------------------------
                         required time                         88.612    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.616    

Slack (VIOLATED) :        -6.616ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[7]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.434    89.041    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.612    cam_top_inst_r/camera_if_inst/hcnt2_reg[7]
  -------------------------------------------------------------------
                         required time                         88.612    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.616    

Slack (VIOLATED) :        -6.616ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[8]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.434    89.041    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.612    cam_top_inst_r/camera_if_inst/hcnt2_reg[8]
  -------------------------------------------------------------------
                         required time                         88.612    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.616    

Slack (VIOLATED) :        -6.616ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        12.973ns  (logic 0.642ns (4.949%)  route 12.331ns (95.051%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.554ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.476ns = ( 89.476 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.939    95.228    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.467    89.476    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y76         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[9]/C
                         clock pessimism              0.000    89.476    
                         clock uncertainty           -0.434    89.041    
    SLICE_X33Y76         FDRE (Setup_fdre_C_R)       -0.429    88.612    cam_top_inst_r/camera_if_inst/hcnt2_reg[9]
  -------------------------------------------------------------------
                         required time                         88.612    
                         arrival time                         -95.228    
  -------------------------------------------------------------------
                         slack                                 -6.616    

Slack (VIOLATED) :        -6.365ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        13.234ns  (logic 0.766ns (5.788%)  route 12.468ns (94.212%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        6.558ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.480ns = ( 89.480 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 r  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.294    91.067    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X34Y78         LUT3 (Prop_lut3_I2_O)        0.124    91.191 f  cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0/O
                         net (fo=1, routed)           4.174    95.365    cam_top_inst_r/camera_if_inst/vcnt[2]_i_2__0_n_0
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124    95.489 r  cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000    95.489    cam_top_inst_r/camera_if_inst/vcnt[2]_i_1__0_n_0
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.471    89.480    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y78         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[2]/C
                         clock pessimism              0.000    89.480    
                         clock uncertainty           -0.434    89.045    
    SLICE_X34Y78         FDRE (Setup_fdre_C_D)        0.079    89.124    cam_top_inst_r/camera_if_inst/vcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         89.124    
                         arrival time                         -95.489    
  -------------------------------------------------------------------
                         slack                                 -6.365    

Slack (VIOLATED) :        -6.341ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.667ns  (cam_pclk_pin rise@84.000ns - clk_out2_clk_wiz_0 rise@83.333ns)
  Data Path Delay:        12.699ns  (logic 0.642ns (5.055%)  route 12.057ns (94.945%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        6.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.477ns = ( 89.477 - 84.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 82.255 - 83.333 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451    84.784 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    86.069    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    78.310 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    80.516    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    80.617 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638    82.255    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518    82.773 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         8.393    91.166    cam_top_inst_r/camera_if_inst/cam_reset_OBUF
    SLICE_X33Y77         LUT3 (Prop_lut3_I2_O)        0.124    91.290 r  cam_top_inst_r/camera_if_inst/hcnt2[10]_i_1__0/O
                         net (fo=10, routed)          3.665    94.954    cam_top_inst_r/camera_if_inst/hcnt2[10]
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                     84.000    84.000 r  
    W10                                               0.000    84.000 r  pclk_r (IN)
                         net (fo=0)                   0.000    84.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         1.463    85.463 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           2.455    87.918    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    88.009 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          1.468    89.477    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y77         FDRE                                         r  cam_top_inst_r/camera_if_inst/hcnt2_reg[1]/C
                         clock pessimism              0.000    89.477    
                         clock uncertainty           -0.434    89.042    
    SLICE_X33Y77         FDRE (Setup_fdre_C_R)       -0.429    88.613    cam_top_inst_r/camera_if_inst/hcnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         88.613    
                         arrival time                         -94.954    
  -------------------------------------------------------------------
                         slack                                 -6.341    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.270ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.120ns  (logic 0.209ns (4.082%)  route 4.911ns (95.918%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.099     4.437    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X33Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.818     2.751    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X33Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[1]/C
                         clock pessimism              0.000     2.751    
                         clock uncertainty            0.434     3.185    
    SLICE_X33Y81         FDRE (Hold_fdre_C_R)        -0.018     3.167    cam_top_inst_r/camera_if_inst/vcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.167    
                         arrival time                           4.437    
  -------------------------------------------------------------------
                         slack                                  1.270    

Slack (MET) :             1.279ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 0.209ns (4.055%)  route 4.945ns (95.945%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.132     4.470    cam_top_inst_r/camera_if_inst/fifo_0/p_0_in
    SLICE_X32Y79         FDSE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.816     2.749    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X32Y79         FDSE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]/C
                         clock pessimism              0.000     2.749    
                         clock uncertainty            0.434     3.183    
    SLICE_X32Y79         FDSE (Hold_fdse_C_S)         0.009     3.192    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           4.470    
  -------------------------------------------------------------------
                         slack                                  1.279    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.209ns (4.046%)  route 4.956ns (95.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.144     4.482    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X32Y80         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     2.750    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X32Y80         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[7]/C
                         clock pessimism              0.000     2.750    
                         clock uncertainty            0.434     3.184    
    SLICE_X32Y80         FDRE (Hold_fdre_C_R)         0.009     3.193    cam_top_inst_r/camera_if_inst/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           4.482    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.289ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.209ns (4.046%)  route 4.956ns (95.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.750ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.144     4.482    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X32Y80         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.817     2.750    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X32Y80         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[8]/C
                         clock pessimism              0.000     2.750    
                         clock uncertainty            0.434     3.184    
    SLICE_X32Y80         FDRE (Hold_fdre_C_R)         0.009     3.193    cam_top_inst_r/camera_if_inst/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.193    
                         arrival time                           4.482    
  -------------------------------------------------------------------
                         slack                                  1.289    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.209ns (4.033%)  route 4.973ns (95.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.160     4.499    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.816     2.749    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[3]/C
                         clock pessimism              0.000     2.749    
                         clock uncertainty            0.434     3.183    
    SLICE_X34Y79         FDRE (Hold_fdre_C_R)         0.009     3.192    cam_top_inst_r/camera_if_inst/vcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.209ns (4.033%)  route 4.973ns (95.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.160     4.499    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.816     2.749    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[5]/C
                         clock pessimism              0.000     2.749    
                         clock uncertainty            0.434     3.183    
    SLICE_X34Y79         FDRE (Hold_fdre_C_R)         0.009     3.192    cam_top_inst_r/camera_if_inst/vcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.307ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.182ns  (logic 0.209ns (4.033%)  route 4.973ns (95.967%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.749ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.160     4.499    cam_top_inst_r/camera_if_inst/p_0_in
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.816     2.749    cam_top_inst_r/camera_if_inst/CLK
    SLICE_X34Y79         FDRE                                         r  cam_top_inst_r/camera_if_inst/vcnt_reg[6]/C
                         clock pessimism              0.000     2.749    
                         clock uncertainty            0.434     3.183    
    SLICE_X34Y79         FDRE (Hold_fdre_C_R)         0.009     3.192    cam_top_inst_r/camera_if_inst/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.192    
                         arrival time                           4.499    
  -------------------------------------------------------------------
                         slack                                  1.307    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.209ns (4.013%)  route 4.999ns (95.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.186     4.524    cam_top_inst_r/camera_if_inst/fifo_0/p_0_in
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.818     2.751    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]/C
                         clock pessimism              0.000     2.751    
                         clock uncertainty            0.434     3.185    
    SLICE_X34Y81         FDRE (Hold_fdre_C_R)         0.009     3.194    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.209ns (4.013%)  route 4.999ns (95.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.186     4.524    cam_top_inst_r/camera_if_inst/fifo_0/p_0_in
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.818     2.751    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]/C
                         clock pessimism              0.000     2.751    
                         clock uncertainty            0.434     3.185    
    SLICE_X34Y81         FDRE (Hold_fdre_C_R)         0.009     3.194    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  1.330    

Slack (MET) :             1.330ns  (arrival time - required time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by cam_pclk_pin  {rise@0.000ns fall@21.000ns period=42.000ns})
  Path Group:             cam_pclk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cam_pclk_pin rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.208ns  (logic 0.209ns (4.013%)  route 4.999ns (95.987%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.751ns
    Source Clock Delay      (SCD):    -0.683ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.434ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.548    -0.683    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.164    -0.519 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         2.813     2.293    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.045     2.338 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.186     4.524    cam_top_inst_r/camera_if_inst/fifo_0/p_0_in
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock cam_pclk_pin rise edge)
                                                      0.000     0.000 r  
    W10                                               0.000     0.000 r  pclk_r (IN)
                         net (fo=0)                   0.000     0.000    pclk_r
    W10                  IBUF (Prop_ibuf_I_O)         0.489     0.489 r  pclk_r_IBUF_inst/O
                         net (fo=1, routed)           1.414     1.904    pclk_r_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.933 r  pclk_r_IBUF_BUFG_inst/O
                         net (fo=37, routed)          0.818     2.751    cam_top_inst_r/camera_if_inst/fifo_0/CLK
    SLICE_X34Y81         FDRE                                         r  cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]/C
                         clock pessimism              0.000     2.751    
                         clock uncertainty            0.434     3.185    
    SLICE_X34Y81         FDRE (Hold_fdre_C_R)         0.009     3.194    cam_top_inst_r/camera_if_inst/fifo_0/wr_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.194    
                         arrival time                           4.524    
  -------------------------------------------------------------------
                         slack                                  1.330    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_fpga_0

Setup :          154  Failing Endpoints,  Worst Slack       -3.619ns,  Total Violation     -368.007ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.619ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.661ns  (logic 0.642ns (6.646%)  route 9.019ns (93.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.597   425.249    testset_inst/fbr_inst/SR[0]
    SLICE_X35Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X35Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[6]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.594   422.059    
    SLICE_X35Y84         FDRE (Setup_fdre_C_R)       -0.429   421.630    testset_inst/fbr_inst/cnt_edge_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        421.630    
                         arrival time                        -425.249    
  -------------------------------------------------------------------
                         slack                                 -3.619    

Slack (VIOLATED) :        -3.619ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.661ns  (logic 0.642ns (6.646%)  route 9.019ns (93.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.597   425.249    testset_inst/fbr_inst/SR[0]
    SLICE_X35Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X35Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[7]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.594   422.059    
    SLICE_X35Y84         FDRE (Setup_fdre_C_R)       -0.429   421.630    testset_inst/fbr_inst/cnt_edge_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        421.630    
                         arrival time                        -425.249    
  -------------------------------------------------------------------
                         slack                                 -3.619    

Slack (VIOLATED) :        -3.270ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.212ns  (logic 0.642ns (6.970%)  route 8.570ns (93.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 422.648 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.148   424.800    testset_inst/fbl_inst/SR[0]
    SLICE_X32Y81         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.469   422.648    testset_inst/fbl_inst/axi_aclk
    SLICE_X32Y81         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/C
                         clock pessimism              0.000   422.648    
                         clock uncertainty           -0.594   422.054    
    SLICE_X32Y81         FDRE (Setup_fdre_C_R)       -0.524   421.530    testset_inst/fbl_inst/cnt_edge_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        421.530    
                         arrival time                        -424.800    
  -------------------------------------------------------------------
                         slack                                 -3.270    

Slack (VIOLATED) :        -3.138ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[0]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.594   422.059    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.535    testset_inst/fbr_inst/cnt_edge_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        421.535    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.138    

Slack (VIOLATED) :        -3.138ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[11]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.594   422.059    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.535    testset_inst/fbr_inst/cnt_edge_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        421.535    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.138    

Slack (VIOLATED) :        -3.138ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[12]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.594   422.059    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.535    testset_inst/fbr_inst/cnt_edge_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        421.535    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.138    

Slack (VIOLATED) :        -3.138ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[13]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.594   422.059    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.535    testset_inst/fbr_inst/cnt_edge_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        421.535    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.138    

Slack (VIOLATED) :        -3.138ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[14]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.594   422.059    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.535    testset_inst/fbr_inst/cnt_edge_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        421.535    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.138    

Slack (VIOLATED) :        -3.138ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[15]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.594   422.059    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.535    testset_inst/fbr_inst/cnt_edge_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        421.535    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.138    

Slack (VIOLATED) :        -3.138ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0_1 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[8]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.594   422.059    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.535    testset_inst/fbr_inst/cnt_edge_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        421.535    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.653ns (30.046%)  route 3.849ns (69.954%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        4.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.516    -1.653    topview_inst_r/topview_ls_bram/clk_out2
    RAMB18_X2Y35         RAMB18E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.353    -0.300 r  topview_inst_r/topview_ls_bram/ram_reg_4/DOBDO[2]
                         net (fo=1, routed)           1.493     1.194    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_start_v_r[8]
    SLICE_X32Y87         LUT6 (Prop_lut6_I1_O)        0.100     1.294 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_8/O
                         net (fo=1, routed)           1.235     2.528    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_8_n_0
    SLICE_X32Y87         LUT3 (Prop_lut3_I2_O)        0.100     2.628 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_3/O
                         net (fo=1, routed)           1.121     3.749    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_3_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I2_O)        0.100     3.849 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     3.849    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.648     2.942    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.594     3.536    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.269     3.805    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.805    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 1.653ns (29.647%)  route 3.923ns (70.353%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.511    -1.658    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.353    -0.305 r  topview_inst_f/topview_ls_bram/ram_reg_0/DOBDO[7]
                         net (fo=1, routed)           1.249     0.945    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_f[6]
    SLICE_X33Y81         LUT5 (Prop_lut5_I2_O)        0.100     1.045 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_7/O
                         net (fo=1, routed)           1.141     2.185    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_7_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.100     2.285 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           1.533     3.818    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.100     3.918 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.918    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.695     2.989    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.594     3.583    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.270     3.853    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.653ns (29.639%)  route 3.924ns (70.361%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.511    -1.658    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.353    -0.305 r  topview_inst_f/topview_ls_bram/ram_reg_0/DOBDO[5]
                         net (fo=1, routed)           1.198     0.893    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_f[4]
    SLICE_X34Y83         LUT5 (Prop_lut5_I2_O)        0.100     0.993 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_10/O
                         net (fo=1, routed)           1.264     2.257    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.100     2.357 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           1.463     3.820    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_5_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.100     3.920 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.920    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.695     2.989    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.594     3.583    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.270     3.853    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.853    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.653ns (29.029%)  route 4.041ns (70.971%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        4.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.514    -1.655    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y13         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.353    -0.302 r  topview_inst_f/topview_ls_bram/ram_reg_3/DOBDO[6]
                         net (fo=1, routed)           1.462     1.161    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_start_v_f[3]
    SLICE_X31Y79         LUT6 (Prop_lut6_I1_O)        0.100     1.261 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_7/O
                         net (fo=1, routed)           1.181     2.441    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_7_n_0
    SLICE_X31Y84         LUT4 (Prop_lut4_I3_O)        0.100     2.541 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_4/O
                         net (fo=1, routed)           1.398     3.940    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_4_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.100     4.040 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.040    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.695     2.989    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.594     3.583    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.269     3.852    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.852    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 topview_inst_r/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.767ns (13.389%)  route 4.962ns (86.611%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        4.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    -1.692    topview_inst_r/clk_out2
    SLICE_X35Y88         FDRE                                         r  topview_inst_r/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.325 r  topview_inst_r/ready_reg/Q
                         net (fo=2, routed)           1.295    -0.030    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_ready_r
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.100     0.070 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_16/O
                         net (fo=1, routed)           1.180     1.249    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_16_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.100     1.349 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_9/O
                         net (fo=1, routed)           1.140     2.489    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_9_n_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.100     2.589 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           1.347     3.936    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.100     4.036 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.036    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.648     2.942    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.594     3.536    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.270     3.806    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.806    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 topview_inst_f/line_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.975ns (17.048%)  route 4.744ns (82.952%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        4.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.514    -1.655    topview_inst_f/clk_out2
    SLICE_X27Y83         FDRE                                         r  topview_inst_f/line_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.288 r  topview_inst_f/line_num_reg[9]/Q
                         net (fo=3, routed)           1.369     0.081    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_f[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I1_O)        0.100     0.181 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_10/O
                         net (fo=1, routed)           1.383     1.564    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_10_n_0
    SLICE_X32Y85         LUT2 (Prop_lut2_I1_O)        0.100     1.664 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_5/O
                         net (fo=1, routed)           0.000     1.664    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_5_n_0
    SLICE_X32Y85         MUXF7 (Prop_muxf7_I0_O)      0.168     1.832 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3/O
                         net (fo=1, routed)           1.992     3.824    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I3_O)        0.240     4.064 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.064    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X33Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.650     2.944    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.594     3.538    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.270     3.808    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.808    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.653ns (28.627%)  route 4.121ns (71.373%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        4.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.511    -1.658    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.353    -0.305 r  topview_inst_f/topview_ls_bram/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.207     0.903    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_f[5]
    SLICE_X31Y79         LUT6 (Prop_lut6_I2_O)        0.100     1.003 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_10/O
                         net (fo=1, routed)           1.148     2.150    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_10_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.100     2.250 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           1.766     4.017    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I4_O)        0.100     4.117 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     4.117    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X31Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.697     2.991    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     2.991    
                         clock uncertainty            0.594     3.585    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.270     3.855    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.855    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.653ns (28.651%)  route 4.116ns (71.349%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        4.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.521    -1.648    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y19         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.353    -0.295 r  topview_inst_r/topview_ls_bram/ram_reg_3/DOBDO[4]
                         net (fo=1, routed)           1.473     1.178    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_start_v_r[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.100     1.278 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_10/O
                         net (fo=1, routed)           1.181     2.459    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_10_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.100     2.559 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6/O
                         net (fo=1, routed)           1.463     4.022    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I5_O)        0.100     4.122 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     4.122    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X31Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.692     2.986    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     2.986    
                         clock uncertainty            0.594     3.580    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.271     3.851    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.851    
                         arrival time                           4.122    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.653ns (28.693%)  route 4.108ns (71.307%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        4.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.509    -1.660    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353    -0.307 r  topview_inst_f/topview_ls_bram/ram_reg_2/DOBDO[0]
                         net (fo=1, routed)           1.312     1.006    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_v_f[7]
    SLICE_X31Y82         LUT4 (Prop_lut4_I2_O)        0.100     1.106 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_8/O
                         net (fo=1, routed)           1.066     2.172    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_8_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.100     2.272 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           1.729     4.001    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_4_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.100     4.101 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     4.101    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X33Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.650     2.944    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.594     3.538    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.269     3.807    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.807    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.349ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 1.653ns (28.193%)  route 4.210ns (71.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.594ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.328ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.520    -1.649    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y18         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.353    -0.296 r  topview_inst_r/topview_ls_bram/ram_reg_0/DOBDO[3]
                         net (fo=1, routed)           1.496     1.200    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_r[2]
    SLICE_X32Y86         LUT5 (Prop_lut5_I2_O)        0.100     1.300 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_10/O
                         net (fo=1, routed)           1.065     2.365    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_10_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.100     2.465 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_5/O
                         net (fo=1, routed)           1.649     4.115    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_5_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.100     4.215 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     4.215    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X32Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.648     2.942    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.594     3.536    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.330     3.866    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.866    
                         arrival time                           4.215    
  -------------------------------------------------------------------
                         slack                                  0.349    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_fpga_0

Setup :          154  Failing Endpoints,  Worst Slack       -3.627ns,  Total Violation     -369.275ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.627ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.661ns  (logic 0.642ns (6.646%)  route 9.019ns (93.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.597   425.249    testset_inst/fbr_inst/SR[0]
    SLICE_X35Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X35Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[6]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X35Y84         FDRE (Setup_fdre_C_R)       -0.429   421.622    testset_inst/fbr_inst/cnt_edge_reg_reg[6]
  -------------------------------------------------------------------
                         required time                        421.622    
                         arrival time                        -425.249    
  -------------------------------------------------------------------
                         slack                                 -3.627    

Slack (VIOLATED) :        -3.627ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.661ns  (logic 0.642ns (6.646%)  route 9.019ns (93.354%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.597   425.249    testset_inst/fbr_inst/SR[0]
    SLICE_X35Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X35Y84         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[7]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X35Y84         FDRE (Setup_fdre_C_R)       -0.429   421.622    testset_inst/fbr_inst/cnt_edge_reg_reg[7]
  -------------------------------------------------------------------
                         required time                        421.622    
                         arrival time                        -425.249    
  -------------------------------------------------------------------
                         slack                                 -3.627    

Slack (VIOLATED) :        -3.278ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbl_inst/cnt_edge_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.212ns  (logic 0.642ns (6.970%)  route 8.570ns (93.030%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.726ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.648ns = ( 422.648 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.148   424.800    testset_inst/fbl_inst/SR[0]
    SLICE_X32Y81         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.469   422.648    testset_inst/fbl_inst/axi_aclk
    SLICE_X32Y81         FDRE                                         r  testset_inst/fbl_inst/cnt_edge_reg_reg[0]/C
                         clock pessimism              0.000   422.648    
                         clock uncertainty           -0.602   422.046    
    SLICE_X32Y81         FDRE (Setup_fdre_C_R)       -0.524   421.522    testset_inst/fbl_inst/cnt_edge_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        421.522    
                         arrival time                        -424.800    
  -------------------------------------------------------------------
                         slack                                 -3.278    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[0]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.527    testset_inst/fbr_inst/cnt_edge_reg_reg[0]
  -------------------------------------------------------------------
                         required time                        421.527    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[11]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.527    testset_inst/fbr_inst/cnt_edge_reg_reg[11]
  -------------------------------------------------------------------
                         required time                        421.527    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[12]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.527    testset_inst/fbr_inst/cnt_edge_reg_reg[12]
  -------------------------------------------------------------------
                         required time                        421.527    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[13]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.527    testset_inst/fbr_inst/cnt_edge_reg_reg[13]
  -------------------------------------------------------------------
                         required time                        421.527    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[14]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.527    testset_inst/fbr_inst/cnt_edge_reg_reg[14]
  -------------------------------------------------------------------
                         required time                        421.527    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[15]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.527    testset_inst/fbr_inst/cnt_edge_reg_reg[15]
  -------------------------------------------------------------------
                         required time                        421.527    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.146    

Slack (VIOLATED) :        -3.146ns  (required time - arrival time)
  Source:                 sys_reset_n_sync_regs_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            testset_inst/fbr_inst/cnt_edge_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_fpga_0 rise@420.000ns - clk_out2_clk_wiz_0 rise@416.667ns)
  Data Path Delay:        9.085ns  (logic 0.642ns (7.067%)  route 8.443ns (92.933%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        3.731ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 422.653 - 420.000 ) 
    Source Clock Delay      (SCD):    -1.078ns = ( 415.588 - 416.667 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    416.667   416.667 r  
    H16                                               0.000   416.667 r  sysclk (IN)
                         net (fo=0)                   0.000   416.667    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451   418.117 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   419.402    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759   411.643 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206   413.849    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   413.950 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.638   415.588    clk_12m
    SLICE_X32Y78         FDRE                                         r  sys_reset_n_sync_regs_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.518   416.106 f  sys_reset_n_sync_regs_reg[3]__0/Q
                         net (fo=213, routed)         6.422   422.528    testset_inst/fbl_inst/cam_reset_OBUF
    SLICE_X32Y78         LUT1 (Prop_lut1_I0_O)        0.124   422.652 r  testset_inst/fbl_inst/wr_addr[9]_i_1__0/O
                         net (fo=534, routed)         2.021   424.673    testset_inst/fbr_inst/SR[0]
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                    420.000   420.000 r  
    PS7_X0Y0             PS7                          0.000   420.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088   421.088    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091   421.179 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.474   422.653    testset_inst/fbr_inst/axi_aclk
    SLICE_X32Y85         FDRE                                         r  testset_inst/fbr_inst/cnt_edge_reg_reg[8]/C
                         clock pessimism              0.000   422.653    
                         clock uncertainty           -0.602   422.051    
    SLICE_X32Y85         FDRE (Setup_fdre_C_R)       -0.524   421.527    testset_inst/fbr_inst/cnt_edge_reg_reg[8]
  -------------------------------------------------------------------
                         required time                        421.527    
                         arrival time                        -424.673    
  -------------------------------------------------------------------
                         slack                                 -3.146    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_4/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.502ns  (logic 1.653ns (30.046%)  route 3.849ns (69.954%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        4.595ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.653ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.516    -1.653    topview_inst_r/topview_ls_bram/clk_out2
    RAMB18_X2Y35         RAMB18E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_4/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y35         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[2])
                                                      1.353    -0.300 r  topview_inst_r/topview_ls_bram/ram_reg_4/DOBDO[2]
                         net (fo=1, routed)           1.493     1.194    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_start_v_r[8]
    SLICE_X32Y87         LUT6 (Prop_lut6_I1_O)        0.100     1.294 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_8/O
                         net (fo=1, routed)           1.235     2.528    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_8_n_0
    SLICE_X32Y87         LUT3 (Prop_lut3_I2_O)        0.100     2.628 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_3/O
                         net (fo=1, routed)           1.121     3.749    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_3_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I2_O)        0.100     3.849 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[8]_i_1/O
                         net (fo=1, routed)           0.000     3.849    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[8]
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.648     2.942    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.602     3.544    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.269     3.813    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.813    
                         arrival time                           3.849    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.576ns  (logic 1.653ns (29.647%)  route 3.923ns (70.353%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.511    -1.658    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      1.353    -0.305 r  topview_inst_f/topview_ls_bram/ram_reg_0/DOBDO[7]
                         net (fo=1, routed)           1.249     0.945    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_f[6]
    SLICE_X33Y81         LUT5 (Prop_lut5_I2_O)        0.100     1.045 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_7/O
                         net (fo=1, routed)           1.141     2.185    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_7_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I4_O)        0.100     2.285 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_3/O
                         net (fo=1, routed)           1.533     3.818    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_3_n_0
    SLICE_X31Y87         LUT4 (Prop_lut4_I2_O)        0.100     3.918 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[6]_i_1/O
                         net (fo=1, routed)           0.000     3.918    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[6]
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.695     2.989    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.602     3.591    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.270     3.861    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.861    
                         arrival time                           3.918    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.653ns (29.639%)  route 3.924ns (70.361%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.511    -1.658    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[5])
                                                      1.353    -0.305 r  topview_inst_f/topview_ls_bram/ram_reg_0/DOBDO[5]
                         net (fo=1, routed)           1.198     0.893    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_f[4]
    SLICE_X34Y83         LUT5 (Prop_lut5_I2_O)        0.100     0.993 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_10/O
                         net (fo=1, routed)           1.264     2.257    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_10_n_0
    SLICE_X31Y83         LUT6 (Prop_lut6_I4_O)        0.100     2.357 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_5/O
                         net (fo=1, routed)           1.463     3.820    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_5_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I5_O)        0.100     3.920 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.920    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.695     2.989    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.602     3.591    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.270     3.861    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.861    
                         arrival time                           3.920    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.694ns  (logic 1.653ns (29.029%)  route 4.041ns (70.971%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        4.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.989ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.514    -1.655    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y13         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y13         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.353    -0.302 r  topview_inst_f/topview_ls_bram/ram_reg_3/DOBDO[6]
                         net (fo=1, routed)           1.462     1.161    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_start_v_f[3]
    SLICE_X31Y79         LUT6 (Prop_lut6_I1_O)        0.100     1.261 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_7/O
                         net (fo=1, routed)           1.181     2.441    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_7_n_0
    SLICE_X31Y84         LUT4 (Prop_lut4_I3_O)        0.100     2.541 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_4/O
                         net (fo=1, routed)           1.398     3.940    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_4_n_0
    SLICE_X31Y87         LUT6 (Prop_lut6_I4_O)        0.100     4.040 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[3]_i_1/O
                         net (fo=1, routed)           0.000     4.040    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[3]
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.695     2.989    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                         clock pessimism              0.000     2.989    
                         clock uncertainty            0.602     3.591    
    SLICE_X31Y87         FDRE (Hold_fdre_C_D)         0.269     3.860    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.860    
                         arrival time                           4.040    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 topview_inst_r/ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 0.767ns (13.389%)  route 4.962ns (86.611%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        4.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.692ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    -1.692    topview_inst_r/clk_out2
    SLICE_X35Y88         FDRE                                         r  topview_inst_r/ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y88         FDRE (Prop_fdre_C_Q)         0.367    -1.325 r  topview_inst_r/ready_reg/Q
                         net (fo=2, routed)           1.295    -0.030    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_ready_r
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.100     0.070 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_16/O
                         net (fo=1, routed)           1.180     1.249    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_16_n_0
    SLICE_X36Y88         LUT5 (Prop_lut5_I3_O)        0.100     1.349 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_9/O
                         net (fo=1, routed)           1.140     2.489    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_9_n_0
    SLICE_X35Y88         LUT5 (Prop_lut5_I4_O)        0.100     2.589 f  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_3/O
                         net (fo=1, routed)           1.347     3.936    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_3_n_0
    SLICE_X33Y87         LUT6 (Prop_lut6_I1_O)        0.100     4.036 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     4.036    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.648     2.942    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.602     3.544    
    SLICE_X33Y87         FDRE (Hold_fdre_C_D)         0.270     3.814    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.814    
                         arrival time                           4.036    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 topview_inst_f/line_num_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.975ns (17.048%)  route 4.744ns (82.952%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 MUXF7=1)
  Clock Path Skew:        4.599ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -1.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.514    -1.655    topview_inst_f/clk_out2
    SLICE_X27Y83         FDRE                                         r  topview_inst_f/line_num_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y83         FDRE (Prop_fdre_C_Q)         0.367    -1.288 r  topview_inst_f/line_num_reg[9]/Q
                         net (fo=3, routed)           1.369     0.081    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_num_f[9]
    SLICE_X31Y84         LUT4 (Prop_lut4_I1_O)        0.100     0.181 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_10/O
                         net (fo=1, routed)           1.383     1.564    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_10_n_0
    SLICE_X32Y85         LUT2 (Prop_lut2_I1_O)        0.100     1.664 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_5/O
                         net (fo=1, routed)           0.000     1.664    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_5_n_0
    SLICE_X32Y85         MUXF7 (Prop_muxf7_I0_O)      0.168     1.832 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3/O
                         net (fo=1, routed)           1.992     3.824    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]_i_3_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I3_O)        0.240     4.064 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     4.064    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X33Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.650     2.944    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.602     3.546    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.270     3.816    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.816    
                         arrival time                           4.064    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.774ns  (logic 1.653ns (28.627%)  route 4.121ns (71.373%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        4.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.991ns
    Source Clock Delay      (SCD):    -1.658ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.511    -1.658    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y16         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y16         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      1.353    -0.305 r  topview_inst_f/topview_ls_bram/ram_reg_0/DOBDO[6]
                         net (fo=1, routed)           1.207     0.903    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_f[5]
    SLICE_X31Y79         LUT6 (Prop_lut6_I2_O)        0.100     1.003 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_10/O
                         net (fo=1, routed)           1.148     2.150    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_10_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I4_O)        0.100     2.250 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4/O
                         net (fo=1, routed)           1.766     4.017    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_4_n_0
    SLICE_X31Y89         LUT6 (Prop_lut6_I4_O)        0.100     4.117 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     4.117    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X31Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.697     2.991    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000     2.991    
                         clock uncertainty            0.602     3.593    
    SLICE_X31Y89         FDRE (Hold_fdre_C_D)         0.270     3.863    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.863    
                         arrival time                           4.117    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_3/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.769ns  (logic 1.653ns (28.651%)  route 4.116ns (71.349%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        4.634ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.986ns
    Source Clock Delay      (SCD):    -1.648ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.521    -1.648    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y19         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_3/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      1.353    -0.295 r  topview_inst_r/topview_ls_bram/ram_reg_3/DOBDO[4]
                         net (fo=1, routed)           1.473     1.178    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_start_v_r[1]
    SLICE_X32Y89         LUT5 (Prop_lut5_I1_O)        0.100     1.278 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_10/O
                         net (fo=1, routed)           1.181     2.459    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_10_n_0
    SLICE_X32Y89         LUT5 (Prop_lut5_I0_O)        0.100     2.559 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6/O
                         net (fo=1, routed)           1.463     4.022    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_6_n_0
    SLICE_X31Y84         LUT6 (Prop_lut6_I5_O)        0.100     4.122 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[1]_i_1/O
                         net (fo=1, routed)           0.000     4.122    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[1]
    SLICE_X31Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.692     2.986    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X31Y84         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                         clock pessimism              0.000     2.986    
                         clock uncertainty            0.602     3.588    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.271     3.859    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.859    
                         arrival time                           4.122    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_ls_bram/ram_reg_2/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.761ns  (logic 1.653ns (28.693%)  route 4.108ns (71.307%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        4.604ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.944ns
    Source Clock Delay      (SCD):    -1.660ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.509    -1.660    topview_inst_f/topview_ls_bram/clk_out2
    RAMB36_X2Y14         RAMB36E1                                     r  topview_inst_f/topview_ls_bram/ram_reg_2/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.353    -0.307 r  topview_inst_f/topview_ls_bram/ram_reg_2/DOBDO[0]
                         net (fo=1, routed)           1.312     1.006    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_v_f[7]
    SLICE_X31Y82         LUT4 (Prop_lut4_I2_O)        0.100     1.106 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_8/O
                         net (fo=1, routed)           1.066     2.172    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_8_n_0
    SLICE_X31Y82         LUT6 (Prop_lut6_I2_O)        0.100     2.272 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_4/O
                         net (fo=1, routed)           1.729     4.001    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_4_n_0
    SLICE_X33Y89         LUT4 (Prop_lut4_I3_O)        0.100     4.101 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     4.101    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X33Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.650     2.944    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y89         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism              0.000     2.944    
                         clock uncertainty            0.602     3.546    
    SLICE_X33Y89         FDRE (Hold_fdre_C_D)         0.269     3.815    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.815    
                         arrival time                           4.101    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 1.653ns (28.193%)  route 4.210ns (71.807%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        4.591ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.942ns
    Source Clock Delay      (SCD):    -1.649ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.602ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.250ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    -5.272 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    -3.260    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.520    -1.649    topview_inst_r/topview_ls_bram/clk_out2
    RAMB36_X2Y18         RAMB36E1                                     r  topview_inst_r/topview_ls_bram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y18         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      1.353    -0.296 r  topview_inst_r/topview_ls_bram/ram_reg_0/DOBDO[3]
                         net (fo=1, routed)           1.496     1.200    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/topview_line_end_h_r[2]
    SLICE_X32Y86         LUT5 (Prop_lut5_I2_O)        0.100     1.300 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_10/O
                         net (fo=1, routed)           1.065     2.365    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_10_n_0
    SLICE_X32Y86         LUT6 (Prop_lut6_I4_O)        0.100     2.465 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_5/O
                         net (fo=1, routed)           1.649     4.115    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_5_n_0
    SLICE_X32Y87         LUT6 (Prop_lut6_I5_O)        0.100     4.215 r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata[2]_i_1/O
                         net (fo=1, routed)           0.000     4.215    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/reg_data_out[2]
    SLICE_X32Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pspl_comm_inst/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pspl_comm_inst/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pspl_comm_inst/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=778, routed)         1.648     2.942    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y87         FDRE                                         r  pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                         clock pessimism              0.000     2.942    
                         clock uncertainty            0.602     3.544    
    SLICE_X32Y87         FDRE (Hold_fdre_C_D)         0.330     3.874    pspl_comm_inst/pspl_comm_0/inst/pspl_comm_v1_0_S00_AXI_inst/axi_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.874    
                         arrival time                           4.215    
  -------------------------------------------------------------------
                         slack                                  0.341    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       44.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.889ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[37]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[37]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.889    

Slack (MET) :             44.889ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[38]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[38]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.889    

Slack (MET) :             44.889ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[40]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[40]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.889    

Slack (MET) :             44.967ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.625ns  (logic 11.093ns (29.483%)  route 26.532ns (70.517%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 81.629 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.963    36.616    simple_lsd_inst_r/stp_1_n_474
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.465    81.629    simple_lsd_inst_r/clk_out2
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/C
                         clock pessimism              0.567    82.196    
                         clock uncertainty           -0.184    82.012    
    SLICE_X53Y57         FDRE (Setup_fdre_C_R)       -0.429    81.583    simple_lsd_inst_r/ram_wr_data_reg[58]
  -------------------------------------------------------------------
                         required time                         81.583    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                 44.967    

Slack (MET) :             45.068ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.341ns  (logic 11.093ns (29.707%)  route 26.248ns (70.293%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.641 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.679    36.331    simple_lsd_inst_r/stp_1_n_474
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    81.641    simple_lsd_inst_r/clk_out2
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[23]/C
                         clock pessimism              0.466    82.108    
                         clock uncertainty           -0.184    81.923    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524    81.399    simple_lsd_inst_r/ram_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                         81.399    
                         arrival time                         -36.331    
  -------------------------------------------------------------------
                         slack                                 45.068    

Slack (MET) :             45.068ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.341ns  (logic 11.093ns (29.707%)  route 26.248ns (70.293%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.641 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.679    36.331    simple_lsd_inst_r/stp_1_n_474
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    81.641    simple_lsd_inst_r/clk_out2
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[36]/C
                         clock pessimism              0.466    82.108    
                         clock uncertainty           -0.184    81.923    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524    81.399    simple_lsd_inst_r/ram_wr_data_reg[36]
  -------------------------------------------------------------------
                         required time                         81.399    
                         arrival time                         -36.331    
  -------------------------------------------------------------------
                         slack                                 45.068    

Slack (MET) :             45.077ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.374ns  (logic 11.093ns (29.681%)  route 26.281ns (70.319%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 81.797 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 f  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 r  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 r  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          1.057    35.228    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I3_O)        0.124    35.352 r  simple_lsd_inst_r/stp_1/memory_reg_i_7__0/O
                         net (fo=1, routed)           1.013    36.365    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/wr_data[6]
    RAMB18_X4Y28         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.632    81.797    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y28         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.567    82.363    
                         clock uncertainty           -0.184    82.179    
    RAMB18_X4Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    81.442    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         81.442    
                         arrival time                         -36.365    
  -------------------------------------------------------------------
                         slack                                 45.077    

Slack (MET) :             45.090ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.414ns  (logic 11.093ns (29.649%)  route 26.321ns (70.351%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.753    36.405    simple_lsd_inst_r/stp_1_n_474
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[41]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.405    
  -------------------------------------------------------------------
                         slack                                 45.090    

Slack (MET) :             45.102ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.491ns  (logic 11.093ns (29.589%)  route 26.398ns (70.411%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 81.630 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.829    36.482    simple_lsd_inst_r/stp_1_n_474
    SLICE_X52Y56         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.466    81.630    simple_lsd_inst_r/clk_out2
    SLICE_X52Y56         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[56]/C
                         clock pessimism              0.567    82.197    
                         clock uncertainty           -0.184    82.013    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.429    81.584    simple_lsd_inst_r/ram_wr_data_reg[56]
  -------------------------------------------------------------------
                         required time                         81.584    
                         arrival time                         -36.482    
  -------------------------------------------------------------------
                         slack                                 45.102    

Slack (MET) :             45.108ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0_1 rise@83.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        37.621ns  (logic 11.093ns (29.486%)  route 26.528ns (70.514%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.355    34.525    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    34.649 r  simple_lsd_inst_r/stp_1/ram_wr_data[74]_i_1__0/O
                         net (fo=87, routed)          1.962    36.612    simple_lsd_inst_r/ram_wr_addr
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X40Y57         FDRE (Setup_fdre_C_CE)      -0.205    81.719    simple_lsd_inst_r/ram_wr_data_reg[41]
  -------------------------------------------------------------------
                         required time                         81.719    
                         arrival time                         -36.612    
  -------------------------------------------------------------------
                         slack                                 45.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.079%)  route 0.179ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.585    -0.647    simple_lsd_inst_f/stp_1/ca_0/clk_out2
    SLICE_X31Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/Q
                         net (fo=1, routed)           0.179    -0.327    simple_lsd_inst_f/stp_1/ca_0_n_3
    SLICE_X28Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.851    -0.889    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X28Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/C
                         clock pessimism              0.256    -0.633    
                         clock uncertainty            0.184    -0.448    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.070    -0.378    simple_lsd_inst_f/stp_1/out_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/forward_data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.190%)  route 0.178ns (55.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.551    -0.680    simple_lsd_inst_r/clk_out2
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  simple_lsd_inst_r/ram_wr_data_reg[58]/Q
                         net (fo=3, routed)           0.178    -0.361    simple_lsd_inst_r/ram_0/wr_data[58]
    SLICE_X52Y55         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.820    -0.920    simple_lsd_inst_r/ram_0/clk_out2
    SLICE_X52Y55         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[58]/C
                         clock pessimism              0.256    -0.663    
                         clock uncertainty            0.184    -0.479    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.066    -0.413    simple_lsd_inst_r/ram_0/forward_data_reg[58]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.373%)  route 0.156ns (45.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.636    -0.595    topview_inst_r/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X41Y111        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/Q
                         net (fo=3, routed)           0.156    -0.298    topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg_n_0_[2][6]
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs[3][7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    topview_inst_r/topview_trans_inst0/divider_inst1/Rs[3][7]_i_1__0_n_0
    SLICE_X41Y112        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.906    -0.834    topview_inst_r/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X41Y112        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.184    -0.397    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.092    -0.305    topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.552    -0.680    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X42Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/Q
                         net (fo=1, routed)           0.082    -0.433    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum[3]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.388 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.388    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_2_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.325 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.325    simple_lsd_inst_f/gau_0/tad_0/p_0_out[3]
    SLICE_X43Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.816    -0.924    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X43Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/C
                         clock pessimism              0.257    -0.667    
                         clock uncertainty            0.184    -0.482    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.105    -0.377    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.006%)  route 0.158ns (45.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.554    -0.677    topview_inst_f/topview_trans_inst1/divider_inst1/clk_out2
    SLICE_X35Y63         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/Q
                         net (fo=3, routed)           0.158    -0.378    topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg_n_0_[14][1]
    SLICE_X35Y62         LUT3 (Prop_lut3_I0_O)        0.045    -0.333 r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs[15][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    topview_inst_f/topview_trans_inst1/divider_inst1/Rs[15][2]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.821    -0.919    topview_inst_f/topview_trans_inst1/divider_inst1/clk_out2
    SLICE_X35Y62         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/C
                         clock pessimism              0.257    -0.661    
                         clock uncertainty            0.184    -0.477    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.092    -0.385    topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst0/h0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.555    -0.676    topview_inst_f/topview_trans_inst0/divider_inst0/clk_out2
    SLICE_X41Y58         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/Q
                         net (fo=1, routed)           0.177    -0.359    topview_inst_f/topview_trans_inst0/g1_d_g0[15]
    SLICE_X41Y60         FDRE                                         r  topview_inst_f/topview_trans_inst0/h0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.822    -0.918    topview_inst_f/topview_trans_inst0/clk_out2
    SLICE_X41Y60         FDRE                                         r  topview_inst_f/topview_trans_inst0/h0_reg[15]/C
                         clock pessimism              0.256    -0.661    
                         clock uncertainty            0.184    -0.477    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.066    -0.411    topview_inst_f/topview_trans_inst0/h0_reg[15]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.187%)  route 0.185ns (49.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.578    -0.654    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X55Y34         FDRE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.185    -0.328    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg_n_0_[6]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.283    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr[9]
    SLICE_X54Y34         FDSE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.844    -0.896    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X54Y34         FDSE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/C
                         clock pessimism              0.255    -0.641    
                         clock uncertainty            0.184    -0.456    
    SLICE_X54Y34         FDSE (Hold_fdse_C_D)         0.121    -0.335    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.220%)  route 0.178ns (55.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.563    -0.669    topview_inst_f/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X39Y48         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/Q
                         net (fo=3, routed)           0.178    -0.350    topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11]_13[7]
    SLICE_X37Y47         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.830    -0.910    topview_inst_f/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X37Y47         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/C
                         clock pessimism              0.257    -0.653    
                         clock uncertainty            0.184    -0.468    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.066    -0.402    topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/forward_data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.754%)  route 0.181ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.552    -0.679    simple_lsd_inst_r/clk_out2
    SLICE_X47Y63         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  simple_lsd_inst_r/ram_wr_data_reg[52]/Q
                         net (fo=3, routed)           0.181    -0.357    simple_lsd_inst_r/ram_0/wr_data[52]
    SLICE_X45Y63         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.819    -0.921    simple_lsd_inst_r/ram_0/clk_out2
    SLICE_X45Y63         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[52]/C
                         clock pessimism              0.256    -0.664    
                         clock uncertainty            0.184    -0.480    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.070    -0.410    simple_lsd_inst_r/ram_0/forward_data_reg[52]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst1/h0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.557    -0.674    topview_inst_r/topview_trans_inst1/divider_inst0/clk_out2
    SLICE_X35Y91         FDRE                                         r  topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.361    topview_inst_r/topview_trans_inst1/g1_d_g0[9]
    SLICE_X34Y92         FDRE                                         r  topview_inst_r/topview_trans_inst1/h0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.824    -0.916    topview_inst_r/topview_trans_inst1/clk_out2
    SLICE_X34Y92         FDRE                                         r  topview_inst_r/topview_trans_inst1/h0_reg[9]/C
                         clock pessimism              0.257    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.060    -0.414    topview_inst_r/topview_trans_inst1/h0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.053    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       44.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.889ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[37]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[37]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[37]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[37]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.889    

Slack (MET) :             44.889ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[38]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[38]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.889    

Slack (MET) :             44.889ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[40]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.615ns  (logic 11.093ns (29.491%)  route 26.522ns (70.509%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.954    36.606    simple_lsd_inst_r/stp_1_n_474
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[40]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X39Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[40]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X39Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[40]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.606    
  -------------------------------------------------------------------
                         slack                                 44.889    

Slack (MET) :             44.967ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[58]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.625ns  (logic 11.093ns (29.483%)  route 26.532ns (70.517%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 81.629 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.963    36.616    simple_lsd_inst_r/stp_1_n_474
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.465    81.629    simple_lsd_inst_r/clk_out2
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/C
                         clock pessimism              0.567    82.196    
                         clock uncertainty           -0.184    82.012    
    SLICE_X53Y57         FDRE (Setup_fdre_C_R)       -0.429    81.583    simple_lsd_inst_r/ram_wr_data_reg[58]
  -------------------------------------------------------------------
                         required time                         81.583    
                         arrival time                         -36.616    
  -------------------------------------------------------------------
                         slack                                 44.967    

Slack (MET) :             45.068ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.341ns  (logic 11.093ns (29.707%)  route 26.248ns (70.293%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.641 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.679    36.331    simple_lsd_inst_r/stp_1_n_474
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    81.641    simple_lsd_inst_r/clk_out2
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[23]/C
                         clock pessimism              0.466    82.108    
                         clock uncertainty           -0.184    81.923    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524    81.399    simple_lsd_inst_r/ram_wr_data_reg[23]
  -------------------------------------------------------------------
                         required time                         81.399    
                         arrival time                         -36.331    
  -------------------------------------------------------------------
                         slack                                 45.068    

Slack (MET) :             45.068ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[36]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.341ns  (logic 11.093ns (29.707%)  route 26.248ns (70.293%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.692ns = ( 81.641 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.679    36.331    simple_lsd_inst_r/stp_1_n_474
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[36]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.477    81.641    simple_lsd_inst_r/clk_out2
    SLICE_X46Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[36]/C
                         clock pessimism              0.466    82.108    
                         clock uncertainty           -0.184    81.923    
    SLICE_X46Y57         FDRE (Setup_fdre_C_R)       -0.524    81.399    simple_lsd_inst_r/ram_wr_data_reg[36]
  -------------------------------------------------------------------
                         required time                         81.399    
                         arrival time                         -36.331    
  -------------------------------------------------------------------
                         slack                                 45.068    

Slack (MET) :             45.077ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.374ns  (logic 11.093ns (29.681%)  route 26.281ns (70.319%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 81.797 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 f  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 r  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 r  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          1.057    35.228    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X65Y71         LUT6 (Prop_lut6_I3_O)        0.124    35.352 r  simple_lsd_inst_r/stp_1/memory_reg_i_7__0/O
                         net (fo=1, routed)           1.013    36.365    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/wr_data[6]
    RAMB18_X4Y28         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.632    81.797    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/clk_out2
    RAMB18_X4Y28         RAMB18E1                                     r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg/CLKARDCLK
                         clock pessimism              0.567    82.363    
                         clock uncertainty           -0.184    82.179    
    RAMB18_X4Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_DIADI[6])
                                                     -0.737    81.442    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg
  -------------------------------------------------------------------
                         required time                         81.442    
                         arrival time                         -36.365    
  -------------------------------------------------------------------
                         slack                                 45.077    

Slack (MET) :             45.090ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[41]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.414ns  (logic 11.093ns (29.649%)  route 26.321ns (70.351%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.753    36.405    simple_lsd_inst_r/stp_1_n_474
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X40Y57         FDRE (Setup_fdre_C_R)       -0.429    81.495    simple_lsd_inst_r/ram_wr_data_reg[41]
  -------------------------------------------------------------------
                         required time                         81.495    
                         arrival time                         -36.405    
  -------------------------------------------------------------------
                         slack                                 45.090    

Slack (MET) :             45.102ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[56]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.491ns  (logic 11.093ns (29.589%)  route 26.398ns (70.411%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 81.630 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.358    34.528    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I2_O)        0.124    34.652 r  simple_lsd_inst_r/stp_1/ram_wr_data[73]_i_1__0/O
                         net (fo=74, routed)          1.829    36.482    simple_lsd_inst_r/stp_1_n_474
    SLICE_X52Y56         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[56]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.466    81.630    simple_lsd_inst_r/clk_out2
    SLICE_X52Y56         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[56]/C
                         clock pessimism              0.567    82.197    
                         clock uncertainty           -0.184    82.013    
    SLICE_X52Y56         FDRE (Setup_fdre_C_R)       -0.429    81.584    simple_lsd_inst_r/ram_wr_data_reg[56]
  -------------------------------------------------------------------
                         required time                         81.584    
                         arrival time                         -36.482    
  -------------------------------------------------------------------
                         slack                                 45.102    

Slack (MET) :             45.108ns  (required time - arrival time)
  Source:                 simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_wr_data_reg[41]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (clk_out2_clk_wiz_0 rise@83.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        37.621ns  (logic 11.093ns (29.486%)  route 26.528ns (70.514%))
  Logic Levels:           39  (CARRY4=14 LUT2=2 LUT3=3 LUT4=6 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.691ns = ( 81.642 - 83.333 ) 
    Source Clock Delay      (SCD):    -1.009ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    -5.023 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    -2.817    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.707    -1.009    simple_lsd_inst_r/stp_1/clk_out2
    SLICE_X85Y71         FDRE                                         r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y71         FDRE (Prop_fdre_C_Q)         0.456    -0.553 r  simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]/Q
                         net (fo=33, routed)          2.696     2.142    simple_lsd_inst_r/stp_1/stp_pad_v[1].stp_pad_h[1].out_patch_reg[47]_0[6]
    SLICE_X62Y83         LUT4 (Prop_lut4_I3_O)        0.124     2.266 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0/O
                         net (fo=1, routed)           0.000     2.266    simple_lsd_inst_r/stp_1/angle_1[7]_i_177__0_n_0
    SLICE_X62Y83         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.642 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_162__0/CO[3]
                         net (fo=7, routed)           1.004     3.647    simple_lsd_inst_r/stp_1/angle_diff1_return4
    SLICE_X63Y83         LUT3 (Prop_lut3_I1_O)        0.152     3.799 r  simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0/O
                         net (fo=1, routed)           0.000     3.799    simple_lsd_inst_r/stp_1/angle_1[7]_i_125__0_n_0
    SLICE_X63Y83         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.498     4.297 r  simple_lsd_inst_r/stp_1/angle_1_reg[7]_i_73__0/O[2]
                         net (fo=6, routed)           1.005     5.301    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff1_return2[2]
    SLICE_X65Y84         LUT5 (Prop_lut5_I1_O)        0.330     5.631 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0/O
                         net (fo=6, routed)           0.726     6.357    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_71__0_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.326     6.683 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0/O
                         net (fo=1, routed)           0.453     7.135    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_83__0_n_0
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     7.259 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0/O
                         net (fo=1, routed)           0.000     7.259    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_25__0_n_0
    SLICE_X62Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.792 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1_reg[7]_i_5__0/CO[3]
                         net (fo=44, routed)          1.064     8.857    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_1[7]_i_26__0_0[0]
    SLICE_X59Y80         LUT2 (Prop_lut2_I0_O)        0.124     8.981 r  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_2[7]_i_26__0/O
                         net (fo=41, routed)          0.677     9.658    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_46__0_0
    SLICE_X64Y76         LUT6 (Prop_lut6_I0_O)        0.124     9.782 r  simple_lsd_inst_r/stp_1/angle_2[1]_i_4__0/O
                         net (fo=6, routed)           0.998    10.780    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0_0
    SLICE_X59Y75         LUT4 (Prop_lut4_I1_O)        0.124    10.904 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0/O
                         net (fo=1, routed)           0.000    10.904    simple_lsd_inst_r/ram_0/angle_2[7]_i_216__0_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    11.436 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_182__0/CO[3]
                         net (fo=7, routed)           0.939    12.376    simple_lsd_inst_r/ram_0/angle_diff8_return4
    SLICE_X61Y75         LUT6 (Prop_lut6_I1_O)        0.124    12.500 r  simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0/O
                         net (fo=1, routed)           0.506    13.006    simple_lsd_inst_r/ram_0/angle_2[7]_i_158__0_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.532 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0/CO[3]
                         net (fo=1, routed)           0.009    13.541    simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_76__0_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.854 r  simple_lsd_inst_r/ram_0/angle_2_reg[7]_i_65__0/O[3]
                         net (fo=23, routed)          1.302    15.156    simple_lsd_inst_r/angle_diff8_return2[7]
    SLICE_X58Y78         LUT5 (Prop_lut5_I4_O)        0.332    15.488 f  simple_lsd_inst_r/angle_2[7]_i_71__0/O
                         net (fo=5, routed)           0.322    15.810    simple_lsd_inst_r/angle_2[7]_i_71__0_n_0
    SLICE_X57Y78         LUT4 (Prop_lut4_I1_O)        0.328    16.138 r  simple_lsd_inst_r/angle_2[7]_i_29__0/O
                         net (fo=1, routed)           0.527    16.665    simple_lsd_inst_r/angle_2[7]_i_29__0_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.172 r  simple_lsd_inst_r/angle_2_reg[7]_i_7__0/CO[3]
                         net (fo=16, routed)          1.155    18.327    simple_lsd_inst_r/stp_1/angle_2_reg[0]_0[0]
    SLICE_X62Y78         LUT4 (Prop_lut4_I1_O)        0.124    18.451 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0/O
                         net (fo=10, routed)          0.493    18.944    simple_lsd_inst_r/stp_1/angle_2[7]_i_2__0_n_0
    SLICE_X61Y81         LUT6 (Prop_lut6_I5_O)        0.124    19.068 f  simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0/O
                         net (fo=1, routed)           0.412    19.480    simple_lsd_inst_r/stp_1/angle_2[7]_i_233__0_n_0
    SLICE_X61Y80         LUT3 (Prop_lut3_I2_O)        0.124    19.604 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0/O
                         net (fo=1, routed)           0.000    19.604    simple_lsd_inst_r/stp_1/angle_2[7]_i_189__0_n_0
    SLICE_X61Y80         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    20.005 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_179__0/CO[3]
                         net (fo=7, routed)           1.106    21.111    simple_lsd_inst_r/stp_1/angle_diff12_return4
    SLICE_X58Y82         LUT6 (Prop_lut6_I1_O)        0.124    21.235 r  simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0/O
                         net (fo=1, routed)           0.568    21.803    simple_lsd_inst_r/stp_1/angle_2[7]_i_109__0_n_0
    SLICE_X59Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    22.201 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0/CO[3]
                         net (fo=1, routed)           0.000    22.201    simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_55__0_n_0
    SLICE_X59Y83         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    22.423 r  simple_lsd_inst_r/stp_1/angle_2_reg[7]_i_44__0/O[0]
                         net (fo=6, routed)           1.076    23.499    simple_lsd_inst_r/angle_diff12_return2[4]
    SLICE_X58Y85         LUT5 (Prop_lut5_I0_O)        0.325    23.824 r  simple_lsd_inst_r/angle_2[7]_i_99__0/O
                         net (fo=1, routed)           0.594    24.418    simple_lsd_inst_r/angle_2[7]_i_99__0_n_0
    SLICE_X54Y84         LUT3 (Prop_lut3_I2_O)        0.328    24.746 r  simple_lsd_inst_r/angle_2[7]_i_49__0/O
                         net (fo=3, routed)           0.450    25.196    simple_lsd_inst_r/angle_2[7]_i_49__0_n_0
    SLICE_X58Y84         LUT6 (Prop_lut6_I5_O)        0.124    25.320 r  simple_lsd_inst_r/angle_2[7]_i_11__0/O
                         net (fo=1, routed)           0.478    25.798    simple_lsd_inst_r/angle_2[7]_i_11__0_n_0
    SLICE_X57Y84         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    26.196 r  simple_lsd_inst_r/angle_2_reg[7]_i_3__0/CO[3]
                         net (fo=40, routed)          1.355    27.551    simple_lsd_inst_r/stp_1/angle_2_reg[7]_0[0]
    SLICE_X58Y81         LUT4 (Prop_lut4_I2_O)        0.152    27.703 r  simple_lsd_inst_r/stp_1/memory_reg_i_97__0/O
                         net (fo=2, routed)           0.960    28.663    simple_lsd_inst_r/stp_1/memory_reg_i_97__0_n_0
    SLICE_X54Y80         LUT4 (Prop_lut4_I2_O)        0.348    29.011 r  simple_lsd_inst_r/stp_1/memory_reg_i_81__0/O
                         net (fo=1, routed)           0.000    29.011    simple_lsd_inst_r/stp_1/memory_reg_i_81__0_n_0
    SLICE_X54Y80         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.544 r  simple_lsd_inst_r/stp_1/memory_reg_i_61__0/CO[3]
                         net (fo=7, routed)           0.969    30.513    simple_lsd_inst_r/stp_1/angle_diff6_return4
    SLICE_X56Y79         LUT6 (Prop_lut6_I5_O)        0.124    30.637 r  simple_lsd_inst_r/stp_1/memory_reg_i_54__0/O
                         net (fo=1, routed)           0.640    31.277    simple_lsd_inst_r/stp_1/memory_reg_i_54__0_n_0
    SLICE_X57Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    31.675 r  simple_lsd_inst_r/stp_1/memory_reg_i_33__0/CO[3]
                         net (fo=1, routed)           0.000    31.675    simple_lsd_inst_r/stp_1/memory_reg_i_33__0_n_0
    SLICE_X57Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.897 r  simple_lsd_inst_r/stp_1/memory_reg_i_23__0/O[0]
                         net (fo=1, routed)           0.578    32.474    simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/angle_diff6_return2[4]
    SLICE_X56Y79         LUT5 (Prop_lut5_I0_O)        0.299    32.773 f  simple_lsd_inst_r/dly_0/delay_use_fifo.fifo_0/ram_0/memory_reg_i_21__0/O
                         net (fo=1, routed)           0.306    33.079    simple_lsd_inst_r/ram_0/memory_reg_i_15__0
    SLICE_X55Y79         LUT6 (Prop_lut6_I0_O)        0.124    33.203 f  simple_lsd_inst_r/ram_0/memory_reg_i_17__0/O
                         net (fo=4, routed)           0.844    34.047    simple_lsd_inst_r/stp_1/ram_wr_data_reg[0]_0
    SLICE_X57Y70         LUT2 (Prop_lut2_I1_O)        0.124    34.171 f  simple_lsd_inst_r/stp_1/memory_reg_i_15__0/O
                         net (fo=44, routed)          0.355    34.525    simple_lsd_inst_r/stp_1/memory_reg_i_15__0_n_0
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    34.649 r  simple_lsd_inst_r/stp_1/ram_wr_data[74]_i_1__0/O
                         net (fo=87, routed)          1.962    36.612    simple_lsd_inst_r/ram_wr_addr
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     83.333    83.333 r  
    H16                                               0.000    83.333 r  sysclk (IN)
                         net (fo=0)                   0.000    83.333    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    84.714 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    85.876    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    78.061 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    80.074    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    80.165 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        1.478    81.642    simple_lsd_inst_r/clk_out2
    SLICE_X40Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[41]/C
                         clock pessimism              0.466    82.109    
                         clock uncertainty           -0.184    81.924    
    SLICE_X40Y57         FDRE (Setup_fdre_C_CE)      -0.205    81.719    simple_lsd_inst_r/ram_wr_data_reg[41]
  -------------------------------------------------------------------
                         required time                         81.719    
                         arrival time                         -36.612    
  -------------------------------------------------------------------
                         slack                                 45.108    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.079%)  route 0.179ns (55.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.889ns
    Source Clock Delay      (SCD):    -0.647ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.585    -0.647    simple_lsd_inst_f/stp_1/ca_0/clk_out2
    SLICE_X31Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.506 r  simple_lsd_inst_f/stp_1/ca_0/out_vcnt_reg[6]/Q
                         net (fo=1, routed)           0.179    -0.327    simple_lsd_inst_f/stp_1/ca_0_n_3
    SLICE_X28Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.851    -0.889    simple_lsd_inst_f/stp_1/clk_out2
    SLICE_X28Y33         FDRE                                         r  simple_lsd_inst_f/stp_1/out_vcnt_reg[6]/C
                         clock pessimism              0.256    -0.633    
                         clock uncertainty            0.184    -0.448    
    SLICE_X28Y33         FDRE (Hold_fdre_C_D)         0.070    -0.378    simple_lsd_inst_f/stp_1/out_vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/forward_data_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.190%)  route 0.178ns (55.810%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.551    -0.680    simple_lsd_inst_r/clk_out2
    SLICE_X53Y57         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.539 r  simple_lsd_inst_r/ram_wr_data_reg[58]/Q
                         net (fo=3, routed)           0.178    -0.361    simple_lsd_inst_r/ram_0/wr_data[58]
    SLICE_X52Y55         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.820    -0.920    simple_lsd_inst_r/ram_0/clk_out2
    SLICE_X52Y55         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[58]/C
                         clock pessimism              0.256    -0.663    
                         clock uncertainty            0.184    -0.479    
    SLICE_X52Y55         FDRE (Hold_fdre_C_D)         0.066    -0.413    simple_lsd_inst_r/ram_0/forward_data_reg[58]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.373%)  route 0.156ns (45.627%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.636    -0.595    topview_inst_r/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X41Y111        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[2][6]/Q
                         net (fo=3, routed)           0.156    -0.298    topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg_n_0_[2][6]
    SLICE_X41Y112        LUT3 (Prop_lut3_I0_O)        0.045    -0.253 r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs[3][7]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.253    topview_inst_r/topview_trans_inst0/divider_inst1/Rs[3][7]_i_1__0_n_0
    SLICE_X41Y112        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.906    -0.834    topview_inst_r/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X41Y112        FDRE                                         r  topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.184    -0.397    
    SLICE_X41Y112        FDRE (Hold_fdre_C_D)         0.092    -0.305    topview_inst_r/topview_trans_inst0/divider_inst1/Rs_reg[3][7]
  -------------------------------------------------------------------
                         required time                          0.305    
                         arrival time                          -0.253    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.272ns (76.814%)  route 0.082ns (23.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.680ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.552    -0.680    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X42Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y27         FDRE (Prop_fdre_C_Q)         0.164    -0.516 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum_reg[3]__0/Q
                         net (fo=1, routed)           0.082    -0.433    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[2].add_p[8].sum[3]
    SLICE_X43Y27         LUT2 (Prop_lut2_I1_O)        0.045    -0.388 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.388    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum[3]_i_2_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063    -0.325 r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.325    simple_lsd_inst_f/gau_0/tad_0/p_0_out[3]
    SLICE_X43Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.816    -0.924    simple_lsd_inst_f/gau_0/tad_0/clk_out2
    SLICE_X43Y27         FDRE                                         r  simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]/C
                         clock pessimism              0.257    -0.667    
                         clock uncertainty            0.184    -0.482    
    SLICE_X43Y27         FDRE (Hold_fdre_C_D)         0.105    -0.377    simple_lsd_inst_f/gau_0/tad_0/itg_add_d[3].add_p[0].sum_reg[3]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.006%)  route 0.158ns (45.994%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.919ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.554    -0.677    topview_inst_f/topview_trans_inst1/divider_inst1/clk_out2
    SLICE_X35Y63         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[14][1]/Q
                         net (fo=3, routed)           0.158    -0.378    topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg_n_0_[14][1]
    SLICE_X35Y62         LUT3 (Prop_lut3_I0_O)        0.045    -0.333 r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs[15][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.333    topview_inst_f/topview_trans_inst1/divider_inst1/Rs[15][2]_i_1_n_0
    SLICE_X35Y62         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.821    -0.919    topview_inst_f/topview_trans_inst1/divider_inst1/clk_out2
    SLICE_X35Y62         FDRE                                         r  topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]/C
                         clock pessimism              0.257    -0.661    
                         clock uncertainty            0.184    -0.477    
    SLICE_X35Y62         FDRE (Hold_fdre_C_D)         0.092    -0.385    topview_inst_f/topview_trans_inst1/divider_inst1/Rs_reg[15][2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst0/h0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.408%)  route 0.177ns (55.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.676ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.555    -0.676    topview_inst_f/topview_trans_inst0/divider_inst0/clk_out2
    SLICE_X41Y58         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.535 r  topview_inst_f/topview_trans_inst0/divider_inst0/Q_reg[15]/Q
                         net (fo=1, routed)           0.177    -0.359    topview_inst_f/topview_trans_inst0/g1_d_g0[15]
    SLICE_X41Y60         FDRE                                         r  topview_inst_f/topview_trans_inst0/h0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.822    -0.918    topview_inst_f/topview_trans_inst0/clk_out2
    SLICE_X41Y60         FDRE                                         r  topview_inst_f/topview_trans_inst0/h0_reg[15]/C
                         clock pessimism              0.256    -0.661    
                         clock uncertainty            0.184    -0.477    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.066    -0.411    topview_inst_f/topview_trans_inst0/h0_reg[15]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.359    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.187%)  route 0.185ns (49.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.578    -0.654    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X55Y34         FDRE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[6]/Q
                         net (fo=6, routed)           0.185    -0.328    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg_n_0_[6]
    SLICE_X54Y34         LUT6 (Prop_lut6_I3_O)        0.045    -0.283 r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr[9]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.283    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr[9]
    SLICE_X54Y34         FDSE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.844    -0.896    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/clk_out2
    SLICE_X54Y34         FDSE                                         r  simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]/C
                         clock pessimism              0.255    -0.641    
                         clock uncertainty            0.184    -0.456    
    SLICE_X54Y34         FDSE (Hold_fdse_C_D)         0.121    -0.335    simple_lsd_inst_f/stp_0/stp_delay_v[1].dly_0/delay_use_fifo.fifo_0/wr_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.283    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.220%)  route 0.178ns (55.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.910ns
    Source Clock Delay      (SCD):    -0.669ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.563    -0.669    topview_inst_f/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X39Y48         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.528 r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11][8]/Q
                         net (fo=3, routed)           0.178    -0.350    topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[11]_13[7]
    SLICE_X37Y47         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.830    -0.910    topview_inst_f/topview_trans_inst0/divider_inst1/clk_out2
    SLICE_X37Y47         FDRE                                         r  topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]/C
                         clock pessimism              0.257    -0.653    
                         clock uncertainty            0.184    -0.468    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.066    -0.402    topview_inst_f/topview_trans_inst0/divider_inst1/Ds_reg[12][8]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 simple_lsd_inst_r/ram_wr_data_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            simple_lsd_inst_r/ram_0/forward_data_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.754%)  route 0.181ns (56.246%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.679ns
    Clock Pessimism Removal (CPR):    -0.256ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.552    -0.679    simple_lsd_inst_r/clk_out2
    SLICE_X47Y63         FDRE                                         r  simple_lsd_inst_r/ram_wr_data_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.538 r  simple_lsd_inst_r/ram_wr_data_reg[52]/Q
                         net (fo=3, routed)           0.181    -0.357    simple_lsd_inst_r/ram_0/wr_data[52]
    SLICE_X45Y63         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.819    -0.921    simple_lsd_inst_r/ram_0/clk_out2
    SLICE_X45Y63         FDRE                                         r  simple_lsd_inst_r/ram_0/forward_data_reg[52]/C
                         clock pessimism              0.256    -0.664    
                         clock uncertainty            0.184    -0.480    
    SLICE_X45Y63         FDRE (Hold_fdre_C_D)         0.070    -0.410    simple_lsd_inst_r/ram_0/forward_data_reg[52]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            topview_inst_r/topview_trans_inst1/h0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@41.667ns period=83.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.009%)  route 0.172ns (54.991%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.916ns
    Source Clock Delay      (SCD):    -0.674ns
    Clock Pessimism Removal (CPR):    -0.257ns
  Clock Uncertainty:      0.184ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.362ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    -1.954 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    -1.257    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.557    -0.674    topview_inst_r/topview_trans_inst1/divider_inst0/clk_out2
    SLICE_X35Y91         FDRE                                         r  topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.533 r  topview_inst_r/topview_trans_inst1/divider_inst0/Q_reg[9]/Q
                         net (fo=1, routed)           0.172    -0.361    topview_inst_r/topview_trans_inst1/g1_d_g0[9]
    SLICE_X34Y92         FDRE                                         r  topview_inst_r/topview_trans_inst1/h0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0_inst/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    clk_wiz_0_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    -2.521 r  clk_wiz_0_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    -1.769    clk_wiz_0_inst/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=7048, routed)        0.824    -0.916    topview_inst_r/topview_trans_inst1/clk_out2
    SLICE_X34Y92         FDRE                                         r  topview_inst_r/topview_trans_inst1/h0_reg[9]/C
                         clock pessimism              0.257    -0.658    
                         clock uncertainty            0.184    -0.474    
    SLICE_X34Y92         FDRE (Hold_fdre_C_D)         0.060    -0.414    topview_inst_r/topview_trans_inst1/h0_reg[9]
  -------------------------------------------------------------------
                         required time                          0.414    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.053    





