{
  "name": "core::core_arch::arm_shared::neon::generated::vsra_n_s64",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:63168:1: 63168:73",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vsra_n_s64(_1: core_arch::arm_shared::neon::int64x1_t, _2: core_arch::arm_shared::neon::int64x1_t) -> core_arch::arm_shared::neon::int64x1_t {\n    let mut _0: core_arch::arm_shared::neon::int64x1_t;\n    let mut _3: core_arch::arm_shared::neon::int64x1_t;\n    debug a => _1;\n    debug b => _2;\n    bb0: {\n        StorageLive(_3);\n        _3 = core_arch::arm_shared::neon::generated::vshr_n_s64::<N>(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _0 = intrinsics::simd::simd_add::<core_arch::arm_shared::neon::int64x1_t>(_1, move _3) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_3);\n        return;\n    }\n}\n"
}