Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec 15 19:10:24 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_board_timing_summary_routed.rpt -pb tbs_core_board_timing_summary_routed.pb -rpx tbs_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    113.046        0.000                      0                 5897        0.100        0.000                      0                 5897        3.000        0.000                       0                  2092  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock_i              {0.000 5.000}        10.000          100.000         
  clk_out1_pll_8MHz  {0.000 62.500}       125.000         8.000           
  clkfbout_pll_8MHz  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_pll_8MHz      114.696        0.000                      0                 3813        0.100        0.000                      0                 3813       62.000        0.000                       0                  2088  
  clkfbout_pll_8MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_8MHz  clk_out1_pll_8MHz      113.046        0.000                      0                 2084        0.620        0.000                      0                 2084  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_pll_8MHz                     
(none)             clkfbout_pll_8MHz                     
(none)                                clk_out1_pll_8MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      114.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             114.696ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.106ns  (logic 1.753ns (17.345%)  route 8.353ns (82.655%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 123.551 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.551    -0.705    tbs_core_0/spike_memory_0/CLK
    SLICE_X20Y29         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.249 r  tbs_core_0/spike_memory_0/async_reg.tail_reg[0]/Q
                         net (fo=7, routed)           1.012     0.763    tbs_core_0/spike_memory_0/async_reg.tail_reg[0]
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.887 r  tbs_core_0/spike_memory_0/async_reg.tx_active[2]_i_7/O
                         net (fo=1, routed)           0.000     0.887    tbs_core_0/spike_memory_0/async_reg.tx_active[2]_i_7_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.134 r  tbs_core_0/spike_memory_0/async_reg.tx_active_reg[2]_i_3/O[0]
                         net (fo=306, routed)         6.793     7.928    tbs_core_0/spike_memory_0/L[0]
    SLICE_X13Y21         LUT6 (Prop_lut6_I4_O)        0.299     8.227 r  tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_29/O
                         net (fo=1, routed)           0.000     8.227    tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_29_n_0
    SLICE_X13Y21         MUXF7 (Prop_muxf7_I1_O)      0.217     8.444 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_13/O
                         net (fo=1, routed)           0.000     8.444    tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_13_n_0
    SLICE_X13Y21         MUXF8 (Prop_muxf8_I1_O)      0.094     8.538 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_5/O
                         net (fo=1, routed)           0.548     9.086    tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]_i_5_n_0
    SLICE_X13Y19         LUT6 (Prop_lut6_I5_O)        0.316     9.402 r  tbs_core_0/spike_memory_0/async_reg.b_data[10]_i_1/O
                         net (fo=1, routed)           0.000     9.402    tbs_core_0/spike_memory_0/srg[63]_101[10]
    SLICE_X13Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.431   123.551    tbs_core_0/spike_memory_0/CLK
    SLICE_X13Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/C
                         clock pessimism              0.632   124.183    
                         clock uncertainty           -0.115   124.068    
    SLICE_X13Y19         FDCE (Setup_fdce_C_D)        0.029   124.097    tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]
  -------------------------------------------------------------------
                         required time                        124.097    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                114.696    

Slack (MET) :             114.701ns  (required time - arrival time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.tail_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.104ns  (logic 1.747ns (17.291%)  route 8.357ns (82.709%))
  Logic Levels:           6  (CARRY4=1 LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 123.554 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.551    -0.705    tbs_core_0/spike_memory_0/CLK
    SLICE_X20Y29         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.tail_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y29         FDCE (Prop_fdce_C_Q)         0.456    -0.249 r  tbs_core_0/spike_memory_0/async_reg.tail_reg[0]/Q
                         net (fo=7, routed)           1.012     0.763    tbs_core_0/spike_memory_0/async_reg.tail_reg[0]
    SLICE_X20Y27         LUT2 (Prop_lut2_I1_O)        0.124     0.887 r  tbs_core_0/spike_memory_0/async_reg.tx_active[2]_i_7/O
                         net (fo=1, routed)           0.000     0.887    tbs_core_0/spike_memory_0/async_reg.tx_active[2]_i_7_n_0
    SLICE_X20Y27         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     1.134 r  tbs_core_0/spike_memory_0/async_reg.tx_active_reg[2]_i_3/O[0]
                         net (fo=306, routed)         6.448     7.583    tbs_core_0/spike_memory_0/L[0]
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.299     7.882 r  tbs_core_0/spike_memory_0/async_reg.b_data[4]_i_25/O
                         net (fo=1, routed)           0.000     7.882    tbs_core_0/spike_memory_0/async_reg.b_data[4]_i_25_n_0
    SLICE_X6Y17          MUXF7 (Prop_muxf7_I1_O)      0.214     8.096 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]_i_11/O
                         net (fo=1, routed)           0.000     8.096    tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]_i_11_n_0
    SLICE_X6Y17          MUXF8 (Prop_muxf8_I1_O)      0.088     8.184 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]_i_4/O
                         net (fo=1, routed)           0.896     9.080    tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]_i_4_n_0
    SLICE_X9Y17          LUT6 (Prop_lut6_I3_O)        0.319     9.399 r  tbs_core_0/spike_memory_0/async_reg.b_data[4]_i_1/O
                         net (fo=1, routed)           0.000     9.399    tbs_core_0/spike_memory_0/srg[63]_101[4]
    SLICE_X9Y17          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.434   123.554    tbs_core_0/spike_memory_0/CLK
    SLICE_X9Y17          FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]/C
                         clock pessimism              0.632   124.186    
                         clock uncertainty           -0.115   124.071    
    SLICE_X9Y17          FDCE (Setup_fdce_C_D)        0.029   124.100    tbs_core_0/spike_memory_0/async_reg.b_data_reg[4]
  -------------------------------------------------------------------
                         required time                        124.100    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                114.701    

Slack (MET) :             114.736ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 2.633ns (26.597%)  route 7.267ns (73.403%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 123.624 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.629    -0.627    tbs_core_0/debouncer_1/CLK
    SLICE_X4Y44          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.622     1.452    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.152     1.604 r  tbs_core_0/debouncer_2/sync_chain_0/dac_counter_value[10]_i_3/O
                         net (fo=37, routed)          1.000     2.604    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_107
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.332     2.936 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][17]_i_2/O
                         net (fo=2, routed)           0.444     3.380    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0_n_302
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.476     3.979    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5/O
                         net (fo=14, routed)          1.006     5.110    tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     5.234 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[7]_i_13/O
                         net (fo=2, routed)           0.889     6.123    tbs_core_0/debouncer_2/dac_init_value_reg[5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.247 r  tbs_core_0/debouncer_2/dac_init_value[5]_i_2/O
                         net (fo=5, routed)           0.767     7.014    tbs_core_0/debouncer_2/delta_steps_upper[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.138 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_7/O
                         net (fo=1, routed)           0.000     7.138    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_0[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.670 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.909 f  tbs_core_0/dac_control_0/dac_counter_value_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.424     8.333    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.302     8.635 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1__0/O
                         net (fo=11, routed)          0.638     9.273    tbs_core_0/dac_control_0/E[0]
    SLICE_X0Y33          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.504   123.624    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y33          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[0]/C
                         clock pessimism              0.704   124.328    
                         clock uncertainty           -0.115   124.213    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   124.008    tbs_core_0/dac_control_0/dac_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                        124.008    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                114.736    

Slack (MET) :             114.736ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        9.900ns  (logic 2.633ns (26.597%)  route 7.267ns (73.403%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.376ns = ( 123.624 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.629    -0.627    tbs_core_0/debouncer_1/CLK
    SLICE_X4Y44          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.622     1.452    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.152     1.604 r  tbs_core_0/debouncer_2/sync_chain_0/dac_counter_value[10]_i_3/O
                         net (fo=37, routed)          1.000     2.604    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_107
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.332     2.936 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][17]_i_2/O
                         net (fo=2, routed)           0.444     3.380    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0_n_302
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.476     3.979    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5/O
                         net (fo=14, routed)          1.006     5.110    tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     5.234 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[7]_i_13/O
                         net (fo=2, routed)           0.889     6.123    tbs_core_0/debouncer_2/dac_init_value_reg[5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.247 r  tbs_core_0/debouncer_2/dac_init_value[5]_i_2/O
                         net (fo=5, routed)           0.767     7.014    tbs_core_0/debouncer_2/delta_steps_upper[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.138 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_7/O
                         net (fo=1, routed)           0.000     7.138    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_0[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.670 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.909 f  tbs_core_0/dac_control_0/dac_counter_value_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.424     8.333    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.302     8.635 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1__0/O
                         net (fo=11, routed)          0.638     9.273    tbs_core_0/dac_control_0/E[0]
    SLICE_X0Y33          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.504   123.624    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y33          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                         clock pessimism              0.704   124.328    
                         clock uncertainty           -0.115   124.213    
    SLICE_X0Y33          FDCE (Setup_fdce_C_CE)      -0.205   124.008    tbs_core_0/dac_control_0/dac_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                        124.008    
                         arrival time                          -9.273    
  -------------------------------------------------------------------
                         slack                                114.736    

Slack (MET) :             114.843ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        9.795ns  (logic 2.633ns (26.880%)  route 7.162ns (73.120%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.373ns = ( 123.627 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.629    -0.627    tbs_core_0/debouncer_1/CLK
    SLICE_X4Y44          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.622     1.452    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.152     1.604 r  tbs_core_0/debouncer_2/sync_chain_0/dac_counter_value[10]_i_3/O
                         net (fo=37, routed)          1.000     2.604    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_107
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.332     2.936 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][17]_i_2/O
                         net (fo=2, routed)           0.444     3.380    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0_n_302
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.476     3.979    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5/O
                         net (fo=14, routed)          1.006     5.110    tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     5.234 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[7]_i_13/O
                         net (fo=2, routed)           0.889     6.123    tbs_core_0/debouncer_2/dac_init_value_reg[5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.247 r  tbs_core_0/debouncer_2/dac_init_value[5]_i_2/O
                         net (fo=5, routed)           0.767     7.014    tbs_core_0/debouncer_2/delta_steps_upper[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.138 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_7/O
                         net (fo=1, routed)           0.000     7.138    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_0[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.670 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.909 f  tbs_core_0/dac_control_0/dac_counter_value_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.424     8.333    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.302     8.635 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1__0/O
                         net (fo=11, routed)          0.534     9.169    tbs_core_0/dac_control_0/E[0]
    SLICE_X0Y37          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.507   123.627    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y37          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[10]/C
                         clock pessimism              0.704   124.331    
                         clock uncertainty           -0.115   124.216    
    SLICE_X0Y37          FDCE (Setup_fdce_C_CE)      -0.205   124.011    tbs_core_0/dac_control_0/dac_counter_value_reg[10]
  -------------------------------------------------------------------
                         required time                        124.011    
                         arrival time                          -9.169    
  -------------------------------------------------------------------
                         slack                                114.843    

Slack (MET) :             114.878ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.633ns (26.982%)  route 7.125ns (73.018%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 123.625 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.629    -0.627    tbs_core_0/debouncer_1/CLK
    SLICE_X4Y44          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.622     1.452    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.152     1.604 r  tbs_core_0/debouncer_2/sync_chain_0/dac_counter_value[10]_i_3/O
                         net (fo=37, routed)          1.000     2.604    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_107
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.332     2.936 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][17]_i_2/O
                         net (fo=2, routed)           0.444     3.380    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0_n_302
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.476     3.979    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5/O
                         net (fo=14, routed)          1.006     5.110    tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     5.234 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[7]_i_13/O
                         net (fo=2, routed)           0.889     6.123    tbs_core_0/debouncer_2/dac_init_value_reg[5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.247 r  tbs_core_0/debouncer_2/dac_init_value[5]_i_2/O
                         net (fo=5, routed)           0.767     7.014    tbs_core_0/debouncer_2/delta_steps_upper[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.138 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_7/O
                         net (fo=1, routed)           0.000     7.138    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_0[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.670 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.909 f  tbs_core_0/dac_control_0/dac_counter_value_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.424     8.333    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.302     8.635 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1__0/O
                         net (fo=11, routed)          0.497     9.132    tbs_core_0/dac_control_0/E[0]
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.505   123.625    tbs_core_0/dac_control_0/CLK
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                         clock pessimism              0.704   124.329    
                         clock uncertainty           -0.115   124.214    
    SLICE_X3Y34          FDCE (Setup_fdce_C_CE)      -0.205   124.009    tbs_core_0/dac_control_0/dac_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                        124.009    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                114.878    

Slack (MET) :             114.878ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.633ns (26.982%)  route 7.125ns (73.018%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 123.625 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.629    -0.627    tbs_core_0/debouncer_1/CLK
    SLICE_X4Y44          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.622     1.452    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.152     1.604 r  tbs_core_0/debouncer_2/sync_chain_0/dac_counter_value[10]_i_3/O
                         net (fo=37, routed)          1.000     2.604    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_107
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.332     2.936 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][17]_i_2/O
                         net (fo=2, routed)           0.444     3.380    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0_n_302
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.476     3.979    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5/O
                         net (fo=14, routed)          1.006     5.110    tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     5.234 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[7]_i_13/O
                         net (fo=2, routed)           0.889     6.123    tbs_core_0/debouncer_2/dac_init_value_reg[5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.247 r  tbs_core_0/debouncer_2/dac_init_value[5]_i_2/O
                         net (fo=5, routed)           0.767     7.014    tbs_core_0/debouncer_2/delta_steps_upper[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.138 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_7/O
                         net (fo=1, routed)           0.000     7.138    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_0[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.670 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.909 f  tbs_core_0/dac_control_0/dac_counter_value_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.424     8.333    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.302     8.635 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1__0/O
                         net (fo=11, routed)          0.497     9.132    tbs_core_0/dac_control_0/E[0]
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.505   123.625    tbs_core_0/dac_control_0/CLK
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                         clock pessimism              0.704   124.329    
                         clock uncertainty           -0.115   124.214    
    SLICE_X3Y34          FDCE (Setup_fdce_C_CE)      -0.205   124.009    tbs_core_0/dac_control_0/dac_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                        124.009    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                114.878    

Slack (MET) :             114.878ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.633ns (26.982%)  route 7.125ns (73.018%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 123.625 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.629    -0.627    tbs_core_0/debouncer_1/CLK
    SLICE_X4Y44          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.622     1.452    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.152     1.604 r  tbs_core_0/debouncer_2/sync_chain_0/dac_counter_value[10]_i_3/O
                         net (fo=37, routed)          1.000     2.604    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_107
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.332     2.936 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][17]_i_2/O
                         net (fo=2, routed)           0.444     3.380    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0_n_302
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.476     3.979    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5/O
                         net (fo=14, routed)          1.006     5.110    tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     5.234 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[7]_i_13/O
                         net (fo=2, routed)           0.889     6.123    tbs_core_0/debouncer_2/dac_init_value_reg[5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.247 r  tbs_core_0/debouncer_2/dac_init_value[5]_i_2/O
                         net (fo=5, routed)           0.767     7.014    tbs_core_0/debouncer_2/delta_steps_upper[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.138 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_7/O
                         net (fo=1, routed)           0.000     7.138    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_0[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.670 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.909 f  tbs_core_0/dac_control_0/dac_counter_value_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.424     8.333    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.302     8.635 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1__0/O
                         net (fo=11, routed)          0.497     9.132    tbs_core_0/dac_control_0/E[0]
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.505   123.625    tbs_core_0/dac_control_0/CLK
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[5]/C
                         clock pessimism              0.704   124.329    
                         clock uncertainty           -0.115   124.214    
    SLICE_X3Y34          FDCE (Setup_fdce_C_CE)      -0.205   124.009    tbs_core_0/dac_control_0/dac_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                        124.009    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                114.878    

Slack (MET) :             114.878ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        9.758ns  (logic 2.633ns (26.982%)  route 7.125ns (73.018%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.375ns = ( 123.625 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.629    -0.627    tbs_core_0/debouncer_1/CLK
    SLICE_X4Y44          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.622     1.452    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.152     1.604 r  tbs_core_0/debouncer_2/sync_chain_0/dac_counter_value[10]_i_3/O
                         net (fo=37, routed)          1.000     2.604    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_107
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.332     2.936 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][17]_i_2/O
                         net (fo=2, routed)           0.444     3.380    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0_n_302
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.476     3.979    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5/O
                         net (fo=14, routed)          1.006     5.110    tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     5.234 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[7]_i_13/O
                         net (fo=2, routed)           0.889     6.123    tbs_core_0/debouncer_2/dac_init_value_reg[5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.247 r  tbs_core_0/debouncer_2/dac_init_value[5]_i_2/O
                         net (fo=5, routed)           0.767     7.014    tbs_core_0/debouncer_2/delta_steps_upper[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.138 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_7/O
                         net (fo=1, routed)           0.000     7.138    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_0[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.670 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.909 f  tbs_core_0/dac_control_0/dac_counter_value_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.424     8.333    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.302     8.635 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1__0/O
                         net (fo=11, routed)          0.497     9.132    tbs_core_0/dac_control_0/E[0]
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.505   123.625    tbs_core_0/dac_control_0/CLK
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/C
                         clock pessimism              0.704   124.329    
                         clock uncertainty           -0.115   124.214    
    SLICE_X3Y34          FDCE (Setup_fdce_C_CE)      -0.205   124.009    tbs_core_0/dac_control_0/dac_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                        124.009    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                114.878    

Slack (MET) :             114.890ns  (required time - arrival time)
  Source:                 tbs_core_0/debouncer_1/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_counter_value_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        9.747ns  (logic 2.633ns (27.013%)  route 7.114ns (72.987%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 123.626 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.629    -0.627    tbs_core_0/debouncer_1/CLK
    SLICE_X4Y44          FDCE                                         r  tbs_core_0/debouncer_1/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y44          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/debouncer_1/debounced_reg/Q
                         net (fo=27, routed)          1.622     1.452    tbs_core_0/debouncer_2/sync_chain_0/adaptive_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I2_O)        0.152     1.604 r  tbs_core_0/debouncer_2/sync_chain_0/dac_counter_value[10]_i_3/O
                         net (fo=37, routed)          1.000     2.604    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/adaptive_mode_107
    SLICE_X4Y38          LUT6 (Prop_lut6_I1_O)        0.332     2.936 f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps[0][17]_i_2/O
                         net (fo=2, routed)           0.444     3.380    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0_n_302
    SLICE_X4Y38          LUT3 (Prop_lut3_I0_O)        0.124     3.504 f  tbs_core_0/adaptive_ctrl_0/hold_spike_i_1/O
                         net (fo=43, routed)          0.476     3.979    tbs_core_0/adaptive_ctrl_0/spike
    SLICE_X6Y37          LUT5 (Prop_lut5_I2_O)        0.124     4.103 r  tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5/O
                         net (fo=14, routed)          1.006     5.110    tbs_core_0/adaptive_ctrl_0/dac_init_value[10]_i_5_n_0
    SLICE_X9Y36          LUT5 (Prop_lut5_I2_O)        0.124     5.234 f  tbs_core_0/adaptive_ctrl_0/steps_to_upper_v[7]_i_13/O
                         net (fo=2, routed)           0.889     6.123    tbs_core_0/debouncer_2/dac_init_value_reg[5]
    SLICE_X5Y35          LUT6 (Prop_lut6_I0_O)        0.124     6.247 r  tbs_core_0/debouncer_2/dac_init_value[5]_i_2/O
                         net (fo=5, routed)           0.767     7.014    tbs_core_0/debouncer_2/delta_steps_upper[3]
    SLICE_X0Y35          LUT2 (Prop_lut2_I0_O)        0.124     7.138 r  tbs_core_0/debouncer_2/dac_counter_value[7]_i_7/O
                         net (fo=1, routed)           0.000     7.138    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_0[0]
    SLICE_X0Y35          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.670 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.670    tbs_core_0/dac_control_0/dac_counter_value_reg[7]_i_2_n_0
    SLICE_X0Y36          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.909 f  tbs_core_0/dac_control_0/dac_counter_value_reg[10]_i_4/O[2]
                         net (fo=2, routed)           0.424     8.333    tbs_core_0/adaptive_ctrl_0/dac_counter_value_reg[0][0]
    SLICE_X3Y37          LUT6 (Prop_lut6_I3_O)        0.302     8.635 r  tbs_core_0/adaptive_ctrl_0/dac_counter_value[10]_i_1__0/O
                         net (fo=11, routed)          0.485     9.120    tbs_core_0/dac_control_0/E[0]
    SLICE_X1Y36          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.506   123.626    tbs_core_0/dac_control_0/CLK
    SLICE_X1Y36          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                         clock pessimism              0.704   124.330    
                         clock uncertainty           -0.115   124.215    
    SLICE_X1Y36          FDCE (Setup_fdce_C_CE)      -0.205   124.010    tbs_core_0/dac_control_0/dac_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                        124.010    
                         arrival time                          -9.120    
  -------------------------------------------------------------------
                         slack                                114.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_encoder_0/encoded_spike_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.663%)  route 0.278ns (66.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.675ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.550    -0.496    tbs_core_0/spike_encoder_0/CLK
    SLICE_X13Y25         FDCE                                         r  tbs_core_0/spike_encoder_0/encoded_spike_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/spike_encoder_0/encoded_spike_reg[16]/Q
                         net (fo=1, routed)           0.278    -0.078    tbs_core_0/spike_memory_0/D[16]
    SLICE_X18Y25         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.815    -0.675    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y25         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[16]/C
                         clock pessimism              0.439    -0.236    
    SLICE_X18Y25         FDCE (Hold_fdce_C_D)         0.059    -0.177    tbs_core_0/spike_memory_0/async_reg.a_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.177    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    -0.455ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.591    -0.455    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X3Y45          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.314 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.259    tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0]_3
    SLICE_X3Y45          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.862    -0.628    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X3Y45          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.173    -0.455    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.075    -0.380    tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/memory2uart_0/shift_reg_out_reg[1][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.189ns (38.629%)  route 0.300ns (61.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.555    -0.491    tbs_core_0/spike_memory_0/CLK
    SLICE_X13Y19         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  tbs_core_0/spike_memory_0/async_reg.b_data_reg[10]/Q
                         net (fo=1, routed)           0.300    -0.050    tbs_core_0/spike_memory_0/b_data[10]
    SLICE_X19Y20         LUT3 (Prop_lut3_I0_O)        0.048    -0.002 r  tbs_core_0/spike_memory_0/shift_reg_out[1][2]_i_1/O
                         net (fo=1, routed)           0.000    -0.002    tbs_core_0/memory2uart_0/D[2]
    SLICE_X19Y20         FDCE                                         r  tbs_core_0/memory2uart_0/shift_reg_out_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.820    -0.670    tbs_core_0/memory2uart_0/CLK
    SLICE_X19Y20         FDCE                                         r  tbs_core_0/memory2uart_0/shift_reg_out_reg[1][2]/C
                         clock pessimism              0.439    -0.231    
    SLICE_X19Y20         FDCE (Hold_fdce_C_D)         0.107    -0.124    tbs_core_0/memory2uart_0/shift_reg_out_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.630ns
    Source Clock Delay      (SCD):    -0.456ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.590    -0.456    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X4Y45          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y45          FDCE (Prop_fdce_C_Q)         0.141    -0.315 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.058    -0.258    tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0]_1
    SLICE_X4Y45          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.860    -0.630    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X4Y45          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.174    -0.456    
    SLICE_X4Y45          FDCE (Hold_fdce_C_D)         0.071    -0.385    tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_encoder_0/encoded_spike_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.550    -0.496    tbs_core_0/spike_encoder_0/CLK
    SLICE_X13Y24         FDCE                                         r  tbs_core_0/spike_encoder_0/encoded_spike_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y24         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/spike_encoder_0/encoded_spike_reg[10]/Q
                         net (fo=1, routed)           0.087    -0.268    tbs_core_0/spike_memory_0/D[10]
    SLICE_X12Y24         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.816    -0.674    tbs_core_0/spike_memory_0/CLK
    SLICE_X12Y24         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[10]/C
                         clock pessimism              0.191    -0.483    
    SLICE_X12Y24         FDCE (Hold_fdce_C_D)         0.085    -0.398    tbs_core_0/spike_memory_0/async_reg.a_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.398    
                         arrival time                          -0.268    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.559    -0.487    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X16Y42         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDCE (Prop_fdce_C_Q)         0.141    -0.346 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.065    -0.281    tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0]_2
    SLICE_X16Y42         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X16Y42         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.173    -0.487    
    SLICE_X16Y42         FDCE (Hold_fdce_C_D)         0.075    -0.412    tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.715%)  route 0.103ns (42.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.556    -0.490    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X11Y31         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDCE (Prop_fdce_C_Q)         0.141    -0.349 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13][10]/Q
                         net (fo=3, routed)           0.103    -0.246    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[13]_17[10]
    SLICE_X10Y31         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.823    -0.667    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X10Y31         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][10]/C
                         clock pessimism              0.190    -0.477    
    SLICE_X10Y31         FDCE (Hold_fdce_C_D)         0.085    -0.392    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][10]
  -------------------------------------------------------------------
                         required time                          0.392    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.a_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.141ns (30.524%)  route 0.321ns (69.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.551    -0.495    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y23         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[11]/Q
                         net (fo=1, routed)           0.321    -0.033    tbs_core_0/spike_memory_0/a_data[11]
    SLICE_X16Y19         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.821    -0.669    tbs_core_0/spike_memory_0/CLK
    SLICE_X16Y19         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][11]/C
                         clock pessimism              0.439    -0.230    
    SLICE_X16Y19         FDCE (Hold_fdce_C_D)         0.046    -0.184    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][11]
  -------------------------------------------------------------------
                         required time                          0.184    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_encoder_0/encoded_spike_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/async_reg.a_data_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.952%)  route 0.330ns (70.048%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.550    -0.496    tbs_core_0/spike_encoder_0/CLK
    SLICE_X13Y25         FDCE                                         r  tbs_core_0/spike_encoder_0/encoded_spike_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDCE (Prop_fdce_C_Q)         0.141    -0.355 r  tbs_core_0/spike_encoder_0/encoded_spike_reg[15]/Q
                         net (fo=1, routed)           0.330    -0.026    tbs_core_0/spike_memory_0/D[15]
    SLICE_X18Y27         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.818    -0.672    tbs_core_0/spike_memory_0/CLK
    SLICE_X18Y27         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[15]/C
                         clock pessimism              0.439    -0.233    
    SLICE_X18Y27         FDCE (Hold_fdce_C_D)         0.053    -0.180    tbs_core_0/spike_memory_0/async_reg.a_data_reg[15]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/async_reg.a_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.141ns (28.820%)  route 0.348ns (71.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.672ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.551    -0.495    tbs_core_0/spike_memory_0/CLK
    SLICE_X15Y23         FDCE                                         r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y23         FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  tbs_core_0/spike_memory_0/async_reg.a_data_reg[5]/Q
                         net (fo=1, routed)           0.348    -0.006    tbs_core_0/spike_memory_0/a_data[5]
    SLICE_X17Y22         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.818    -0.672    tbs_core_0/spike_memory_0/CLK
    SLICE_X17Y22         FDCE                                         r  tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][5]/C
                         clock pessimism              0.439    -0.233    
    SLICE_X17Y22         FDCE (Hold_fdce_C_D)         0.070    -0.163    tbs_core_0/spike_memory_0/gen_shift_reg.srg_reg[0][5]
  -------------------------------------------------------------------
                         required time                          0.163    
                         arrival time                          -0.006    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_8MHz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         125.000     122.845    BUFGCTRL_X0Y0    PLL100to8/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         125.000     123.751    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X8Y42      tbs_core_0/adaptive_mode_d_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X8Y41      tbs_core_0/adaptive_mode_uart_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X12Y37     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Min Period        n/a     FDPE/C              n/a            1.000         125.000     124.000    SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         125.000     124.000    SLICE_X12Y35     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y42      tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y42      tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y41      tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y41      tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X12Y37     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X12Y37     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y42      tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y42      tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y41      tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X8Y41      tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X12Y37     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X12Y37     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X12Y36     tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_8MHz
  To Clock:  clkfbout_pll_8MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_8MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to8/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      113.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             113.046ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.463ns  (logic 1.014ns (8.846%)  route 10.449ns (91.154%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.964    10.767    tbs_core_0/dac_control_1/AR[0]
    SLICE_X4Y41          FDCE                                         f  tbs_core_0/dac_control_1/dac_counter_value_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/dac_control_1/CLK
    SLICE_X4Y41          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[10]/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/dac_control_1/dac_counter_value_reg[10]
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                113.046    

Slack (MET) :             113.046ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.463ns  (logic 1.014ns (8.846%)  route 10.449ns (91.154%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.964    10.767    tbs_core_0/dac_control_1/AR[0]
    SLICE_X4Y41          FDCE                                         f  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/dac_control_1/CLK
    SLICE_X4Y41          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/dac_control_1/dac_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                113.046    

Slack (MET) :             113.046ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_counter_value_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.463ns  (logic 1.014ns (8.846%)  route 10.449ns (91.154%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.964    10.767    tbs_core_0/dac_control_1/AR[0]
    SLICE_X4Y41          FDCE                                         f  tbs_core_0/dac_control_1/dac_counter_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/dac_control_1/CLK
    SLICE_X4Y41          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[4]/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X4Y41          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/dac_control_1/dac_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.767    
  -------------------------------------------------------------------
                         slack                                113.046    

Slack (MET) :             113.050ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_detector_0/is_changing_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 1.014ns (8.849%)  route 10.445ns (91.151%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.960    10.763    tbs_core_0/spike_detector_0/AR[0]
    SLICE_X5Y41          FDCE                                         f  tbs_core_0/spike_detector_0/is_changing_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/spike_detector_0/CLK
    SLICE_X5Y41          FDCE                                         r  tbs_core_0/spike_detector_0/is_changing_reg/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/spike_detector_0/is_changing_reg
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                113.050    

Slack (MET) :             113.050ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_detector_0/lock_detection_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 1.014ns (8.849%)  route 10.445ns (91.151%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.960    10.763    tbs_core_0/spike_detector_0/AR[0]
    SLICE_X5Y41          FDCE                                         f  tbs_core_0/spike_detector_0/lock_detection_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/spike_detector_0/CLK
    SLICE_X5Y41          FDCE                                         r  tbs_core_0/spike_detector_0/lock_detection_reg/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/spike_detector_0/lock_detection_reg
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                113.050    

Slack (MET) :             113.050ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_detector_0/lower_is_changing_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.459ns  (logic 1.014ns (8.849%)  route 10.445ns (91.151%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.960    10.763    tbs_core_0/spike_detector_0/AR[0]
    SLICE_X5Y41          FDCE                                         f  tbs_core_0/spike_detector_0/lower_is_changing_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/spike_detector_0/CLK
    SLICE_X5Y41          FDCE                                         r  tbs_core_0/spike_detector_0/lower_is_changing_reg/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X5Y41          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/spike_detector_0/lower_is_changing_reg
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.763    
  -------------------------------------------------------------------
                         slack                                113.050    

Slack (MET) :             113.333ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/dac_change_in_progress_reg/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 1.014ns (9.073%)  route 10.162ns (90.927%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.677    10.480    tbs_core_0/dac_control_0/AR[0]
    SLICE_X4Y42          FDCE                                         f  tbs_core_0/dac_control_0/dac_change_in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/dac_control_0/CLK
    SLICE_X4Y42          FDCE                                         r  tbs_core_0/dac_control_0/dac_change_in_progress_reg/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X4Y42          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/dac_control_0/dac_change_in_progress_reg
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                113.333    

Slack (MET) :             113.333ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 1.014ns (9.073%)  route 10.162ns (90.927%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.677    10.480    tbs_core_0/dac_control_0/sync_chain_0/AR[0]
    SLICE_X4Y42          FDCE                                         f  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/dac_control_0/sync_chain_0/CLK
    SLICE_X4Y42          FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X4Y42          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                113.333    

Slack (MET) :             113.333ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 1.014ns (9.073%)  route 10.162ns (90.927%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.677    10.480    tbs_core_0/dac_control_0/sync_chain_0/AR[0]
    SLICE_X4Y42          FDCE                                         f  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/dac_control_0/sync_chain_0/CLK
    SLICE_X4Y42          FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X4Y42          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                113.333    

Slack (MET) :             113.333ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/dac_init_value_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.176ns  (logic 1.014ns (9.073%)  route 10.162ns (90.927%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 123.629 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.696ns
    Clock Pessimism Removal (CPR):    0.704ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.560    -0.696    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.178 r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/Q
                         net (fo=12, routed)          1.235     1.058    tbs_core_0/uart_0/uart_rx_0/uart_rx_data[5]
    SLICE_X11Y40         LUT5 (Prop_lut5_I3_O)        0.124     1.182 f  tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2/O
                         net (fo=4, routed)           0.695     1.877    tbs_core_0/uart_0/uart_rx_0/baudrate_uart_i_2_n_0
    SLICE_X10Y38         LUT4 (Prop_lut4_I0_O)        0.124     2.001 f  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5/O
                         net (fo=1, routed)           0.954     2.954    tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_5_n_0
    SLICE_X10Y40         LUT5 (Prop_lut5_I0_O)        0.124     3.078 r  tbs_core_0/uart_0/uart_rx_0/overflow_marker[14]_i_4/O
                         net (fo=25, routed)          0.601     3.679    tbs_core_0/sync_chain_0/gen_shift_reg.srg_reg[63][0]
    SLICE_X14Y39         LUT6 (Prop_lut6_I5_O)        0.124     3.803 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        6.677    10.480    tbs_core_0/dac_control_1/AR[0]
    SLICE_X4Y42          FDCE                                         f  tbs_core_0/dac_control_1/dac_init_value_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.509   123.629    tbs_core_0/dac_control_1/CLK
    SLICE_X4Y42          FDCE                                         r  tbs_core_0/dac_control_1/dac_init_value_reg[9]/C
                         clock pessimism              0.704   124.333    
                         clock uncertainty           -0.115   124.218    
    SLICE_X4Y42          FDCE (Recov_fdce_C_CLR)     -0.405   123.813    tbs_core_0/dac_control_1/dac_init_value_reg[9]
  -------------------------------------------------------------------
                         required time                        123.813    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                113.333    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/analog_trigger_0/counter_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.816ns  (logic 0.186ns (22.786%)  route 0.630ns (77.214%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/CLK
    SLICE_X17Y38         FDCE                                         r  tbs_core_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.347 f  tbs_core_0/state_reg[2]/Q
                         net (fo=19, routed)          0.370     0.022    tbs_core_0/sync_chain_0/Q[2]
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.067 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        0.261     0.328    tbs_core_0/analog_trigger_0/AR[0]
    SLICE_X14Y34         FDCE                                         f  tbs_core_0/analog_trigger_0/counter_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.826    -0.664    tbs_core_0/analog_trigger_0/CLK
    SLICE_X14Y34         FDCE                                         r  tbs_core_0/analog_trigger_0/counter_value_reg[3]/C
                         clock pessimism              0.439    -0.225    
    SLICE_X14Y34         FDCE (Remov_fdce_C_CLR)     -0.067    -0.292    tbs_core_0/analog_trigger_0/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.636ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/uart_reset_reg/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.836ns  (logic 0.186ns (22.259%)  route 0.650ns (77.741%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.396     0.048    tbs_core_0/sync_chain_0/reset_sync
    SLICE_X14Y39         LUT1 (Prop_lut1_I0_O)        0.045     0.093 f  tbs_core_0/sync_chain_0/uart_reset_i_2/O
                         net (fo=1, routed)           0.254     0.347    tbs_core_0/sync_chain_0_n_2
    SLICE_X14Y39         FDCE                                         f  tbs_core_0/uart_reset_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/CLK
    SLICE_X14Y39         FDCE                                         r  tbs_core_0/uart_reset_reg/C
                         clock pessimism              0.439    -0.221    
    SLICE_X14Y39         FDCE (Remov_fdce_C_CLR)     -0.067    -0.288    tbs_core_0/uart_reset_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                           0.347    
  -------------------------------------------------------------------
                         slack                                  0.636    

Slack (MET) :             0.656ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.791ns  (logic 0.187ns (23.628%)  route 0.604ns (76.372%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.396     0.048    tbs_core_0/sync_chain_0/reset_sync
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.046     0.094 f  tbs_core_0/sync_chain_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=244, routed)         0.209     0.303    tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg_4[0]
    SLICE_X14Y40         FDCE                                         f  tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.831    -0.659    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y40         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[6]/C
                         clock pessimism              0.439    -0.220    
    SLICE_X14Y40         FDCE (Remov_fdce_C_CLR)     -0.133    -0.353    tbs_core_0/uart_0/uart_rx_0/baud_counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           0.303    
  -------------------------------------------------------------------
                         slack                                  0.656    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/analog_trigger_0/counter_value_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.387%)  route 0.684ns (78.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/CLK
    SLICE_X17Y38         FDCE                                         r  tbs_core_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.347 f  tbs_core_0/state_reg[2]/Q
                         net (fo=19, routed)          0.370     0.022    tbs_core_0/sync_chain_0/Q[2]
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.067 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        0.314     0.381    tbs_core_0/analog_trigger_0/AR[0]
    SLICE_X14Y35         FDCE                                         f  tbs_core_0/analog_trigger_0/counter_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.827    -0.663    tbs_core_0/analog_trigger_0/CLK
    SLICE_X14Y35         FDCE                                         r  tbs_core_0/analog_trigger_0/counter_value_reg[4]/C
                         clock pessimism              0.439    -0.224    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    tbs_core_0/analog_trigger_0/counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/analog_trigger_0/counter_value_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.387%)  route 0.684ns (78.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/CLK
    SLICE_X17Y38         FDCE                                         r  tbs_core_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.347 f  tbs_core_0/state_reg[2]/Q
                         net (fo=19, routed)          0.370     0.022    tbs_core_0/sync_chain_0/Q[2]
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.067 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        0.314     0.381    tbs_core_0/analog_trigger_0/AR[0]
    SLICE_X14Y35         FDCE                                         f  tbs_core_0/analog_trigger_0/counter_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.827    -0.663    tbs_core_0/analog_trigger_0/CLK
    SLICE_X14Y35         FDCE                                         r  tbs_core_0/analog_trigger_0/counter_value_reg[5]/C
                         clock pessimism              0.439    -0.224    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    tbs_core_0/analog_trigger_0/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.673ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/analog_trigger_0/counter_value_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.387%)  route 0.684ns (78.613%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/CLK
    SLICE_X17Y38         FDCE                                         r  tbs_core_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.347 f  tbs_core_0/state_reg[2]/Q
                         net (fo=19, routed)          0.370     0.022    tbs_core_0/sync_chain_0/Q[2]
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.067 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        0.314     0.381    tbs_core_0/analog_trigger_0/AR[0]
    SLICE_X14Y35         FDCE                                         f  tbs_core_0/analog_trigger_0/counter_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.827    -0.663    tbs_core_0/analog_trigger_0/CLK
    SLICE_X14Y35         FDCE                                         r  tbs_core_0/analog_trigger_0/counter_value_reg[6]/C
                         clock pessimism              0.439    -0.224    
    SLICE_X14Y35         FDCE (Remov_fdce_C_CLR)     -0.067    -0.291    tbs_core_0/analog_trigger_0/counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.673    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/baudrate_adj_uart_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.187ns (23.110%)  route 0.622ns (76.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.396     0.048    tbs_core_0/sync_chain_0/reset_sync
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.046     0.094 f  tbs_core_0/sync_chain_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=244, routed)         0.226     0.321    tbs_core_0/reset_i
    SLICE_X12Y38         FDCE                                         f  tbs_core_0/baudrate_adj_uart_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/CLK
    SLICE_X12Y38         FDCE                                         r  tbs_core_0/baudrate_adj_uart_reg[1]/C
                         clock pessimism              0.439    -0.221    
    SLICE_X12Y38         FDCE (Remov_fdce_C_CLR)     -0.133    -0.354    tbs_core_0/baudrate_adj_uart_reg[1]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.675ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/baudrate_adj_uart_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.187ns (23.110%)  route 0.622ns (76.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.396     0.048    tbs_core_0/sync_chain_0/reset_sync
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.046     0.094 f  tbs_core_0/sync_chain_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=244, routed)         0.226     0.321    tbs_core_0/reset_i
    SLICE_X12Y38         FDCE                                         f  tbs_core_0/baudrate_adj_uart_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/CLK
    SLICE_X12Y38         FDCE                                         r  tbs_core_0/baudrate_adj_uart_reg[7]/C
                         clock pessimism              0.439    -0.221    
    SLICE_X12Y38         FDCE (Remov_fdce_C_CLR)     -0.133    -0.354    tbs_core_0/baudrate_adj_uart_reg[7]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.677ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][5]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.186ns (21.388%)  route 0.684ns (78.612%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/CLK
    SLICE_X17Y38         FDCE                                         r  tbs_core_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.347 f  tbs_core_0/state_reg[2]/Q
                         net (fo=19, routed)          0.370     0.022    tbs_core_0/sync_chain_0/Q[2]
    SLICE_X14Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.067 f  tbs_core_0/sync_chain_0/overflow_marker[14]_i_3/O
                         net (fo=1821, routed)        0.314     0.381    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/AR[0]
    SLICE_X14Y31         FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.823    -0.667    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/CLK
    SLICE_X14Y31         FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][5]/C
                         clock pessimism              0.439    -0.228    
    SLICE_X14Y31         FDCE (Remov_fdce_C_CLR)     -0.067    -0.295    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][5]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                           0.381    
  -------------------------------------------------------------------
                         slack                                  0.677    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/baudrate_adj_uart_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.187ns (23.110%)  route 0.622ns (76.890%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/sync_chain_0/CLK
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=3, routed)           0.396     0.048    tbs_core_0/sync_chain_0/reset_sync
    SLICE_X14Y39         LUT2 (Prop_lut2_I1_O)        0.046     0.094 f  tbs_core_0/sync_chain_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=244, routed)         0.226     0.321    tbs_core_0/reset_i
    SLICE_X12Y38         FDPE                                         f  tbs_core_0/baudrate_adj_uart_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/CLK
    SLICE_X12Y38         FDPE                                         r  tbs_core_0/baudrate_adj_uart_reg[0]/C
                         clock pessimism              0.439    -0.221    
    SLICE_X12Y38         FDPE (Remov_fdpe_C_PRE)     -0.137    -0.358    tbs_core_0/baudrate_adj_uart_reg[0]
  -------------------------------------------------------------------
                         required time                          0.358    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.679    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.260ns  (logic 5.075ns (45.072%)  route 6.185ns (54.928%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           2.462     3.913    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X8Y40          LUT5 (Prop_lut5_I3_O)        0.124     4.037 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.722     7.759    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500    11.260 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000    11.260    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.787ns  (logic 1.480ns (39.092%)  route 2.306ns (60.908%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         0.234     0.234 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           0.924     1.158    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X8Y40          LUT5 (Prop_lut5_I4_O)        0.045     1.203 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.382     2.585    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     3.787 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.787    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_8MHz
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_upper_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.531ns  (logic 5.262ns (45.633%)  route 6.269ns (54.367%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.623    -0.633    tbs_core_0/dac_control_0/CLK
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.456    -0.177 r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/Q
                         net (fo=13, routed)          1.623     1.447    tbs_core_0/pwm_0/dac_upper_o[1]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.124     1.571 r  tbs_core_0/pwm_0/dac_pwm_upper_o_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.000     1.571    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_2_1[0]
    SLICE_X0Y28          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.103 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.103    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_4_n_0
    SLICE_X0Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     2.374 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.808     3.182    tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_2_n_3
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.373     3.555 r  tbs_core_0/dac_control_0/dac_pwm_upper_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.838     7.392    dac_pwm_upper_o_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.506    10.898 r  dac_pwm_upper_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.898    dac_pwm_upper_o
    L3                                                                r  dac_pwm_upper_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pwm_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.514ns  (logic 5.106ns (44.341%)  route 6.409ns (55.659%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.629    -0.627    tbs_core_0/dac_control_1/CLK
    SLICE_X3Y42          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.456    -0.171 r  tbs_core_0/dac_control_1/dac_counter_value_reg[6]/Q
                         net (fo=11, routed)          1.824     1.654    tbs_core_0/pwm_1/dac_pwm_lower_o_OBUF_inst_i_2[6]
    SLICE_X2Y33          LUT4 (Prop_lut4_I3_O)        0.124     1.778 r  tbs_core_0/pwm_1/dac_pwm_lower_o_OBUF_inst_i_11/O
                         net (fo=1, routed)           0.000     1.778    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2_1[3]
    SLICE_X2Y33          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     2.154 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.154    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_4_n_0
    SLICE_X2Y34          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.408 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2/CO[0]
                         net (fo=1, routed)           0.654     3.061    tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_2_n_3
    SLICE_X3Y33          LUT6 (Prop_lut6_I0_O)        0.367     3.428 r  tbs_core_0/dac_control_1/dac_pwm_lower_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.931     7.359    dac_pwm_lower_o_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.529    10.888 r  dac_pwm_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.888    dac_pwm_lower_o
    M3                                                                r  dac_pwm_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.030ns  (logic 5.871ns (58.536%)  route 4.159ns (41.464%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.622    -0.634    tbs_core_0/CLK
    SLICE_X6Y34          FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y34          FDCE (Prop_fdce_C_Q)         0.518    -0.116 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/Q
                         net (fo=8, routed)           0.846     0.730    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart[9]
    SLICE_X5Y33          LUT3 (Prop_lut3_I1_O)        0.124     0.854 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.000     0.854    tbs_core_0/sc_noc_2_o_OBUF_inst_i_38_n_0
    SLICE_X5Y33          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     1.434 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_27/O[2]
                         net (fo=2, routed)           0.643     2.077    tbs_core_0/sc_noc_generator_0/O[2]
    SLICE_X4Y32          LUT2 (Prop_lut2_I1_O)        0.302     2.379 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     2.379    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8_n_0
    SLICE_X4Y32          CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     2.870 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_2/CO[1]
                         net (fo=1, routed)           0.790     3.659    tbs_core_0/sc_noc_generator_0/sc_noc_2_o2
    SLICE_X4Y30          LUT3 (Prop_lut3_I0_O)        0.329     3.988 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.881     5.869    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527     9.396 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.396    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.017ns  (logic 5.347ns (53.378%)  route 4.670ns (46.622%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.558    -0.698    tbs_core_0/uart_0/uart_tx_0/CLK
    SLICE_X14Y38         FDCE                                         r  tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y38         FDCE (Prop_fdce_C_Q)         0.478    -0.220 r  tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]/Q
                         net (fo=9, routed)           0.871     0.652    tbs_core_0/uart_0/uart_tx_0/baud_counter_value_reg[1]
    SLICE_X14Y37         LUT6 (Prop_lut6_I2_O)        0.295     0.947 r  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3/O
                         net (fo=1, routed)           0.000     0.947    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3_n_0
    SLICE_X14Y37         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     1.485 f  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry/CO[2]
                         net (fo=10, routed)          1.423     2.908    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0
    SLICE_X20Y24         LUT5 (Prop_lut5_I2_O)        0.336     3.244 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.376     5.620    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.700     9.320 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.320    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            amp_sdn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.367ns  (logic 4.329ns (46.212%)  route 5.038ns (53.788%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.559    -0.697    tbs_core_0/debouncer_2/CLK
    SLICE_X15Y40         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.241 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=51, routed)          1.748     1.508    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.152     1.660 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=46, routed)          3.290     4.950    dac_pd_o_OBUF
    M12                  OBUF (Prop_obuf_I_O)         3.721     8.670 r  amp_sdn_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.670    amp_sdn_o
    M12                                                               r  amp_sdn_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/enable_analog_uart_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.673ns  (logic 4.080ns (47.049%)  route 4.592ns (52.951%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.561    -0.695    tbs_core_0/CLK
    SLICE_X11Y41         FDPE                                         r  tbs_core_0/enable_analog_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.239 r  tbs_core_0/enable_analog_uart_reg/Q
                         net (fo=7, routed)           0.870     0.631    tbs_core_0/debouncer_4/enable_analog_uart
    SLICE_X8Y40          LUT5 (Prop_lut5_I2_O)        0.124     0.755 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.722     4.478    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     7.978 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.978    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.648ns  (logic 4.303ns (49.761%)  route 4.345ns (50.239%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.559    -0.697    tbs_core_0/debouncer_2/CLK
    SLICE_X15Y40         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDCE (Prop_fdce_C_Q)         0.456    -0.241 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=51, routed)          1.748     1.508    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X7Y40          LUT3 (Prop_lut3_I1_O)        0.152     1.660 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=46, routed)          2.596     4.256    dac_pd_o_OBUF
    H11                  OBUF (Prop_obuf_I_O)         3.695     7.952 r  dac_pd_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.952    dac_pd_o
    H11                                                               r  dac_pd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/analog_trigger_0/counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            analog_trigger_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.605ns  (logic 4.796ns (55.732%)  route 3.809ns (44.268%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.554    -0.702    tbs_core_0/analog_trigger_0/CLK
    SLICE_X12Y34         FDCE                                         r  tbs_core_0/analog_trigger_0/counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y34         FDCE (Prop_fdce_C_Q)         0.478    -0.224 r  tbs_core_0/analog_trigger_0/counter_value_reg[2]/Q
                         net (fo=7, routed)           1.108     0.885    tbs_core_0/analog_trigger_0/counter_value_reg[2]
    SLICE_X12Y35         LUT4 (Prop_lut4_I3_O)        0.295     1.180 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.180    tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_8_n_0
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.713 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           2.701     4.414    analog_trigger_o_OBUF
    H12                  OBUF (Prop_obuf_I_O)         3.490     7.904 r  analog_trigger_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.904    analog_trigger_o
    H12                                                               r  analog_trigger_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.221ns  (logic 3.959ns (48.163%)  route 4.262ns (51.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.623    -0.633    tbs_core_0/dac_control_0/CLK
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.456    -0.177 r  tbs_core_0/dac_control_0/dac_counter_value_reg[7]/Q
                         net (fo=12, routed)          4.262     4.085    dac_upper_o_OBUF[7]
    M5                   OBUF (Prop_obuf_I_O)         3.503     7.588 r  dac_upper_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.588    dac_upper_o[7]
    M5                                                                r  dac_upper_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/enable_analog_uart_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.263ns  (logic 4.350ns (52.643%)  route 3.913ns (47.357%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.561    -0.695    tbs_core_0/CLK
    SLICE_X11Y41         FDPE                                         r  tbs_core_0/enable_analog_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y41         FDPE (Prop_fdpe_C_Q)         0.456    -0.239 f  tbs_core_0/enable_analog_uart_reg/Q
                         net (fo=7, routed)           0.870     0.631    tbs_core_0/debouncer_4/enable_analog_uart
    SLICE_X8Y40          LUT3 (Prop_lut3_I2_O)        0.153     0.784 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.043     3.827    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.741     7.568 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.568    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.390ns (76.802%)  route 0.420ns (23.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.589    -0.457    tbs_core_0/dac_control_1/CLK
    SLICE_X4Y41          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y41          FDCE (Prop_fdce_C_Q)         0.141    -0.316 r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/Q
                         net (fo=11, routed)          0.420     0.103    dac_lower_o_OBUF[1]
    D10                  OBUF (Prop_obuf_I_O)         1.249     1.352 r  dac_lower_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.352    dac_lower_o[1]
    D10                                                               r  dac_lower_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.343ns (72.681%)  route 0.505ns (27.319%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.589    -0.457    tbs_core_0/dac_control_1/CLK
    SLICE_X4Y40          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.316 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=11, routed)          0.505     0.188    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.390 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.390    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.856ns  (logic 1.365ns (73.558%)  route 0.491ns (26.442%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.589    -0.457    tbs_core_0/dac_control_1/CLK
    SLICE_X4Y40          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y40          FDCE (Prop_fdce_C_Q)         0.141    -0.316 r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/Q
                         net (fo=11, routed)          0.491     0.174    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.399 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.399    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.980ns  (logic 1.360ns (68.718%)  route 0.619ns (31.282%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.587    -0.459    tbs_core_0/dac_control_0/CLK
    SLICE_X3Y34          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y34          FDCE (Prop_fdce_C_Q)         0.141    -0.318 r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/Q
                         net (fo=13, routed)          0.619     0.301    dac_upper_o_OBUF[2]
    L13                  OBUF (Prop_obuf_I_O)         1.219     1.520 r  dac_upper_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.520    dac_upper_o[2]
    L13                                                               r  dac_upper_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.370ns (68.472%)  route 0.631ns (31.528%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.588    -0.458    tbs_core_0/dac_control_1/sync_chain_0/CLK
    SLICE_X6Y39          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDCE (Prop_fdce_C_Q)         0.164    -0.294 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.631     0.336    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.206     1.542 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.542    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.042ns  (logic 1.346ns (65.916%)  route 0.696ns (34.084%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.590    -0.456    tbs_core_0/dac_control_1/CLK
    SLICE_X3Y42          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDCE (Prop_fdce_C_Q)         0.141    -0.315 r  tbs_core_0/dac_control_1/dac_counter_value_reg[8]/Q
                         net (fo=11, routed)          0.696     0.380    dac_lower_o_OBUF[8]
    F12                  OBUF (Prop_obuf_I_O)         1.205     1.585 r  dac_lower_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.585    dac_lower_o[8]
    F12                                                               r  dac_lower_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/idle_led_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            idle_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.343ns (64.639%)  route 0.735ns (35.361%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.560    -0.486    tbs_core_0/CLK
    SLICE_X20Y38         FDCE                                         r  tbs_core_0/idle_led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y38         FDCE (Prop_fdce_C_Q)         0.141    -0.345 r  tbs_core_0/idle_led_reg/Q
                         net (fo=1, routed)           0.735     0.389    idle_led_o_OBUF
    F3                   OBUF (Prop_obuf_I_O)         1.202     1.592 r  idle_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.592    idle_led_o
    F3                                                                r  idle_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.068ns  (logic 1.375ns (66.478%)  route 0.693ns (33.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.588    -0.458    tbs_core_0/dac_control_1/CLK
    SLICE_X4Y39          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDCE (Prop_fdce_C_Q)         0.141    -0.317 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=11, routed)          0.693     0.376    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.610 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.610    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.089ns  (logic 1.383ns (66.204%)  route 0.706ns (33.796%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.586    -0.460    tbs_core_0/dac_control_0/CLK
    SLICE_X0Y33          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y33          FDCE (Prop_fdce_C_Q)         0.141    -0.319 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/Q
                         net (fo=13, routed)          0.706     0.387    dac_upper_o_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         1.242     1.628 r  dac_upper_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.628    dac_upper_o[3]
    M13                                                               r  dac_upper_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/clear_dac_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_clr_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.132ns  (logic 1.341ns (62.915%)  route 0.791ns (37.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.558    -0.488    tbs_core_0/CLK
    SLICE_X20Y36         FDCE                                         r  tbs_core_0/clear_dac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  tbs_core_0/clear_dac_reg/Q
                         net (fo=1, routed)           0.791     0.443    dac_clr_o_OBUF
    F2                   OBUF (Prop_obuf_I_O)         1.200     1.644 r  dac_clr_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.644    dac_clr_o
    F2                                                                r  dac_clr_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_8MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_8MHz

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.134ns  (logic 1.456ns (28.357%)  route 3.678ns (71.643%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.678     5.134    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X14Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.441    -1.439    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.048ns  (logic 1.456ns (28.838%)  route 3.593ns (71.162%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.593     5.048    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X13Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.441    -1.439    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X13Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C

Slack:                    inf
  Source:                 adaptive_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.894ns  (logic 1.612ns (32.933%)  route 3.282ns (67.067%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  adaptive_mode_i (IN)
                         net (fo=0)                   0.000     0.000    adaptive_mode_i
    C1                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  adaptive_mode_i_IBUF_inst/O
                         net (fo=1, routed)           3.282     4.770    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode_i_IBUF
    SLICE_X4Y45          LUT1 (Prop_lut1_I0_O)        0.124     4.894 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.894    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode
    SLICE_X4Y45          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.510    -1.370    tbs_core_0/debouncer_1/sync_chain_0/CLK
    SLICE_X4Y45          FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.856ns  (logic 1.456ns (29.978%)  route 3.401ns (70.022%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.401     4.856    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X12Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.441    -1.439    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X12Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.834ns  (logic 1.573ns (32.547%)  route 3.260ns (67.453%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.369ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           3.260     4.710    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X3Y45          LUT1 (Prop_lut1_I0_O)        0.124     4.834 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__5/O
                         net (fo=1, routed)           0.000     4.834    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X3Y45          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.511    -1.369    tbs_core_0/debouncer_5/sync_chain_0/CLK
    SLICE_X3Y45          FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.797ns  (logic 1.580ns (32.932%)  route 3.217ns (67.068%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.217     4.673    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X13Y42         LUT6 (Prop_lut6_I4_O)        0.124     4.797 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     4.797    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X13Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.441    -1.439    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X13Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.720ns  (logic 1.456ns (30.844%)  route 3.264ns (69.156%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.264     4.720    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X11Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.442    -1.438    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X11Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.532ns  (logic 1.456ns (32.126%)  route 3.076ns (67.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           3.076     4.532    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X12Y39         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.440    -1.440    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X12Y39         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 1.456ns (32.861%)  route 2.974ns (67.139%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.974     4.430    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X12Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.441    -1.439    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X12Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.348ns  (logic 1.465ns (33.694%)  route 2.883ns (66.306%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           2.883     4.348    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X8Y39          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        1.440    -1.440    tbs_core_0/sync_chain_2/CLK
    SLICE_X8Y39          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.780ns  (logic 0.236ns (30.306%)  route 0.543ns (69.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.631ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.543     0.780    tbs_core_0/sync_chain_1/D[0]
    SLICE_X6Y40          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.859    -0.631    tbs_core_0/sync_chain_1/CLK
    SLICE_X6Y40          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.294ns (25.136%)  route 0.876ns (74.864%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         0.249     0.249 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           0.876     1.124    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X18Y41         LUT1 (Prop_lut1_I0_O)        0.045     1.169 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.169    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode
    SLICE_X18Y41         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/debouncer_0/sync_chain_0/CLK
    SLICE_X18Y41         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.257ns  (logic 0.296ns (23.583%)  route 0.960ns (76.417%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         0.251     0.251 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           0.960     1.212    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X16Y42         LUT1 (Prop_lut1_I0_O)        0.045     1.257 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.257    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X16Y42         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/debouncer_2/sync_chain_0/CLK
    SLICE_X16Y42         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.293ns (22.449%)  route 1.011ns (77.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           0.834     1.081    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.126 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.177     1.303    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X16Y39         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.829    -0.661    tbs_core_0/sync_chain_0/CLK
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.303ns  (logic 0.293ns (22.449%)  route 1.011ns (77.551%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         0.248     0.248 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           0.834     1.081    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X16Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.126 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.177     1.303    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X16Y39         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.829    -0.661    tbs_core_0/sync_chain_0/CLK
    SLICE_X16Y39         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.371ns  (logic 0.224ns (16.336%)  route 1.147ns (83.664%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.147     1.371    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X16Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X16Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C

Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.246ns (17.488%)  route 1.161ns (82.512%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         0.246     0.246 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           1.161     1.407    tbs_core_0/sync_chain_1/D[1]
    SLICE_X8Y38          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/sync_chain_1/CLK
    SLICE_X8Y38          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.571ns  (logic 0.224ns (14.257%)  route 1.347ns (85.743%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.347     1.571    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.831    -0.659    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X14Y41         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.589ns  (logic 0.233ns (14.662%)  route 1.356ns (85.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.660ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.660ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           1.356     1.589    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X8Y39          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.830    -0.660    tbs_core_0/sync_chain_2/CLK
    SLICE_X8Y39          FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.652ns  (logic 0.224ns (13.553%)  route 1.428ns (86.447%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.659ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.659ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           1.428     1.652    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_0[0]
    SLICE_X12Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=2086, routed)        0.831    -0.659    tbs_core_0/uart_0/uart_rx_0/CLK
    SLICE_X12Y42         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C





