{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 18:40:53 2018 " "Info: Processing started: Fri Oct 19 18:40:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HW1 -c HW1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off HW1 -c HW1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hw1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file hw1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HW1-HW1_ARCH " "Info: Found design unit 1: HW1-HW1_ARCH" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 HW1 " "Info: Found entity 1: HW1" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "HW1 " "Info: Elaborating entity \"HW1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Info: Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "HW1.vhd" "Mult0" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 18 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "HW1.vhd" "Div0" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 26 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "HW1.vhd" "Mod0" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 29 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 18 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Info: Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Info: Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Info: Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Info: Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Info: Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 18 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pet.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_pet.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pet " "Info: Found entity 1: mult_pet" {  } { { "db/mult_pet.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/mult_pet.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 26 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Info: Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 26 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6mm.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_6mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6mm " "Info: Found entity 1: lpm_divide_6mm" {  } { { "db/lpm_divide_6mm.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/lpm_divide_6mm.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Info: Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_19f.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_19f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_19f " "Info: Found entity 1: alt_u_div_19f" {  } { { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 29 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Info: Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Info: Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Info: Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Info: Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 29 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9em.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_9em.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9em " "Info: Found entity 1: lpm_divide_9em" {  } { { "db/lpm_divide_9em.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/lpm_divide_9em.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "237 " "Info: Implemented 237 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Info: Implemented 18 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Info: Implemented 13 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "205 " "Info: Implemented 205 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Info: Implemented 1 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "271 " "Info: Peak virtual memory: 271 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 18:40:56 2018 " "Info: Processing ended: Fri Oct 19 18:40:56 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 18:40:57 2018 " "Info: Processing started: Fri Oct 19 18:40:57 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off HW1 -c HW1 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off HW1 -c HW1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "HW1 EP2SGX30DF780C3 " "Info: Automatically selected device EP2SGX30DF780C3 for design HW1" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2SGX30CF780C3 " "Info: Device EP2SGX30CF780C3 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ F17 " "Info: Pin ~DATA0~ is reserved at location F17" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 709 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "Critical Warning: No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[0\] " "Info: Pin Y\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[0] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 26 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[1\] " "Info: Pin Y\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[1] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 27 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[2\] " "Info: Pin Y\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[2] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 28 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[3\] " "Info: Pin Y\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[3] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 29 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[4\] " "Info: Pin Y\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[4] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 30 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[5\] " "Info: Pin Y\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[5] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 31 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[6\] " "Info: Pin Y\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[6] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 32 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[7\] " "Info: Pin Y\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[7] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 33 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[8\] " "Info: Pin Y\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[8] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 34 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[9\] " "Info: Pin Y\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[9] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 35 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[10\] " "Info: Pin Y\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[10] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 36 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y\[11\] " "Info: Pin Y\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { Y[11] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 37 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "E " "Info: Pin E not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { E } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 5 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 42 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[7\] " "Info: Pin B\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { B[7] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 23 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[5\] " "Info: Pin B\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { B[5] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 21 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[6\] " "Info: Pin B\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { B[6] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 22 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[3\] " "Info: Pin B\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { B[3] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 19 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[4\] " "Info: Pin B\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { B[4] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 20 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[7\] " "Info: Pin A\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { A[7] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 15 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[0\] " "Info: Pin B\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { B[0] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 16 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[1\] " "Info: Pin B\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { B[1] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 17 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B\[2\] " "Info: Pin B\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { B[2] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 18 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[6\] " "Info: Pin A\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { A[6] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 14 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[5\] " "Info: Pin A\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { A[5] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 13 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[4\] " "Info: Pin A\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { A[4] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 12 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[3\] " "Info: Pin A\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { A[3] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 11 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[2\] " "Info: Pin A\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { A[2] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 10 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[1\] " "Info: Pin A\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { A[1] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 9 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A\[0\] " "Info: Pin A\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { A[0] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 8 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[0\] " "Info: Pin C\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { C[0] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 24 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C\[1\] " "Info: Pin C\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp1/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp1/quartus/bin/pin_planner.ppl" { C[1] } } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 3 -1 0 } } { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { C[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/" 0 { } { { 0 { 0 ""} 0 25 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Start inferring scan chains for DSP blocks" {  } {  } 1 0 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Extra Info: Inferring scan chains for DSP blocks is complete" {  } {  } 1 0 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "31 unused 3.3V 18 13 0 " "Info: Number of I/O pins in group: 31 (unused VREF, 3.3V VCCIO, 18 input, 13 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 56 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 68 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  68 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 62 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 56 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 54 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  54 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "13 does not use undetermined 0 0 " "Info: I/O bank number 13 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "14 does not use undetermined 0 0 " "Info: I/O bank number 14 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X0_Y12 X11_Y24 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X0_Y12 to location X11_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "13 " "Warning: Found 13 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[0\] 0 " "Info: Pin \"Y\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[1\] 0 " "Info: Pin \"Y\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[2\] 0 " "Info: Pin \"Y\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[3\] 0 " "Info: Pin \"Y\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[4\] 0 " "Info: Pin \"Y\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[5\] 0 " "Info: Pin \"Y\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[6\] 0 " "Info: Pin \"Y\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[7\] 0 " "Info: Pin \"Y\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[8\] 0 " "Info: Pin \"Y\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[9\] 0 " "Info: Pin \"Y\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[10\] 0 " "Info: Pin \"Y\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y\[11\] 0 " "Info: Pin \"Y\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "E 0 " "Info: Pin \"E\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "355 " "Info: Peak virtual memory: 355 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 18:41:04 2018 " "Info: Processing ended: Fri Oct 19 18:41:04 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 18:41:05 2018 " "Info: Processing started: Fri Oct 19 18:41:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off HW1 -c HW1 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off HW1 -c HW1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "311 " "Info: Peak virtual memory: 311 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 18:41:08 2018 " "Info: Processing ended: Fri Oct 19 18:41:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 19 18:41:10 2018 " "Info: Processing started: Fri Oct 19 18:41:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off HW1 -c HW1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off HW1 -c HW1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[4\] Y\[0\] 22.796 ns Longest " "Info: Longest tpd from source pin \"B\[4\]\" to destination pin \"Y\[0\]\" is 22.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns B\[4\] 1 PIN PIN_U23 31 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_U23; Fanout = 31; PIN Node = 'B\[4\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[4] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.141 ns) + CELL(0.346 ns) 6.297 ns lpm_divide:Div0\|lpm_divide_6mm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|sel\[18\] 2 COMB LCCOMB_X9_Y13_N22 29 " "Info: 2: + IC(5.141 ns) + CELL(0.346 ns) = 6.297 ns; Loc. = LCCOMB_X9_Y13_N22; Fanout = 29; COMB Node = 'lpm_divide:Div0\|lpm_divide_6mm:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|sel\[18\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "5.487 ns" { B[4] lpm_divide:Div0|lpm_divide_6mm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|sel[18] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 78 5 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.346 ns) 7.303 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[0\] 3 COMB LCCOMB_X9_Y15_N24 3 " "Info: 3: + IC(0.660 ns) + CELL(0.346 ns) = 7.303 ns; Loc. = LCCOMB_X9_Y15_N24; Fanout = 3; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.006 ns" { lpm_divide:Div0|lpm_divide_6mm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|sel[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.236 ns) + CELL(0.263 ns) 7.802 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[1\]~7 4 COMB LCCOMB_X9_Y15_N2 1 " "Info: 4: + IC(0.236 ns) + CELL(0.263 ns) = 7.802 ns; Loc. = LCCOMB_X9_Y15_N2; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[1\]~7'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.499 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.312 ns) 8.114 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[2\]~9 5 COMB LCCOMB_X9_Y15_N4 4 " "Info: 5: + IC(0.000 ns) + CELL(0.312 ns) = 8.114 ns; Loc. = LCCOMB_X9_Y15_N4; Fanout = 4; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_1_result_int\[2\]~9'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 35 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.053 ns) 8.426 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[9\] 6 COMB LCCOMB_X9_Y15_N26 6 " "Info: 6: + IC(0.259 ns) + CELL(0.053 ns) = 8.426 ns; Loc. = LCCOMB_X9_Y15_N26; Fanout = 6; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[9\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.312 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.545 ns) 9.551 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[1\]~6 7 COMB LCCOMB_X11_Y15_N2 2 " "Info: 7: + IC(0.580 ns) + CELL(0.545 ns) = 9.551 ns; Loc. = LCCOMB_X11_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[1\]~6'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 9.586 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[2\]~10 8 COMB LCCOMB_X11_Y15_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.035 ns) = 9.586 ns; Loc. = LCCOMB_X11_Y15_N4; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[2\]~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 9.711 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[3\]~13 9 COMB LCCOMB_X11_Y15_N6 8 " "Info: 9: + IC(0.000 ns) + CELL(0.125 ns) = 9.711 ns; Loc. = LCCOMB_X11_Y15_N6; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|add_sub_2_result_int\[3\]~13'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 40 22 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.580 ns) + CELL(0.366 ns) 10.657 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[18\] 10 COMB LCCOMB_X9_Y15_N6 2 " "Info: 10: + IC(0.580 ns) + CELL(0.366 ns) = 10.657 ns; Loc. = LCCOMB_X9_Y15_N6; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[18\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.545 ns) 11.731 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~18 11 COMB LCCOMB_X11_Y15_N16 1 " "Info: 11: + IC(0.529 ns) + CELL(0.545 ns) = 11.731 ns; Loc. = LCCOMB_X11_Y15_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.074 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 11.856 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~21 12 COMB LCCOMB_X11_Y15_N18 13 " "Info: 12: + IC(0.000 ns) + CELL(0.125 ns) = 11.856 ns; Loc. = LCCOMB_X11_Y15_N18; Fanout = 13; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_4~21'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.406 ns) + CELL(0.516 ns) 12.778 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~10 13 COMB LCCOMB_X10_Y15_N8 2 " "Info: 13: + IC(0.406 ns) + CELL(0.516 ns) = 12.778 ns; Loc. = LCCOMB_X10_Y15_N8; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.922 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.813 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~14 14 COMB LCCOMB_X10_Y15_N10 2 " "Info: 14: + IC(0.000 ns) + CELL(0.035 ns) = 12.813 ns; Loc. = LCCOMB_X10_Y15_N10; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 12.848 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~18 15 COMB LCCOMB_X10_Y15_N12 2 " "Info: 15: + IC(0.000 ns) + CELL(0.035 ns) = 12.848 ns; Loc. = LCCOMB_X10_Y15_N12; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.124 ns) 12.972 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~22 16 COMB LCCOMB_X10_Y15_N14 1 " "Info: 16: + IC(0.000 ns) + CELL(0.124 ns) = 12.972 ns; Loc. = LCCOMB_X10_Y15_N14; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.124 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 13.097 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~25 17 COMB LCCOMB_X10_Y15_N16 14 " "Info: 17: + IC(0.000 ns) + CELL(0.125 ns) = 13.097 ns; Loc. = LCCOMB_X10_Y15_N16; Fanout = 14; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_5~25'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.342 ns) + CELL(0.366 ns) 13.805 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[36\] 18 COMB LCCOMB_X10_Y15_N2 2 " "Info: 18: + IC(0.342 ns) + CELL(0.366 ns) = 13.805 ns; Loc. = LCCOMB_X10_Y15_N2; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[36\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.344 ns) + CELL(0.436 ns) 14.585 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~26 19 COMB LCCOMB_X9_Y15_N20 1 " "Info: 19: + IC(0.344 ns) + CELL(0.436 ns) = 14.585 ns; Loc. = LCCOMB_X9_Y15_N20; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.780 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 14.710 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~29 20 COMB LCCOMB_X9_Y15_N22 19 " "Info: 20: + IC(0.000 ns) + CELL(0.125 ns) = 14.710 ns; Loc. = LCCOMB_X9_Y15_N22; Fanout = 19; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_6~29'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.659 ns) + CELL(0.545 ns) 15.914 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~10 21 COMB LCCOMB_X6_Y15_N16 2 " "Info: 21: + IC(0.659 ns) + CELL(0.545 ns) = 15.914 ns; Loc. = LCCOMB_X6_Y15_N16; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~10'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.949 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~14 22 COMB LCCOMB_X6_Y15_N18 2 " "Info: 22: + IC(0.000 ns) + CELL(0.035 ns) = 15.949 ns; Loc. = LCCOMB_X6_Y15_N18; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~14'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 15.984 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~18 23 COMB LCCOMB_X6_Y15_N20 2 " "Info: 23: + IC(0.000 ns) + CELL(0.035 ns) = 15.984 ns; Loc. = LCCOMB_X6_Y15_N20; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~18'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.019 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~22 24 COMB LCCOMB_X6_Y15_N22 2 " "Info: 24: + IC(0.000 ns) + CELL(0.035 ns) = 16.019 ns; Loc. = LCCOMB_X6_Y15_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~22'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.054 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~26 25 COMB LCCOMB_X6_Y15_N24 2 " "Info: 25: + IC(0.000 ns) + CELL(0.035 ns) = 16.054 ns; Loc. = LCCOMB_X6_Y15_N24; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~26'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 16.089 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~30 26 COMB LCCOMB_X6_Y15_N26 1 " "Info: 26: + IC(0.000 ns) + CELL(0.035 ns) = 16.089 ns; Loc. = LCCOMB_X6_Y15_N26; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~30'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 16.214 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~33 27 COMB LCCOMB_X6_Y15_N28 20 " "Info: 27: + IC(0.000 ns) + CELL(0.125 ns) = 16.214 ns; Loc. = LCCOMB_X6_Y15_N28; Fanout = 20; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_7~33'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.529 ns) + CELL(0.053 ns) 16.796 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[54\] 28 COMB LCCOMB_X3_Y15_N22 2 " "Info: 28: + IC(0.529 ns) + CELL(0.053 ns) = 16.796 ns; Loc. = LCCOMB_X3_Y15_N22; Fanout = 2; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|selnose\[54\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.582 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] } "NODE_NAME" } } { "db/alt_u_div_19f.tdf" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/db/alt_u_div_19f.tdf" 79 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.545 ns) 17.840 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~34 29 COMB LCCOMB_X3_Y15_N16 1 " "Info: 29: + IC(0.499 ns) + CELL(0.545 ns) = 17.840 ns; Loc. = LCCOMB_X3_Y15_N16; Fanout = 1; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~34'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 17.965 ns lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~37 30 COMB LCCOMB_X3_Y15_N18 8 " "Info: 30: + IC(0.000 ns) + CELL(0.125 ns) = 17.965 ns; Loc. = LCCOMB_X3_Y15_N18; Fanout = 8; COMB Node = 'lpm_divide:Mod0\|lpm_divide_9em:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_19f:divider\|op_8~37'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.225 ns) 19.139 ns temp~3 31 COMB LCCOMB_X3_Y9_N4 1 " "Info: 31: + IC(0.949 ns) + CELL(0.225 ns) = 19.139 ns; Loc. = LCCOMB_X3_Y9_N4; Fanout = 1; COMB Node = 'temp~3'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "1.174 ns" { lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 temp~3 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.590 ns) + CELL(0.225 ns) 19.954 ns temp~4 32 COMB LCCOMB_X2_Y11_N22 1 " "Info: 32: + IC(0.590 ns) + CELL(0.225 ns) = 19.954 ns; Loc. = LCCOMB_X2_Y11_N22; Fanout = 1; COMB Node = 'temp~4'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { temp~3 temp~4 } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(2.134 ns) 22.796 ns Y\[0\] 33 PIN PIN_U24 0 " "Info: 33: + IC(0.708 ns) + CELL(2.134 ns) = 22.796 ns; Loc. = PIN_U24; Fanout = 0; PIN Node = 'Y\[0\]'" {  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "2.842 ns" { temp~4 Y[0] } "NODE_NAME" } } { "HW1.vhd" "" { Text "C:/Users/vivian weng/Desktop/大學/大三上修課/電腦VLSI/HW1/HW1.vhd" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.785 ns ( 42.92 % ) " "Info: Total cell delay = 9.785 ns ( 42.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.011 ns ( 57.08 % ) " "Info: Total interconnect delay = 13.011 ns ( 57.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp1/quartus/bin/TimingClosureFloorplan.fld" "" "22.796 ns" { B[4] lpm_divide:Div0|lpm_divide_6mm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|sel[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 temp~3 temp~4 Y[0] } "NODE_NAME" } } { "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp1/quartus/bin/Technology_Viewer.qrui" "22.796 ns" { B[4] {} B[4]~combout {} lpm_divide:Div0|lpm_divide_6mm:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|sel[18] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[0] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[1]~7 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_1_result_int[2]~9 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[9] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[1]~6 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[2]~10 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|add_sub_2_result_int[3]~13 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[18] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~18 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_4~21 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~10 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~14 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~18 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~22 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_5~25 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[36] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~26 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_6~29 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~10 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~14 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~18 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~22 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~26 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~30 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_7~33 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|selnose[54] {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~34 {} lpm_divide:Mod0|lpm_divide_9em:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_19f:divider|op_8~37 {} temp~3 {} temp~4 {} Y[0] {} } { 0.000ns 0.000ns 5.141ns 0.660ns 0.236ns 0.000ns 0.259ns 0.580ns 0.000ns 0.000ns 0.580ns 0.529ns 0.000ns 0.406ns 0.000ns 0.000ns 0.000ns 0.000ns 0.342ns 0.344ns 0.000ns 0.659ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.529ns 0.499ns 0.000ns 0.949ns 0.590ns 0.708ns } { 0.000ns 0.810ns 0.346ns 0.346ns 0.263ns 0.312ns 0.053ns 0.545ns 0.035ns 0.125ns 0.366ns 0.545ns 0.125ns 0.516ns 0.035ns 0.035ns 0.124ns 0.125ns 0.366ns 0.436ns 0.125ns 0.545ns 0.035ns 0.035ns 0.035ns 0.035ns 0.035ns 0.125ns 0.053ns 0.545ns 0.125ns 0.225ns 0.225ns 2.134ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 19 18:41:10 2018 " "Info: Processing ended: Fri Oct 19 18:41:10 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 5 s " "Info: Quartus II Full Compilation was successful. 0 errors, 5 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
