0.7
2020.2
May 22 2024
18:54:44
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.gen/sources_1/bd/main_design/hdl/main_design_wrapper.vhd,1723022803,vhdl2008,,,,main_design_wrapper,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_pc_0/main_design_auto_pc_0_sim_netlist.vhdl,1723022806,vhdl,,,,\main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized0\;\main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized1\;\main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo__parameterized2\;\main_design_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized1\;\main_design_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized2\;main_design_auto_pc_0;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_axi_protocol_converter;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_ar_channel;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_aw_channel;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_b_channel;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_cmd_translator_1;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_incr_cmd;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_incr_cmd_2;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_r_channel;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_rd_cmd_fsm;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_simple_fifo;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wr_cmd_fsm;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wrap_cmd;main_design_auto_pc_0_axi_protocol_converter_v2_1_31_b2s_wrap_cmd_3;main_design_auto_pc_0_axi_register_slice_v2_1_31_axi_register_slice;main_design_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice;main_design_auto_pc_0_axi_register_slice_v2_1_31_axic_register_slice_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_pc_1/main_design_auto_pc_1_sim_netlist.vhdl,1723022808,vhdl,,,,\main_design_auto_pc_1_axi_data_fifo_v2_1_30_axic_fifo__parameterized0\;\main_design_auto_pc_1_axi_data_fifo_v2_1_30_axic_fifo__parameterized1\;\main_design_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized0\;\main_design_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen__parameterized1\;\main_design_auto_pc_1_axi_protocol_converter_v2_1_31_a_axi3_conv__parameterized0\;\main_design_auto_pc_1_dmem__parameterized0\;\main_design_auto_pc_1_dmem__parameterized1\;\main_design_auto_pc_1_fifo_generator_ramfifo__parameterized0\;\main_design_auto_pc_1_fifo_generator_ramfifo__parameterized1\;\main_design_auto_pc_1_fifo_generator_top__parameterized0\;\main_design_auto_pc_1_fifo_generator_top__parameterized1\;\main_design_auto_pc_1_fifo_generator_v13_2_10__parameterized0\;\main_design_auto_pc_1_fifo_generator_v13_2_10__parameterized1\;\main_design_auto_pc_1_fifo_generator_v13_2_10_synth__parameterized0\;\main_design_auto_pc_1_fifo_generator_v13_2_10_synth__parameterized1\;\main_design_auto_pc_1_memory__parameterized0\;\main_design_auto_pc_1_memory__parameterized1\;\main_design_auto_pc_1_reset_blk_ramfifo__xdcDup__1\;\main_design_auto_pc_1_reset_blk_ramfifo__xdcDup__2\;\main_design_auto_pc_1_xpm_cdc_async_rst__3\;\main_design_auto_pc_1_xpm_cdc_async_rst__4\;main_design_auto_pc_1;main_design_auto_pc_1_axi_data_fifo_v2_1_30_axic_fifo;main_design_auto_pc_1_axi_data_fifo_v2_1_30_fifo_gen;main_design_auto_pc_1_axi_protocol_converter_v2_1_31_a_axi3_conv;main_design_auto_pc_1_axi_protocol_converter_v2_1_31_axi3_conv;main_design_auto_pc_1_axi_protocol_converter_v2_1_31_axi_protocol_converter;main_design_auto_pc_1_axi_protocol_converter_v2_1_31_b_downsizer;main_design_auto_pc_1_axi_protocol_converter_v2_1_31_w_axi3_conv;main_design_auto_pc_1_dmem;main_design_auto_pc_1_fifo_generator_ramfifo;main_design_auto_pc_1_fifo_generator_top;main_design_auto_pc_1_fifo_generator_v13_2_10;main_design_auto_pc_1_fifo_generator_v13_2_10_synth;main_design_auto_pc_1_memory;main_design_auto_pc_1_rd_bin_cntr;main_design_auto_pc_1_rd_bin_cntr_13;main_design_auto_pc_1_rd_bin_cntr_6;main_design_auto_pc_1_rd_fwft;main_design_auto_pc_1_rd_fwft_11;main_design_auto_pc_1_rd_fwft_4;main_design_auto_pc_1_rd_logic;main_design_auto_pc_1_rd_logic_0;main_design_auto_pc_1_rd_logic_7;main_design_auto_pc_1_rd_status_flags_ss;main_design_auto_pc_1_rd_status_flags_ss_12;main_design_auto_pc_1_rd_status_flags_ss_5;main_design_auto_pc_1_reset_blk_ramfifo;main_design_auto_pc_1_wr_bin_cntr;main_design_auto_pc_1_wr_bin_cntr_10;main_design_auto_pc_1_wr_bin_cntr_3;main_design_auto_pc_1_wr_logic;main_design_auto_pc_1_wr_logic_1;main_design_auto_pc_1_wr_logic_8;main_design_auto_pc_1_wr_status_flags_ss;main_design_auto_pc_1_wr_status_flags_ss_2;main_design_auto_pc_1_wr_status_flags_ss_9;main_design_auto_pc_1_xpm_cdc_async_rst,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_0/main_design_auto_ss_k_0_sim_netlist.vhdl,1723022808,vhdl,,,,main_design_auto_ss_k_0;main_design_auto_ss_k_0_axis_subset_converter_v1_1_31_core;main_design_auto_ss_k_0_top_main_design_auto_ss_k_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_1/main_design_auto_ss_k_1_sim_netlist.vhdl,1723022808,vhdl,,,,main_design_auto_ss_k_1;main_design_auto_ss_k_1_axis_subset_converter_v1_1_31_core;main_design_auto_ss_k_1_top_main_design_auto_ss_k_1,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_k_2/main_design_auto_ss_k_2_sim_netlist.vhdl,1723022808,vhdl,,,,main_design_auto_ss_k_2;main_design_auto_ss_k_2_top_main_design_auto_ss_k_2,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slid_0/main_design_auto_ss_slid_0_sim_netlist.vhdl,1723022808,vhdl,,,,main_design_auto_ss_slid_0;main_design_auto_ss_slid_0_top_main_design_auto_ss_slid_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_0/main_design_auto_ss_slidr_0_sim_netlist.vhdl,1723022808,vhdl,,,,main_design_auto_ss_slidr_0;main_design_auto_ss_slidr_0_top_main_design_auto_ss_slidr_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_1/main_design_auto_ss_slidr_1_sim_netlist.vhdl,1723022808,vhdl,,,,main_design_auto_ss_slidr_1;main_design_auto_ss_slidr_1_top_main_design_auto_ss_slidr_1,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_ss_slidr_2/main_design_auto_ss_slidr_2_sim_netlist.vhdl,1723022808,vhdl,,,,main_design_auto_ss_slidr_2;main_design_auto_ss_slidr_2_top_main_design_auto_ss_slidr_2,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_us_df_0/main_design_auto_us_df_0_sim_netlist.vhdl,1723022806,vhdl,,,,\main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_a_upsizer__parameterized0\;\main_design_auto_us_df_0_axi_register_slice_v2_1_31_axi_register_slice__parameterized0\;\main_design_auto_us_df_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized4\;\main_design_auto_us_df_0_axi_register_slice_v2_1_31_axic_register_slice__parameterized4_0\;\main_design_auto_us_df_0_compare__parameterized0\;\main_design_auto_us_df_0_compare__parameterized0_1\;\main_design_auto_us_df_0_compare__parameterized0_2\;\main_design_auto_us_df_0_compare__parameterized0_3\;\main_design_auto_us_df_0_dmem__parameterized0\;\main_design_auto_us_df_0_dmem__parameterized1\;\main_design_auto_us_df_0_dmem__parameterized2\;\main_design_auto_us_df_0_dmem__parameterized3\;\main_design_auto_us_df_0_fifo_generator_ramfifo__parameterized0\;\main_design_auto_us_df_0_fifo_generator_ramfifo__parameterized1\;\main_design_auto_us_df_0_fifo_generator_ramfifo__parameterized2\;\main_design_auto_us_df_0_fifo_generator_ramfifo__parameterized3\;\main_design_auto_us_df_0_fifo_generator_top__parameterized0\;\main_design_auto_us_df_0_fifo_generator_top__parameterized1\;\main_design_auto_us_df_0_fifo_generator_top__parameterized2\;\main_design_auto_us_df_0_fifo_generator_top__parameterized3\;\main_design_auto_us_df_0_fifo_generator_v13_2_10__parameterized0\;\main_design_auto_us_df_0_fifo_generator_v13_2_10__parameterized1\;\main_design_auto_us_df_0_fifo_generator_v13_2_10__parameterized2\;\main_design_auto_us_df_0_fifo_generator_v13_2_10__parameterized3\;\main_design_auto_us_df_0_fifo_generator_v13_2_10_synth__parameterized0\;\main_design_auto_us_df_0_fifo_generator_v13_2_10_synth__parameterized1\;\main_design_auto_us_df_0_fifo_generator_v13_2_10_synth__parameterized2\;\main_design_auto_us_df_0_fifo_generator_v13_2_10_synth__parameterized3\;\main_design_auto_us_df_0_memory__parameterized0\;\main_design_auto_us_df_0_memory__parameterized1\;\main_design_auto_us_df_0_memory__parameterized2\;\main_design_auto_us_df_0_memory__parameterized3\;\main_design_auto_us_df_0_rd_bin_cntr__parameterized0\;\main_design_auto_us_df_0_rd_bin_cntr__parameterized0_13\;\main_design_auto_us_df_0_rd_bin_cntr__parameterized1\;\main_design_auto_us_df_0_rd_fwft__parameterized0\;\main_design_auto_us_df_0_rd_fwft__parameterized0_11\;\main_design_auto_us_df_0_rd_fwft__parameterized0_5\;\main_design_auto_us_df_0_rd_logic__parameterized1\;\main_design_auto_us_df_0_rd_logic__parameterized1_6\;\main_design_auto_us_df_0_rd_logic__parameterized2\;\main_design_auto_us_df_0_rd_status_flags_ss__parameterized0\;\main_design_auto_us_df_0_rd_status_flags_ss__parameterized0_12\;\main_design_auto_us_df_0_rd_status_flags_ss__parameterized1\;\main_design_auto_us_df_0_reset_blk_ramfifo__parameterized0\;\main_design_auto_us_df_0_reset_blk_ramfifo__parameterized0_4\;\main_design_auto_us_df_0_reset_blk_ramfifo__parameterized0_8\;\main_design_auto_us_df_0_reset_blk_ramfifo__xdcDup__1\;\main_design_auto_us_df_0_wr_bin_cntr__parameterized0\;\main_design_auto_us_df_0_wr_bin_cntr__parameterized0_10\;\main_design_auto_us_df_0_wr_bin_cntr__parameterized1\;\main_design_auto_us_df_0_wr_logic__parameterized1\;\main_design_auto_us_df_0_wr_logic__parameterized1_7\;\main_design_auto_us_df_0_wr_logic__parameterized2\;\main_design_auto_us_df_0_wr_status_flags_ss__parameterized0\;\main_design_auto_us_df_0_wr_status_flags_ss__parameterized0_9\;\main_design_auto_us_df_0_wr_status_flags_ss__parameterized1\;\main_design_auto_us_df_0_xpm_cdc_async_rst__2\;main_design_auto_us_df_0;main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_a_upsizer;main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_axi_upsizer;main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_r_upsizer_pktfifo;main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_top;main_design_auto_us_df_0_axi_dwidth_converter_v2_1_31_w_upsizer_pktfifo;main_design_auto_us_df_0_axi_register_slice_v2_1_31_axi_register_slice;main_design_auto_us_df_0_axi_register_slice_v2_1_31_axic_register_slice;main_design_auto_us_df_0_blk_mem_gen_generic_cstr;main_design_auto_us_df_0_blk_mem_gen_prim_width;main_design_auto_us_df_0_blk_mem_gen_prim_wrapper;main_design_auto_us_df_0_blk_mem_gen_top;main_design_auto_us_df_0_blk_mem_gen_v8_4_8;main_design_auto_us_df_0_blk_mem_gen_v8_4_8_synth;main_design_auto_us_df_0_dmem;main_design_auto_us_df_0_fifo_generator_ramfifo;main_design_auto_us_df_0_fifo_generator_top;main_design_auto_us_df_0_fifo_generator_v13_2_10;main_design_auto_us_df_0_fifo_generator_v13_2_10_synth;main_design_auto_us_df_0_memory;main_design_auto_us_df_0_rd_bin_cntr;main_design_auto_us_df_0_rd_bin_cntr_20;main_design_auto_us_df_0_rd_fwft;main_design_auto_us_df_0_rd_fwft_18;main_design_auto_us_df_0_rd_logic;main_design_auto_us_df_0_rd_logic_14;main_design_auto_us_df_0_rd_status_flags_ss;main_design_auto_us_df_0_rd_status_flags_ss_19;main_design_auto_us_df_0_reset_blk_ramfifo;main_design_auto_us_df_0_wr_bin_cntr;main_design_auto_us_df_0_wr_bin_cntr_17;main_design_auto_us_df_0_wr_logic;main_design_auto_us_df_0_wr_logic_15;main_design_auto_us_df_0_wr_status_flags_ss;main_design_auto_us_df_0_wr_status_flags_ss_16;main_design_auto_us_df_0_xpm_cdc_async_rst,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_us_df_1/main_design_auto_us_df_1_sim_netlist.vhdl,1723022807,vhdl,,,,\main_design_auto_us_df_1_axi_register_slice_v2_1_31_axic_register_slice__parameterized2\;\main_design_auto_us_df_1_compare__parameterized0\;\main_design_auto_us_df_1_compare__parameterized0_0\;\main_design_auto_us_df_1_compare__parameterized0_1\;\main_design_auto_us_df_1_compare__parameterized0_2\;\main_design_auto_us_df_1_dmem__parameterized0\;\main_design_auto_us_df_1_dmem__parameterized1\;\main_design_auto_us_df_1_dmem__parameterized2\;\main_design_auto_us_df_1_fifo_generator_ramfifo__parameterized0\;\main_design_auto_us_df_1_fifo_generator_ramfifo__parameterized1\;\main_design_auto_us_df_1_fifo_generator_ramfifo__parameterized2\;\main_design_auto_us_df_1_fifo_generator_top__parameterized0\;\main_design_auto_us_df_1_fifo_generator_top__parameterized1\;\main_design_auto_us_df_1_fifo_generator_top__parameterized2\;\main_design_auto_us_df_1_fifo_generator_v13_2_10__parameterized0\;\main_design_auto_us_df_1_fifo_generator_v13_2_10__parameterized1\;\main_design_auto_us_df_1_fifo_generator_v13_2_10__parameterized2\;\main_design_auto_us_df_1_fifo_generator_v13_2_10_synth__parameterized0\;\main_design_auto_us_df_1_fifo_generator_v13_2_10_synth__parameterized1\;\main_design_auto_us_df_1_fifo_generator_v13_2_10_synth__parameterized2\;\main_design_auto_us_df_1_memory__parameterized0\;\main_design_auto_us_df_1_memory__parameterized1\;\main_design_auto_us_df_1_memory__parameterized2\;\main_design_auto_us_df_1_rd_bin_cntr__parameterized0\;\main_design_auto_us_df_1_rd_bin_cntr__parameterized0_12\;\main_design_auto_us_df_1_rd_bin_cntr__parameterized1\;\main_design_auto_us_df_1_rd_fwft__parameterized0\;\main_design_auto_us_df_1_rd_fwft__parameterized0_10\;\main_design_auto_us_df_1_rd_fwft__parameterized0_4\;\main_design_auto_us_df_1_rd_logic__parameterized0\;\main_design_auto_us_df_1_rd_logic__parameterized0_5\;\main_design_auto_us_df_1_rd_logic__parameterized1\;\main_design_auto_us_df_1_rd_status_flags_ss__parameterized0\;\main_design_auto_us_df_1_rd_status_flags_ss__parameterized0_11\;\main_design_auto_us_df_1_rd_status_flags_ss__parameterized1\;\main_design_auto_us_df_1_reset_blk_ramfifo__parameterized0\;\main_design_auto_us_df_1_reset_blk_ramfifo__parameterized0_3\;\main_design_auto_us_df_1_reset_blk_ramfifo__parameterized0_7\;\main_design_auto_us_df_1_wr_bin_cntr__parameterized0\;\main_design_auto_us_df_1_wr_bin_cntr__parameterized0_9\;\main_design_auto_us_df_1_wr_bin_cntr__parameterized1\;\main_design_auto_us_df_1_wr_logic__parameterized0\;\main_design_auto_us_df_1_wr_logic__parameterized0_6\;\main_design_auto_us_df_1_wr_logic__parameterized1\;\main_design_auto_us_df_1_wr_status_flags_ss__parameterized0\;\main_design_auto_us_df_1_wr_status_flags_ss__parameterized0_8\;\main_design_auto_us_df_1_wr_status_flags_ss__parameterized1\;main_design_auto_us_df_1;main_design_auto_us_df_1_axi_dwidth_converter_v2_1_31_a_upsizer;main_design_auto_us_df_1_axi_dwidth_converter_v2_1_31_axi_upsizer;main_design_auto_us_df_1_axi_dwidth_converter_v2_1_31_r_upsizer_pktfifo;main_design_auto_us_df_1_axi_dwidth_converter_v2_1_31_top;main_design_auto_us_df_1_axi_register_slice_v2_1_31_axi_register_slice;main_design_auto_us_df_1_dmem;main_design_auto_us_df_1_fifo_generator_ramfifo;main_design_auto_us_df_1_fifo_generator_top;main_design_auto_us_df_1_fifo_generator_v13_2_10;main_design_auto_us_df_1_fifo_generator_v13_2_10_synth;main_design_auto_us_df_1_memory;main_design_auto_us_df_1_rd_bin_cntr;main_design_auto_us_df_1_rd_fwft;main_design_auto_us_df_1_rd_logic;main_design_auto_us_df_1_rd_status_flags_ss;main_design_auto_us_df_1_reset_blk_ramfifo;main_design_auto_us_df_1_wr_bin_cntr;main_design_auto_us_df_1_wr_logic;main_design_auto_us_df_1_wr_status_flags_ss;main_design_auto_us_df_1_xpm_cdc_async_rst,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_auto_us_df_2/main_design_auto_us_df_2_sim_netlist.vhdl,1723022807,vhdl,,,,\main_design_auto_us_df_2_axi_register_slice_v2_1_31_axi_register_slice__parameterized0\;\main_design_auto_us_df_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized4\;main_design_auto_us_df_2;main_design_auto_us_df_2_axi_dwidth_converter_v2_1_31_a_upsizer;main_design_auto_us_df_2_axi_dwidth_converter_v2_1_31_axi_upsizer;main_design_auto_us_df_2_axi_dwidth_converter_v2_1_31_top;main_design_auto_us_df_2_axi_dwidth_converter_v2_1_31_w_upsizer_pktfifo;main_design_auto_us_df_2_axi_register_slice_v2_1_31_axi_register_slice;main_design_auto_us_df_2_axi_register_slice_v2_1_31_axic_register_slice;main_design_auto_us_df_2_blk_mem_gen_generic_cstr;main_design_auto_us_df_2_blk_mem_gen_prim_width;main_design_auto_us_df_2_blk_mem_gen_prim_wrapper;main_design_auto_us_df_2_blk_mem_gen_top;main_design_auto_us_df_2_blk_mem_gen_v8_4_8;main_design_auto_us_df_2_blk_mem_gen_v8_4_8_synth;main_design_auto_us_df_2_dmem;main_design_auto_us_df_2_fifo_generator_ramfifo;main_design_auto_us_df_2_fifo_generator_top;main_design_auto_us_df_2_fifo_generator_v13_2_10;main_design_auto_us_df_2_fifo_generator_v13_2_10_synth;main_design_auto_us_df_2_memory;main_design_auto_us_df_2_rd_bin_cntr;main_design_auto_us_df_2_rd_fwft;main_design_auto_us_df_2_rd_logic;main_design_auto_us_df_2_rd_status_flags_ss;main_design_auto_us_df_2_reset_blk_ramfifo;main_design_auto_us_df_2_wr_bin_cntr;main_design_auto_us_df_2_wr_logic;main_design_auto_us_df_2_wr_status_flags_ss;main_design_auto_us_df_2_xpm_cdc_async_rst,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_axi_dma_0_0_1/main_design_axi_dma_0_0_sim_netlist.vhdl,1722931584,vhdl,,,,\main_design_axi_dma_0_0_axi_datamover_addr_cntl__parameterized0\;\main_design_axi_dma_0_0_axi_datamover_cmd_status__parameterized0\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized0\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized1\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized1_22\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized2\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized3\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized4\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized5\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized6\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized7\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized8\;\main_design_axi_dma_0_0_axi_datamover_fifo__parameterized9\;\main_design_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized0\;\main_design_axi_dma_0_0_axi_datamover_sfifo_autord__parameterized1\;\main_design_axi_dma_0_0_axi_datamover_skid_buf__parameterized0\;\main_design_axi_dma_0_0_axi_sg_addr_cntl__parameterized0\;\main_design_axi_dma_0_0_axi_sg_fifo__parameterized0\;\main_design_axi_dma_0_0_axi_sg_fifo__parameterized0_45\;\main_design_axi_dma_0_0_axi_sg_fifo__parameterized1\;\main_design_axi_dma_0_0_axi_sg_fifo__parameterized2\;\main_design_axi_dma_0_0_cdc_sync__parameterized0\;\main_design_axi_dma_0_0_cdc_sync__parameterized1\;\main_design_axi_dma_0_0_cdc_sync__parameterized2\;\main_design_axi_dma_0_0_cdc_sync__parameterized3\;\main_design_axi_dma_0_0_cdc_sync__parameterized4\;\main_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0\;\main_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized0_41\;\main_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1\;\main_design_axi_dma_0_0_cntr_incr_decr_addn_f__parameterized1_9\;\main_design_axi_dma_0_0_dynshreg_f__parameterized0\;\main_design_axi_dma_0_0_dynshreg_f__parameterized1\;\main_design_axi_dma_0_0_dynshreg_f__parameterized2\;\main_design_axi_dma_0_0_dynshreg_f__parameterized2_26\;\main_design_axi_dma_0_0_dynshreg_f__parameterized3\;\main_design_axi_dma_0_0_dynshreg_f__parameterized5\;\main_design_axi_dma_0_0_dynshreg_f__parameterized6\;\main_design_axi_dma_0_0_dynshreg_f__parameterized7\;\main_design_axi_dma_0_0_dynshreg_f__parameterized8\;\main_design_axi_dma_0_0_dynshreg_f__parameterized9\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized0\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized1\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized2\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized2_23\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized3\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized4\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized5\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized6\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized7\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized8\;\main_design_axi_dma_0_0_srl_fifo_f__parameterized9\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized0\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized1\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized2\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized2_24\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized3\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized4\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized5\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized6\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized7\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized8\;\main_design_axi_dma_0_0_srl_fifo_rbu_f__parameterized9\;\main_design_axi_dma_0_0_sync_fifo_fg__parameterized0\;\main_design_axi_dma_0_0_sync_fifo_fg__parameterized1\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized1\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized1_28\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized2\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized2_15\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized2_29\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized2_32\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized3\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized3_16\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized3_30\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized3_33\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized6\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized6_12\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized7\;\main_design_axi_dma_0_0_xpm_counter_updn__parameterized7_13\;\main_design_axi_dma_0_0_xpm_fifo_base__parameterized0\;\main_design_axi_dma_0_0_xpm_fifo_base__parameterized1\;\main_design_axi_dma_0_0_xpm_fifo_sync__parameterized1\;\main_design_axi_dma_0_0_xpm_fifo_sync__parameterized3\;\main_design_axi_dma_0_0_xpm_memory_base__parameterized0\;\main_design_axi_dma_0_0_xpm_memory_base__parameterized1\;main_design_axi_dma_0_0;main_design_axi_dma_0_0_axi_datamover;main_design_axi_dma_0_0_axi_datamover_addr_cntl;main_design_axi_dma_0_0_axi_datamover_cmd_status;main_design_axi_dma_0_0_axi_datamover_fifo;main_design_axi_dma_0_0_axi_datamover_fifo_21;main_design_axi_dma_0_0_axi_datamover_ibttcc;main_design_axi_dma_0_0_axi_datamover_indet_btt;main_design_axi_dma_0_0_axi_datamover_mm2s_full_wrap;main_design_axi_dma_0_0_axi_datamover_mssai_skid_buf;main_design_axi_dma_0_0_axi_datamover_pcc;main_design_axi_dma_0_0_axi_datamover_rd_sf;main_design_axi_dma_0_0_axi_datamover_rd_status_cntl;main_design_axi_dma_0_0_axi_datamover_rddata_cntl;main_design_axi_dma_0_0_axi_datamover_reset;main_design_axi_dma_0_0_axi_datamover_reset_19;main_design_axi_dma_0_0_axi_datamover_s2mm_full_wrap;main_design_axi_dma_0_0_axi_datamover_s2mm_realign;main_design_axi_dma_0_0_axi_datamover_s2mm_scatter;main_design_axi_dma_0_0_axi_datamover_sfifo_autord;main_design_axi_dma_0_0_axi_datamover_skid2mm_buf;main_design_axi_dma_0_0_axi_datamover_skid_buf;main_design_axi_dma_0_0_axi_datamover_skid_buf_18;main_design_axi_dma_0_0_axi_datamover_slice;main_design_axi_dma_0_0_axi_datamover_strb_gen2;main_design_axi_dma_0_0_axi_datamover_wr_status_cntl;main_design_axi_dma_0_0_axi_datamover_wrdata_cntl;main_design_axi_dma_0_0_axi_dma;main_design_axi_dma_0_0_axi_dma_lite_if;main_design_axi_dma_0_0_axi_dma_mm2s_cmdsts_if;main_design_axi_dma_0_0_axi_dma_mm2s_mngr;main_design_axi_dma_0_0_axi_dma_mm2s_sg_if;main_design_axi_dma_0_0_axi_dma_mm2s_sm;main_design_axi_dma_0_0_axi_dma_mm2s_sts_mngr;main_design_axi_dma_0_0_axi_dma_reg_module;main_design_axi_dma_0_0_axi_dma_register;main_design_axi_dma_0_0_axi_dma_register_s2mm;main_design_axi_dma_0_0_axi_dma_reset;main_design_axi_dma_0_0_axi_dma_reset_1;main_design_axi_dma_0_0_axi_dma_rst_module;main_design_axi_dma_0_0_axi_dma_s2mm_cmdsts_if;main_design_axi_dma_0_0_axi_dma_s2mm_mngr;main_design_axi_dma_0_0_axi_dma_s2mm_sg_if;main_design_axi_dma_0_0_axi_dma_s2mm_sm;main_design_axi_dma_0_0_axi_dma_s2mm_sts_mngr;main_design_axi_dma_0_0_axi_dma_sofeof_gen;main_design_axi_dma_0_0_axi_dma_sofeof_gen_0;main_design_axi_dma_0_0_axi_sg;main_design_axi_dma_0_0_axi_sg_addr_cntl;main_design_axi_dma_0_0_axi_sg_cmd_status;main_design_axi_dma_0_0_axi_sg_cmd_status_44;main_design_axi_dma_0_0_axi_sg_datamover;main_design_axi_dma_0_0_axi_sg_fifo;main_design_axi_dma_0_0_axi_sg_fifo_46;main_design_axi_dma_0_0_axi_sg_ftch_cmdsts_if;main_design_axi_dma_0_0_axi_sg_ftch_mngr;main_design_axi_dma_0_0_axi_sg_ftch_pntr;main_design_axi_dma_0_0_axi_sg_ftch_q_mngr;main_design_axi_dma_0_0_axi_sg_ftch_queue;main_design_axi_dma_0_0_axi_sg_ftch_sm;main_design_axi_dma_0_0_axi_sg_intrpt;main_design_axi_dma_0_0_axi_sg_mm2s_basic_wrap;main_design_axi_dma_0_0_axi_sg_rd_status_cntl;main_design_axi_dma_0_0_axi_sg_rddata_cntl;main_design_axi_dma_0_0_axi_sg_reset;main_design_axi_dma_0_0_axi_sg_s2mm_basic_wrap;main_design_axi_dma_0_0_axi_sg_scc;main_design_axi_dma_0_0_axi_sg_scc_wr;main_design_axi_dma_0_0_axi_sg_updt_cmdsts_if;main_design_axi_dma_0_0_axi_sg_updt_mngr;main_design_axi_dma_0_0_axi_sg_updt_q_mngr;main_design_axi_dma_0_0_axi_sg_updt_queue;main_design_axi_dma_0_0_axi_sg_updt_sm;main_design_axi_dma_0_0_axi_sg_wr_status_cntl;main_design_axi_dma_0_0_axi_sg_wrdata_cntl;main_design_axi_dma_0_0_cdc_sync;main_design_axi_dma_0_0_cdc_sync_2;main_design_axi_dma_0_0_cdc_sync_3;main_design_axi_dma_0_0_cdc_sync_35;main_design_axi_dma_0_0_cdc_sync_36;main_design_axi_dma_0_0_cdc_sync_37;main_design_axi_dma_0_0_cdc_sync_38;main_design_axi_dma_0_0_cdc_sync_39;main_design_axi_dma_0_0_cdc_sync_4;main_design_axi_dma_0_0_cdc_sync_40;main_design_axi_dma_0_0_cdc_sync_5;main_design_axi_dma_0_0_cdc_sync_6;main_design_axi_dma_0_0_cdc_sync_7;main_design_axi_dma_0_0_cdc_sync_8;main_design_axi_dma_0_0_cntr_incr_decr_addn_f;main_design_axi_dma_0_0_cntr_incr_decr_addn_f_10;main_design_axi_dma_0_0_cntr_incr_decr_addn_f_11;main_design_axi_dma_0_0_cntr_incr_decr_addn_f_20;main_design_axi_dma_0_0_cntr_incr_decr_addn_f_25;main_design_axi_dma_0_0_cntr_incr_decr_addn_f_27;main_design_axi_dma_0_0_cntr_incr_decr_addn_f_42;main_design_axi_dma_0_0_cntr_incr_decr_addn_f_43;main_design_axi_dma_0_0_dynshreg_f;main_design_axi_dma_0_0_srl_fifo_f;main_design_axi_dma_0_0_srl_fifo_rbu_f;main_design_axi_dma_0_0_sync_fifo_fg;main_design_axi_dma_0_0_xpm_fifo_base;main_design_axi_dma_0_0_xpm_fifo_reg_bit;main_design_axi_dma_0_0_xpm_fifo_reg_bit_14;main_design_axi_dma_0_0_xpm_fifo_reg_bit_31;main_design_axi_dma_0_0_xpm_fifo_rst;main_design_axi_dma_0_0_xpm_fifo_rst_17;main_design_axi_dma_0_0_xpm_fifo_rst_34;main_design_axi_dma_0_0_xpm_fifo_sync;main_design_axi_dma_0_0_xpm_memory_base,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_fifo_0_1/main_design_fifo_0_1_sim_netlist.vhdl,1722930250,vhdl,,,,\main_design_fifo_0_1_blk_mem_gen_prim_width__parameterized0\;\main_design_fifo_0_1_compare__parameterized0\;\main_design_fifo_0_1_compare__parameterized0_1\;main_design_fifo_0_1;main_design_fifo_0_1_blk_mem_gen_generic_cstr;main_design_fifo_0_1_blk_mem_gen_prim_width;main_design_fifo_0_1_blk_mem_gen_prim_wrapper;main_design_fifo_0_1_blk_mem_gen_prim_wrapper_0;main_design_fifo_0_1_blk_mem_gen_top;main_design_fifo_0_1_blk_mem_gen_v8_4_8;main_design_fifo_0_1_blk_mem_gen_v8_4_8_synth;main_design_fifo_0_1_compare;main_design_fifo_0_1_compare_2;main_design_fifo_0_1_fifo_generator_ramfifo;main_design_fifo_0_1_fifo_generator_top;main_design_fifo_0_1_fifo_generator_v13_2_10;main_design_fifo_0_1_fifo_generator_v13_2_10_synth;main_design_fifo_0_1_memory;main_design_fifo_0_1_rd_bin_cntr;main_design_fifo_0_1_rd_logic;main_design_fifo_0_1_rd_status_flags_ss;main_design_fifo_0_1_reset_blk_ramfifo;main_design_fifo_0_1_wr_bin_cntr;main_design_fifo_0_1_wr_logic;main_design_fifo_0_1_wr_status_flags_ss,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_fifo_generator_0_1/main_design_fifo_generator_0_1_sim_netlist.vhdl,1722930225,vhdl,,,,\main_design_fifo_generator_0_1_blk_mem_gen_prim_width__parameterized0\;\main_design_fifo_generator_0_1_compare__parameterized0\;\main_design_fifo_generator_0_1_compare__parameterized0_1\;main_design_fifo_generator_0_1;main_design_fifo_generator_0_1_blk_mem_gen_generic_cstr;main_design_fifo_generator_0_1_blk_mem_gen_prim_width;main_design_fifo_generator_0_1_blk_mem_gen_prim_wrapper;main_design_fifo_generator_0_1_blk_mem_gen_prim_wrapper_0;main_design_fifo_generator_0_1_blk_mem_gen_top;main_design_fifo_generator_0_1_blk_mem_gen_v8_4_8;main_design_fifo_generator_0_1_blk_mem_gen_v8_4_8_synth;main_design_fifo_generator_0_1_compare;main_design_fifo_generator_0_1_compare_2;main_design_fifo_generator_0_1_fifo_generator_ramfifo;main_design_fifo_generator_0_1_fifo_generator_top;main_design_fifo_generator_0_1_fifo_generator_v13_2_10;main_design_fifo_generator_0_1_fifo_generator_v13_2_10_synth;main_design_fifo_generator_0_1_memory;main_design_fifo_generator_0_1_rd_bin_cntr;main_design_fifo_generator_0_1_rd_logic;main_design_fifo_generator_0_1_rd_status_flags_ss;main_design_fifo_generator_0_1_reset_blk_ramfifo;main_design_fifo_generator_0_1_wr_bin_cntr;main_design_fifo_generator_0_1_wr_logic;main_design_fifo_generator_0_1_wr_status_flags_ss,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_hdmi_ctrl_0_0/sim/main_design_hdmi_ctrl_0_0.vhd,1721632524,vhdl,,,,main_design_hdmi_ctrl_0_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_iobuf_I2C0_SDA_0/sim/main_design_iobuf_I2C0_SDA_0.vhd,1721632524,vhdl,,,,main_design_iobuf_i2c0_sda_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_data_0_concat_n_0/sim/main_design_lvds_data_0_concat_n_0.v,1722843392,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_data_0_concat_p_0/sim/main_design_lvds_data_0_concat_p_0.v,,main_design_lvds_data_0_concat_n_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_data_0_concat_p_0/sim/main_design_lvds_data_0_concat_p_0.v,1722843392,verilog,,,,main_design_lvds_data_0_concat_p_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_pins_0_n_0/sim/main_design_lvds_pins_0_n_0.v,1722512175,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_data_0_concat_n_0/sim/main_design_lvds_data_0_concat_n_0.v,,main_design_lvds_pins_0_n_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_selectio_data_0_0/main_design_lvds_selectio_data_0_0_sim_netlist.vhdl,1722843448,vhdl,,,,main_design_lvds_selectio_data_0_0;main_design_lvds_selectio_data_0_0_selectio_wiz,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_sync_1_inverter_1/main_design_lvds_sync_1_inverter_1_sim_netlist.vhdl,1722436009,vhdl,,,,main_design_lvds_sync_1_inverter_1,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice0_1/sim/main_design_monitor0_slice0_1.v,1721307509,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice1_1/sim/main_design_monitor0_slice1_1.v,,main_design_monitor0_slice0_1,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice1_1/sim/main_design_monitor0_slice1_1.v,1721307509,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_2/sim/main_design_xlconcat_0_2.v,,main_design_monitor0_slice1_1,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_my_iobuf_0_0/sim/main_design_my_iobuf_0_0.vhd,1721632524,vhdl,,,,main_design_my_iobuf_0_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_noip_ctrl_0_0/sim/main_design_noip_ctrl_0_0.vhd,1722949299,vhdl,,,,main_design_noip_ctrl_0_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_noip_lvds_stream_0_0/sim/main_design_noip_lvds_stream_0_0.vhd,1722930106,vhdl,,,,main_design_noip_lvds_stream_0_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_noip_lvds_stream_0_1/sim/main_design_noip_lvds_stream_0_1.vhd,1722930106,vhdl,,,,main_design_noip_lvds_stream_0_1,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_proc_sys_reset_0_0/sim/main_design_proc_sys_reset_0_0.vhd,1722931174,vhdl,,,,main_design_proc_sys_reset_0_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_processing_system7_0_0/main_design_processing_system7_0_0_sim_netlist.vhdl,1723020716,vhdl,,,,main_design_processing_system7_0_0;main_design_processing_system7_0_0_processing_system7_v5_5_processing_system7,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_rgb_led_ctrl_0_0/sim/main_design_rgb_led_ctrl_0_0.vhd,1723017699,vhdl,,,,main_design_rgb_led_ctrl_0_0,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_s_arb_req_suppress_concat_0/sim/main_design_s_arb_req_suppress_concat_0.v,1723022805,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_0/sim/main_design_xlconcat_0_0.v,,main_design_s_arb_req_suppress_concat_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_selectio_wiz_0_2/main_design_selectio_wiz_0_2_sim_netlist.vhdl,1722512259,vhdl,,,,main_design_selectio_wiz_0_2;main_design_selectio_wiz_0_2_selectio_wiz,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_1/main_design_xbar_1_sim_netlist.vhdl,1723017761,vhdl,,,,\main_design_xbar_1_axi_crossbar_v2_1_32_splitter__parameterized0\;main_design_xbar_1;main_design_xbar_1_axi_crossbar_v2_1_32_addr_arbiter_sasd;main_design_xbar_1_axi_crossbar_v2_1_32_axi_crossbar;main_design_xbar_1_axi_crossbar_v2_1_32_crossbar_sasd;main_design_xbar_1_axi_crossbar_v2_1_32_decerr_slave;main_design_xbar_1_axi_crossbar_v2_1_32_splitter;main_design_xbar_1_axi_register_slice_v2_1_31_axic_register_slice,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_2/main_design_xbar_2_sim_netlist.vhdl,1722931668,vhdl,,,,\main_design_xbar_2_axi_crossbar_v2_1_32_si_transactor__parameterized0\;\main_design_xbar_2_axi_crossbar_v2_1_32_si_transactor__parameterized0_3\;\main_design_xbar_2_axi_crossbar_v2_1_32_wdata_mux__parameterized0\;\main_design_xbar_2_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized0\;\main_design_xbar_2_axi_data_fifo_v2_1_30_axic_reg_srl_fifo__parameterized1\;\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized0\;\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized0_10\;\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized0_8\;\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized0_9\;\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized1\;\main_design_xbar_2_axi_data_fifo_v2_1_30_ndeep_srl__parameterized1_13\;\main_design_xbar_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized1\;\main_design_xbar_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized1_11\;\main_design_xbar_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized2\;\main_design_xbar_2_axi_register_slice_v2_1_31_axic_register_slice__parameterized2_12\;main_design_xbar_2;main_design_xbar_2_axi_crossbar_v2_1_32_addr_arbiter;main_design_xbar_2_axi_crossbar_v2_1_32_addr_arbiter_0;main_design_xbar_2_axi_crossbar_v2_1_32_axi_crossbar;main_design_xbar_2_axi_crossbar_v2_1_32_crossbar;main_design_xbar_2_axi_crossbar_v2_1_32_decerr_slave;main_design_xbar_2_axi_crossbar_v2_1_32_si_transactor;main_design_xbar_2_axi_crossbar_v2_1_32_si_transactor_2;main_design_xbar_2_axi_crossbar_v2_1_32_splitter;main_design_xbar_2_axi_crossbar_v2_1_32_splitter_4;main_design_xbar_2_axi_crossbar_v2_1_32_splitter_6;main_design_xbar_2_axi_crossbar_v2_1_32_wdata_mux;main_design_xbar_2_axi_crossbar_v2_1_32_wdata_router;main_design_xbar_2_axi_crossbar_v2_1_32_wdata_router_5;main_design_xbar_2_axi_data_fifo_v2_1_30_axic_reg_srl_fifo;main_design_xbar_2_axi_data_fifo_v2_1_30_axic_reg_srl_fifo_7;main_design_xbar_2_axi_register_slice_v2_1_31_axi_register_slice;main_design_xbar_2_axi_register_slice_v2_1_31_axi_register_slice_1,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_3/main_design_xbar_3_sim_netlist.vhdl,1722931658,vhdl,,,,\main_design_xbar_3_axis_register_slice_v1_1_31_axisc_register_slice__parameterized0\;main_design_xbar_3;main_design_xbar_3_axis_register_slice_v1_1_31_axisc_register_slice;main_design_xbar_3_axis_switch_v1_1_31_axis_switch;main_design_xbar_3_axis_switch_v1_1_31_axisc_decoder,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xbar_4/main_design_xbar_4_sim_netlist.vhdl,1722931659,vhdl,,,,main_design_xbar_4;main_design_xbar_4_axis_switch_v1_1_31_arb_rr;main_design_xbar_4_axis_switch_v1_1_31_axis_switch;main_design_xbar_4_axis_switch_v1_1_31_axis_switch_arbiter;main_design_xbar_4_axis_switch_v1_1_31_axisc_arb_responder;main_design_xbar_4_axis_switch_v1_1_31_axisc_decoder;main_design_xbar_4_axis_switch_v1_1_31_axisc_decoder_0;main_design_xbar_4_axis_switch_v1_1_31_axisc_transfer_mux,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_0/sim/main_design_xlconcat_0_0.v,1721307509,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_1/sim/main_design_xlslice_0_1.v,,main_design_xlconcat_0_0,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlconcat_0_2/sim/main_design_xlconcat_0_2.v,1722512175,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_lvds_pins_0_n_0/sim/main_design_lvds_pins_0_n_0.v,,main_design_xlconcat_0_2,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_1/sim/main_design_xlslice_0_1.v,1721307509,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_2/sim/main_design_xlslice_0_2.v,,main_design_xlslice_0_1,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_xlslice_0_2/sim/main_design_xlslice_0_2.v,1721307509,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_monitor0_slice0_1/sim/main_design_monitor0_slice0_1.v,,main_design_xlslice_0_2,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/34d7/hdl/noip_ctrl.vhd,1722949299,vhdl2008,,,,noip_ctrl,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/34d7/hdl/noip_ctrl_slave_lite_v1_0_S00_AXI.vhd,1722949299,vhdl2008,,,,noip_ctrl_slave_lite_v1_0_s00_axi,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/432e/hdl/rgb_led_ctrl.vhd,1723017699,vhdl,,,,rgb_led_ctrl,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/432e/hdl/rgb_led_ctrl_slave_lite_v1_0_S00_AXI.vhd,1723017699,vhdl,,,,rgb_led_ctrl_slave_lite_v1_0_s00_axi,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bb94/hdl/noip_lvds_stream.vhd,1722930106,vhdl,,,,noip_lvds_stream,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bb94/hdl/noip_lvds_stream_master_stream_v1_0_M00_AXIS.vhd,1722930106,vhdl,,,,noip_lvds_stream_master_stream_v1_0_m00_axis,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bb94/hdl/noip_lvds_stream_slave_stream_v1_0_S00_AXIS.vhd,1722930106,vhdl,,,,noip_lvds_stream_slave_stream_v1_0_s00_axis,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bedd/hdl/hdmi_ctrl.vhd,1721632524,vhdl,,,,hdmi_ctrl,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bedd/hdl/hdmi_ctrl_slave_stream_v1_0_S00_AXIS.vhd,1721632524,vhdl,,,,hdmi_ctrl_slave_stream_v1_0_s00_axis,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ipshared/bedd/hdl/hdmi_ctrl_slave_stream_v1_0_S01_AXIS.vhd,1721632524,vhdl,,,,hdmi_ctrl_slave_stream_v1_0_s01_axis,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/sim/main_design.vhd,1723022803,vhdl,,,,m00_couplers_imp_148uc6g;m00_couplers_imp_ekpnvq;m00_couplers_imp_pei69b;m00_couplers_imp_xm9vzq;m01_couplers_imp_1bjpnlk;m01_couplers_imp_1s2sh48;m02_couplers_imp_17tilaj;main_design;main_design_axi_mem_intercon_0;main_design_axis_interconnect_0_0;main_design_axis_interconnect_1_0;main_design_ps7_0_axi_periph_0;s00_couplers_imp_15e0vty;s00_couplers_imp_1exezpb;s00_couplers_imp_1o2t2ye;s00_couplers_imp_yp4uuw;s01_couplers_imp_1qxuvty;s01_couplers_imp_b6xwv5;s02_couplers_imp_n3w2ma,,,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,,,,,,
/home/nothon/fpga2C/ZTurnV2/ZTurnV2.srcs/sources_1/my_iobuf.v,1721631925,verilog,,/home/nothon/fpga2C/ZTurnV2/ZTurnV2.ip_user_files/bd/main_design/ip/main_design_s_arb_req_suppress_concat_0/sim/main_design_s_arb_req_suppress_concat_0.v,,my_iobuf,,axi_vip_v1_1_17;processing_system7_vip_v1_0_19;xilinx_vip,../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/434f/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/b28c/hdl;../../../../ZTurnV2.gen/sources_1/bd/main_design/ipshared/ec67/hdl;/tools/Xilinx/Vivado/2024.1/data/xilinx_vip/include,,,,,
