<profile>

<section name = "Vitis HLS Report for 'sin_or_cos_float_s'" level="0">
<item name = "Date">Sat Jul  1 12:55:48 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">project_39</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.673 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 0.100 us, 0.100 us, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 2, -, -, -</column>
<column name="Expression">-, -, 0, 1557, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 10, 0, 319, -</column>
<column name="Memory">-, -, 168, 293, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 1373, 480, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_23s_22ns_45_1_1_U5">mul_23s_22ns_45_1_1, 0, 2, 0, 31, 0</column>
<column name="mul_30s_29ns_58_1_1_U6">mul_30s_29ns_58_1_1, 0, 3, 0, 25, 0</column>
<column name="mul_80s_24ns_80_1_1_U1">mul_80s_24ns_80_1_1, 0, 5, 0, 90, 0</column>
<column name="mux_164_1_1_1_U3">mux_164_1_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_164_1_1_1_U4">mux_164_1_1_1, 0, 0, 0, 65, 0</column>
<column name="mux_83_1_1_1_U2">mux_83_1_1_1, 0, 0, 0, 43, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_15ns_15ns_30_4_1_U7">mul_mul_15ns_15ns_30_4_1, i0 * i0</column>
<column name="mul_mul_15ns_15s_30_4_1_U8">mul_mul_15ns_15s_30_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="ref_4oPi_table_100_V_U">sin_or_cos_float_s_ref_4oPi_table_100_V_ROM_1P_LUTRAM_1R, 0, 100, 21, 0, 13, 100, 1, 1300</column>
<column name="second_order_float_sin_cos_K0_V_U">sin_or_cos_float_s_second_order_float_sin_cos_K0_V_ROM_1P_LUTRAM_1R, 0, 30, 120, 0, 256, 30, 1, 7680</column>
<column name="second_order_float_sin_cos_K1_V_U">sin_or_cos_float_s_second_order_float_sin_cos_K1_V_ROM_1P_LUTRAM_1R, 0, 23, 92, 0, 256, 23, 1, 5888</column>
<column name="second_order_float_sin_cos_K2_V_U">sin_or_cos_float_s_second_order_float_sin_cos_K2_V_ROM_1P_LUTRAM_1R, 0, 15, 60, 0, 256, 15, 1, 3840</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Ex_V_fu_455_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln214_fu_276_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln319_fu_980_p2">+, 0, 0, 39, 32, 5</column>
<column name="add_ln329_fu_1004_p2">+, 0, 0, 16, 9, 7</column>
<column name="ret_V_1_fu_841_p2">+, 0, 0, 30, 30, 30</column>
<column name="ret_V_2_fu_851_p2">+, 0, 0, 30, 30, 30</column>
<column name="Ex_V_3_fu_494_p2">-, 0, 0, 15, 8, 8</column>
<column name="Mx_bits_V_1_fu_389_p2">-, 0, 0, 65, 1, 58</column>
<column name="newexp_fu_1014_p2">-, 0, 0, 39, 32, 32</column>
<column name="sub_ln1512_fu_512_p2">-, 0, 0, 16, 1, 9</column>
<column name="and_ln300_1_fu_1105_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln300_fu_737_p2">and, 0, 0, 2, 1, 1</column>
<column name="p_Result_s_fu_383_p2">and, 0, 0, 2, 1, 1</column>
<column name="results_sign_V_2_fu_746_p2">and, 0, 0, 2, 1, 1</column>
<column name="results_sign_V_3_fu_756_p2">and, 0, 0, 2, 1, 1</column>
<column name="closepath_fu_266_p2">icmp, 0, 0, 11, 8, 7</column>
<column name="icmp_ln1019_1_fu_309_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln1019_2_fu_587_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln1019_fu_582_p2">icmp, 0, 0, 11, 8, 1</column>
<column name="icmp_ln1653_fu_1028_p2">icmp, 0, 0, 18, 29, 1</column>
<column name="icmp_ln321_fu_974_p2">icmp, 0, 0, 20, 32, 5</column>
<column name="lshr_ln1488_fu_534_p2">lshr, 0, 0, 96, 32, 32</column>
<column name="or_ln300_fu_1123_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln311_fu_1085_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln335_fu_1033_p2">or, 0, 0, 2, 1, 1</column>
<column name="Ex_V_4_fu_901_p3">select, 0, 0, 8, 1, 1</column>
<column name="Mx_V_1_fu_820_p3">select, 0, 0, 29, 1, 2</column>
<column name="Mx_bits_V_3_fu_395_p3">select, 0, 0, 57, 1, 58</column>
<column name="addr_V_fu_282_p3">select, 0, 0, 8, 1, 6</column>
<column name="cos_basis_fu_619_p3">select, 0, 0, 2, 1, 1</column>
<column name="k_V_1_fu_467_p3">select, 0, 0, 3, 1, 1</column>
<column name="results_exp_V_1_fu_1090_p3">select, 0, 0, 8, 1, 8</column>
<column name="results_exp_V_fu_1098_p3">select, 0, 0, 8, 1, 8</column>
<column name="results_sig_V_fu_1135_p3">select, 0, 0, 22, 1, 23</column>
<column name="results_sign_V_4_fu_762_p3">select, 0, 0, 2, 1, 1</column>
<column name="results_sign_V_fu_729_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln1513_fu_546_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln288_fu_1071_p3">select, 0, 0, 7, 1, 7</column>
<column name="select_ln300_3_fu_1115_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln300_fu_1127_p3">select, 0, 0, 22, 1, 1</column>
<column name="select_ln311_fu_1078_p3">select, 0, 0, 2, 1, 2</column>
<column name="select_ln321_fu_1059_p3">select, 0, 0, 22, 1, 23</column>
<column name="select_ln482_fu_460_p3">select, 0, 0, 8, 1, 8</column>
<column name="shift_1_fu_996_p3">select, 0, 0, 32, 1, 32</column>
<column name="sin_basis_fu_626_p3">select, 0, 0, 2, 1, 1</column>
<column name="ush_fu_518_p3">select, 0, 0, 9, 1, 9</column>
<column name="r_V_8_fu_318_p2">shl, 0, 0, 325, 100, 100</column>
<column name="r_fu_479_p2">shl, 0, 0, 166, 58, 58</column>
<column name="shl_ln1454_1_fu_964_p2">shl, 0, 0, 96, 32, 32</column>
<column name="shl_ln1454_2_fu_990_p2">shl, 0, 0, 96, 32, 32</column>
<column name="shl_ln1454_fu_540_p2">shl, 0, 0, 96, 32, 32</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1027_fu_378_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln271_fu_613_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln300_fu_1109_p2">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln307_fu_741_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln311_fu_751_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="B_reg_1256">22, 0, 22, 0</column>
<column name="Ex_V_3_reg_1251">8, 0, 8, 0</column>
<column name="Med_V_reg_1219">80, 0, 80, 0</column>
<column name="Mx_V_reg_1246">29, 0, 29, 0</column>
<column name="Mx_bits_V_3_reg_1229">58, 0, 58, 0</column>
<column name="Mx_zeros_reg_1234">6, 0, 6, 0</column>
<column name="and_ln300_reg_1307">1, 0, 1, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="closepath_reg_1191">1, 0, 1, 0</column>
<column name="cos_basis_reg_1286">1, 0, 1, 0</column>
<column name="din_exp_V_reg_1184">8, 0, 8, 0</column>
<column name="do_cos_read_reg_1170">1, 0, 1, 0</column>
<column name="icmp_ln1019_1_reg_1213">1, 0, 1, 0</column>
<column name="icmp_ln1019_2_reg_1278">1, 0, 1, 0</column>
<column name="icmp_ln1019_reg_1272">1, 0, 1, 0</column>
<column name="k_V_1_reg_1240">3, 0, 3, 0</column>
<column name="k_V_1_reg_1240_pp0_iter4_reg">3, 0, 3, 0</column>
<column name="k_V_reg_1224">3, 0, 3, 0</column>
<column name="p_Result_17_reg_1178">1, 0, 1, 0</column>
<column name="p_Result_18_reg_1198">23, 0, 23, 0</column>
<column name="p_Result_18_reg_1198_pp0_iter1_reg">23, 0, 23, 0</column>
<column name="result_V_reg_1338">29, 0, 29, 0</column>
<column name="results_sign_V_4_reg_1313">1, 0, 1, 0</column>
<column name="rhs_1_reg_1328">22, 0, 22, 0</column>
<column name="t1_V_reg_1323">29, 0, 29, 0</column>
<column name="tmp_1_reg_1261">7, 0, 7, 0</column>
<column name="tmp_1_reg_1261_pp0_iter4_reg">7, 0, 7, 0</column>
<column name="tmp_2_reg_1344">16, 0, 16, 0</column>
<column name="tmp_3_reg_1349">13, 0, 13, 0</column>
<column name="trunc_ln628_reg_1208">4, 0, 4, 0</column>
<column name="B_reg_1256">64, 32, 22, 0</column>
<column name="Ex_V_3_reg_1251">64, 32, 8, 0</column>
<column name="Mx_V_reg_1246">64, 32, 29, 0</column>
<column name="and_ln300_reg_1307">64, 32, 1, 0</column>
<column name="closepath_reg_1191">64, 32, 1, 0</column>
<column name="cos_basis_reg_1286">64, 32, 1, 0</column>
<column name="din_exp_V_reg_1184">64, 32, 8, 0</column>
<column name="do_cos_read_reg_1170">64, 32, 1, 0</column>
<column name="icmp_ln1019_1_reg_1213">64, 32, 1, 0</column>
<column name="icmp_ln1019_2_reg_1278">64, 32, 1, 0</column>
<column name="icmp_ln1019_reg_1272">64, 32, 1, 0</column>
<column name="p_Result_17_reg_1178">64, 32, 1, 0</column>
<column name="results_sign_V_4_reg_1313">64, 32, 1, 0</column>
<column name="rhs_1_reg_1328">64, 32, 22, 0</column>
<column name="t1_V_reg_1323">64, 32, 29, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, sin_or_cos&lt;float&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, sin_or_cos&lt;float&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, sin_or_cos&lt;float&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, sin_or_cos&lt;float&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, sin_or_cos&lt;float&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, sin_or_cos&lt;float&gt;, return value</column>
<column name="ap_ce">in, 1, ap_ctrl_hs, sin_or_cos&lt;float&gt;, return value</column>
<column name="ap_return">out, 32, ap_ctrl_hs, sin_or_cos&lt;float&gt;, return value</column>
<column name="t_in">in, 32, ap_none, t_in, scalar</column>
<column name="do_cos">in, 1, ap_none, do_cos, scalar</column>
</table>
</item>
</section>
</profile>
