// Seed: 2051850606
module module_0 (
    output logic id_0,
    output reg id_1,
    input id_2,
    input id_3,
    output id_4
);
  tri id_5;
  reg id_6;
  type_13 id_7 (
      .id_0(1),
      .id_1(1),
      .id_2(1)
  );
  assign id_5[1] = id_3;
  assign id_0 = 1'h0;
  reg   id_8;
  logic id_9;
  assign id_6 = id_8;
  initial id_5[1'b0 : ""] = (1);
  always begin
    id_5[1] <= 1;
    id_8 <= #1{1, 1};
    #1 if (0) id_1 <= 1;
  end
endmodule
`timescale 1 ps / 1 ps
