{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 17 13:26:35 2018 " "Info: Processing started: Thu May 17 13:26:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off myFinal -c myFinal --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off myFinal -c myFinal --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "myfinal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file myfinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myFinal-SBehaviour " "Info: Found design unit 1: myFinal-SBehaviour" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 myFinal " "Info: Found entity 1: myFinal" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "myFinal " "Info: Elaborating entity \"myFinal\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segm2 myFinal.vhd(11) " "Warning (10541): VHDL Signal Declaration warning at myFinal.vhd(11): used implicit default value for signal \"segm2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 11 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segm3 myFinal.vhd(12) " "Warning (10541): VHDL Signal Declaration warning at myFinal.vhd(12): used implicit default value for signal \"segm3\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "segm4 myFinal.vhd(13) " "Warning (10541): VHDL Signal Declaration warning at myFinal.vhd(13): used implicit default value for signal \"segm4\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "senseP myFinal.vhd(30) " "Warning (10492): VHDL Process Statement warning at myFinal.vhd(30): signal \"senseP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "senseP myFinal.vhd(102) " "Warning (10492): VHDL Process Statement warning at myFinal.vhd(102): signal \"senseP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "myFinal.vhd" "" { Text "C:/altera/91sp1/quartus/My_Codes/chckk_F/myFinal.vhd" 102 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 5 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 17 13:26:38 2018 " "Info: Processing ended: Thu May 17 13:26:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
