
Command.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         0000242c  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80004600  80004600  00004a00  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00003308  80004800  80004800  00004c00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000210  00000004  80007b08  00008004  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .balign       00000004  00000214  80007d18  00008214  2**0
                  ALLOC
  7 .bss          000013d0  00000218  80007d18  00008218  2**2
                  ALLOC
  8 .comment      00000030  00000000  00000000  00008214  2**0
                  CONTENTS, READONLY
  9 .debug_aranges 000009d8  00000000  00000000  00008248  2**3
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_pubnames 00001b61  00000000  00000000  00008c20  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_info   0000be17  00000000  00000000  0000a781  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 0000226c  00000000  00000000  00016598  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a037  00000000  00000000  00018804  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_frame  00001ad0  00000000  00000000  0002283c  2**2
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002fb7  00000000  00000000  0002430c  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_loc    00004173  00000000  00000000  000272c3  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macinfo 00f0fb45  00000000  00000000  0002b436  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .stack        00001000  0000f000  0000f000  00000400  2**0
                  ALLOC
 19 .debug_ranges 00000a90  00000000  00000000  00f3af80  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf ef c8 	sub	pc,pc,-4152

Disassembly of section .text:

80002004 <sd_mmc_spi_get_capacity>:
80002004:	d4 01       	pushm	lr
80002006:	4c 18       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
  uint8_t  read_bl_len;
  uint8_t  erase_grp_size;
  uint8_t  erase_grp_mult;

  // extract variables from CSD array
  read_bl_len = csd[5] & 0x0F;
80002008:	11 db       	ld.ub	r11,r8[0x5]
  if (card_type == SD_CARD_2_SDHC) {
8000200a:	4c 18       	lddpc	r8,8000210c <sd_mmc_spi_get_capacity+0x108>
8000200c:	11 8a       	ld.ub	r10,r8[0x0]
8000200e:	30 38       	mov	r8,3
80002010:	f0 0a 18 00 	cp.b	r10,r8
80002014:	c2 71       	brne	80002062 <sd_mmc_spi_get_capacity+0x5e>
    c_size = ((csd[7] & 0x3F) << 16) | (csd[8] << 8) | csd[9];
80002016:	4b d8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002018:	f1 3a 00 08 	ld.ub	r10,r8[8]
8000201c:	f1 39 00 09 	ld.ub	r9,r8[9]
80002020:	f3 ea 10 89 	or	r9,r9,r10<<0x8
80002024:	11 fa       	ld.ub	r10,r8[0x7]
80002026:	f5 da c0 06 	bfextu	r10,r10,0x0,0x6
8000202a:	f3 ea 11 0a 	or	r10,r9,r10<<0x10
    ++c_size;
8000202e:	2f fa       	sub	r10,-1
    capacity = (uint64_t)c_size << 19;
80002030:	f4 0b 16 0d 	lsr	r11,r10,0xd
80002034:	16 99       	mov	r9,r11
80002036:	f4 08 15 13 	lsl	r8,r10,0x13
8000203a:	4b 6a       	lddpc	r10,80002110 <sd_mmc_spi_get_capacity+0x10c>
8000203c:	f4 e9 00 00 	st.d	r10[0],r8
    capacity_mult = (c_size >> 13) & 0x01FF;
80002040:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80002044:	4b 48       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
80002046:	b0 0b       	st.h	r8[0x0],r11
    sd_mmc_spi_last_block_address = (capacity >> 9) + (capacity_mult << 23) - 1;
80002048:	f4 ea 00 00 	ld.d	r10,r10[0]
8000204c:	90 09       	ld.sh	r9,r8[0x0]
8000204e:	f4 08 16 09 	lsr	r8,r10,0x9
80002052:	f1 eb 11 78 	or	r8,r8,r11<<0x17
80002056:	20 18       	sub	r8,1
80002058:	b7 79       	lsl	r9,0x17
8000205a:	12 08       	add	r8,r9
8000205c:	4a f9       	lddpc	r9,80002118 <sd_mmc_spi_get_capacity+0x114>
8000205e:	93 08       	st.w	r9[0x0],r8
80002060:	c4 28       	rjmp	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  } else {
    c_size      = ((csd[6] & 0x03) << 10) + (csd[7] << 2) + ((csd[8] & 0xC0) >> 6);
    c_size_mult = ((csd[9] & 0x03) << 1) + ((csd[10] & 0x80) >> 7);
80002062:	4a a8       	lddpc	r8,80002108 <sd_mmc_spi_get_capacity+0x104>
80002064:	f1 3c 00 0a 	ld.ub	r12,r8[10]
    sd_mmc_spi_last_block_address = ((uint32_t)(c_size + 1) * (uint32_t)((1 << (c_size_mult + 2)))) - 1;
80002068:	f1 39 00 08 	ld.ub	r9,r8[8]
8000206c:	a7 89       	lsr	r9,0x6
8000206e:	11 fe       	ld.ub	lr,r8[0x7]
80002070:	f2 0e 00 29 	add	r9,r9,lr<<0x2
80002074:	11 ee       	ld.ub	lr,r8[0x6]
80002076:	fd de c0 02 	bfextu	lr,lr,0x0,0x2
8000207a:	ab 6e       	lsl	lr,0xa
8000207c:	1c 09       	add	r9,lr
8000207e:	2f f9       	sub	r9,-1
80002080:	f1 38 00 09 	ld.ub	r8,r8[9]
80002084:	f1 d8 c0 02 	bfextu	r8,r8,0x0,0x2
80002088:	f8 0e 16 07 	lsr	lr,r12,0x7
8000208c:	fc 08 00 18 	add	r8,lr,r8<<0x1
80002090:	2f e8       	sub	r8,-2
80002092:	f2 08 09 49 	lsl	r9,r9,r8
80002096:	20 19       	sub	r9,1
80002098:	4a 08       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
8000209a:	91 09       	st.w	r8[0x0],r9
    capacity = (1 << read_bl_len) * (sd_mmc_spi_last_block_address + 1);
8000209c:	70 0e       	ld.w	lr,r8[0x0]
8000209e:	f7 db c0 04 	bfextu	r11,r11,0x0,0x4
800020a2:	2f fe       	sub	lr,-1
800020a4:	fc 0b 09 48 	lsl	r8,lr,r11
800020a8:	30 09       	mov	r9,0
800020aa:	49 ae       	lddpc	lr,80002110 <sd_mmc_spi_get_capacity+0x10c>
800020ac:	fc e9 00 00 	st.d	lr[0],r8
    capacity_mult = 0;
800020b0:	49 98       	lddpc	r8,80002114 <sd_mmc_spi_get_capacity+0x110>
800020b2:	b0 09       	st.h	r8[0x0],r9
    if (read_bl_len > 9) {  // 9 means 2^9 = 512b
800020b4:	30 98       	mov	r8,9
800020b6:	f0 0b 18 00 	cp.b	r11,r8
800020ba:	e0 88 00 08 	brls	800020ca <sd_mmc_spi_get_capacity+0xc6>
      sd_mmc_spi_last_block_address <<= (read_bl_len - 9);
800020be:	49 78       	lddpc	r8,80002118 <sd_mmc_spi_get_capacity+0x114>
800020c0:	70 09       	ld.w	r9,r8[0x0]
800020c2:	20 9b       	sub	r11,9
800020c4:	f2 0b 09 4b 	lsl	r11,r9,r11
800020c8:	91 0b       	st.w	r8[0x0],r11
    }
  }
  if (card_type == MMC_CARD)
800020ca:	58 0a       	cp.w	r10,0
800020cc:	c0 c1       	brne	800020e4 <sd_mmc_spi_get_capacity+0xe0>
  {
    erase_grp_size = ((csd[10] & 0x7C) >> 2);
800020ce:	f1 dc c0 45 	bfextu	r8,r12,0x2,0x5
    erase_grp_mult = ((csd[10] & 0x03) << 3) | ((csd[11] & 0xE0) >> 5);
800020d2:	f9 dc c0 02 	bfextu	r12,r12,0x0,0x2
800020d6:	48 d9       	lddpc	r9,80002108 <sd_mmc_spi_get_capacity+0x104>
800020d8:	f3 39 00 0b 	ld.ub	r9,r9[11]
800020dc:	a3 7c       	lsl	r12,0x3
800020de:	f9 e9 12 59 	or	r9,r12,r9>>0x5
800020e2:	c0 c8       	rjmp	800020fa <sd_mmc_spi_get_capacity+0xf6>
  }
  else
  {
    erase_grp_size = ((csd[10] & 0x3F) << 1) + ((csd[11] & 0x80) >> 7);
800020e4:	48 9a       	lddpc	r10,80002108 <sd_mmc_spi_get_capacity+0x104>
800020e6:	f5 39 00 0a 	ld.ub	r9,r10[10]
800020ea:	f3 d9 c0 06 	bfextu	r9,r9,0x0,0x6
800020ee:	f5 38 00 0b 	ld.ub	r8,r10[11]
800020f2:	a7 98       	lsr	r8,0x7
800020f4:	f0 09 00 18 	add	r8,r8,r9<<0x1
800020f8:	30 09       	mov	r9,0
    erase_grp_mult = 0;
  }
  erase_group_size = (erase_grp_size + 1) * (erase_grp_mult + 1);
800020fa:	2f f9       	sub	r9,-1
800020fc:	2f f8       	sub	r8,-1
800020fe:	b1 39       	mul	r9,r8
80002100:	48 78       	lddpc	r8,8000211c <sd_mmc_spi_get_capacity+0x118>
80002102:	b0 09       	st.h	r8[0x0],r9
}
80002104:	d8 02       	popm	pc
80002106:	00 00       	add	r0,r0
80002108:	00 00       	add	r0,r0
8000210a:	05 30       	ld.ub	r0,r2++
8000210c:	00 00       	add	r0,r0
8000210e:	05 2e       	ld.uh	lr,r2++
80002110:	00 00       	add	r0,r0
80002112:	05 1c       	ld.sh	r12,r2++
80002114:	00 00       	add	r0,r0
80002116:	05 24       	ld.uh	r4,r2++
80002118:	00 00       	add	r0,r0
8000211a:	05 28       	ld.uh	r8,r2++
8000211c:	00 00       	add	r0,r0
8000211e:	05 26       	ld.uh	r6,r2++

80002120 <sd_mmc_spi_read_close_PDCA>:
//! Stop PDCA transfer
//! @brief This function closes a PDCA read transfer
//! page programming.
//!
void sd_mmc_spi_read_close_PDCA (void)
{
80002120:	d4 01       	pushm	lr

  // load 16-bit CRC (ignored)
  spi_write(SD_MMC_SPI,0xFF);
80002122:	e0 6b 00 ff 	mov	r11,255
80002126:	fe 7c 28 00 	mov	r12,-55296
8000212a:	f0 1f 00 0e 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
8000212e:	e0 6b 00 ff 	mov	r11,255
80002132:	fe 7c 28 00 	mov	r12,-55296
80002136:	f0 1f 00 0b 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  // continue delivering some clock cycles
  spi_write(SD_MMC_SPI,0xFF);
8000213a:	e0 6b 00 ff 	mov	r11,255
8000213e:	fe 7c 28 00 	mov	r12,-55296
80002142:	f0 1f 00 08 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>
  spi_write(SD_MMC_SPI,0xFF);
80002146:	e0 6b 00 ff 	mov	r11,255
8000214a:	fe 7c 28 00 	mov	r12,-55296
8000214e:	f0 1f 00 05 	mcall	80002160 <sd_mmc_spi_read_close_PDCA+0x40>

  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002152:	30 1b       	mov	r11,1
80002154:	fe 7c 28 00 	mov	r12,-55296
80002158:	f0 1f 00 03 	mcall	80002164 <sd_mmc_spi_read_close_PDCA+0x44>

}
8000215c:	d8 02       	popm	pc
8000215e:	00 00       	add	r0,r0
80002160:	80 00       	ld.sh	r0,r0[0x0]
80002162:	2f fa       	sub	r10,-1
80002164:	80 00       	ld.sh	r0,r0[0x0]
80002166:	2f 16       	sub	r6,-15

80002168 <sd_mmc_spi_send_and_read>:
//! @param  data_to_send   byte to send over SPI
//!
//! @return uint8_t
//!   Byte read from the slave
uint8_t sd_mmc_spi_send_and_read(uint8_t data_to_send)
{
80002168:	d4 01       	pushm	lr
8000216a:	20 1d       	sub	sp,4
   unsigned short data_read;
   spi_write(SD_MMC_SPI, data_to_send);
8000216c:	18 9b       	mov	r11,r12
8000216e:	fe 7c 28 00 	mov	r12,-55296
80002172:	f0 1f 00 09 	mcall	80002194 <sd_mmc_spi_send_and_read+0x2c>
   if( SPI_ERROR_TIMEOUT == spi_read(SD_MMC_SPI, &data_read) )
80002176:	fa cb ff fe 	sub	r11,sp,-2
8000217a:	fe 7c 28 00 	mov	r12,-55296
8000217e:	f0 1f 00 07 	mcall	80002198 <sd_mmc_spi_send_and_read+0x30>
80002182:	58 1c       	cp.w	r12,1
80002184:	c0 41       	brne	8000218c <sd_mmc_spi_send_and_read+0x24>
80002186:	e0 6c 00 ff 	mov	r12,255
8000218a:	c0 28       	rjmp	8000218e <sd_mmc_spi_send_and_read+0x26>
     return 0xFF;
   return data_read;
8000218c:	1b bc       	ld.ub	r12,sp[0x3]
}
8000218e:	2f fd       	sub	sp,-4
80002190:	d8 02       	popm	pc
80002192:	00 00       	add	r0,r0
80002194:	80 00       	ld.sh	r0,r0[0x0]
80002196:	2f fa       	sub	r10,-1
80002198:	80 00       	ld.sh	r0,r0[0x0]
8000219a:	30 16       	mov	r6,1

8000219c <sd_mmc_spi_wait_not_busy>:
//! @brief This function waits until the SD/MMC is not busy.
//!
//! @return bit
//!          true when card is not busy
bool sd_mmc_spi_wait_not_busy(void)
{
8000219c:	d4 21       	pushm	r4-r7,lr
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
8000219e:	30 1b       	mov	r11,1
800021a0:	fe 7c 28 00 	mov	r12,-55296
800021a4:	f0 1f 00 10 	mcall	800021e4 <sd_mmc_spi_wait_not_busy+0x48>
800021a8:	30 07       	mov	r7,0
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021aa:	e0 65 00 ff 	mov	r5,255
800021ae:	48 f4       	lddpc	r4,800021e8 <sd_mmc_spi_wait_not_busy+0x4c>
800021b0:	3f f6       	mov	r6,-1
800021b2:	c0 b8       	rjmp	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
  {
    retry++;
800021b4:	2f f7       	sub	r7,-1
    if (retry == 200000)
800021b6:	e2 57 0d 40 	cp.w	r7,200000
800021ba:	c0 71       	brne	800021c8 <sd_mmc_spi_wait_not_busy+0x2c>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021bc:	30 1b       	mov	r11,1
800021be:	fe 7c 28 00 	mov	r12,-55296
800021c2:	f0 1f 00 0b 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021c6:	d8 2a       	popm	r4-r7,pc,r12=0
  uint32_t retry;

  // Select the SD_MMC memory gl_ptr_mem points to
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != 0xFF)
800021c8:	0a 9c       	mov	r12,r5
800021ca:	f0 1f 00 0a 	mcall	800021f0 <sd_mmc_spi_wait_not_busy+0x54>
800021ce:	a8 8c       	st.b	r4[0x0],r12
800021d0:	ec 0c 18 00 	cp.b	r12,r6
800021d4:	cf 01       	brne	800021b4 <sd_mmc_spi_wait_not_busy+0x18>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
      return false;
    }
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
800021d6:	30 1b       	mov	r11,1
800021d8:	fe 7c 28 00 	mov	r12,-55296
800021dc:	f0 1f 00 04 	mcall	800021ec <sd_mmc_spi_wait_not_busy+0x50>
800021e0:	da 2a       	popm	r4-r7,pc,r12=1
800021e2:	00 00       	add	r0,r0
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	2e ca       	sub	r10,-20
800021e8:	00 00       	add	r0,r0
800021ea:	05 40       	ld.w	r0,--r2
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	2f 16       	sub	r6,-15
800021f0:	80 00       	ld.sh	r0,r0[0x0]
800021f2:	21 68       	sub	r8,22

800021f4 <sd_mmc_spi_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF time out error)
uint8_t sd_mmc_spi_command(uint8_t command, uint32_t arg)
{
800021f4:	eb cd 40 f8 	pushm	r3-r7,lr
800021f8:	18 96       	mov	r6,r12
800021fa:	16 97       	mov	r7,r11
  uint8_t retry;

  spi_write(SD_MMC_SPI, 0xFF);            // write dummy byte
800021fc:	e0 6b 00 ff 	mov	r11,255
80002200:	fe 7c 28 00 	mov	r12,-55296
80002204:	f0 1f 00 2b 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, command | 0x40);  // send command
80002208:	0c 9b       	mov	r11,r6
8000220a:	a7 ab       	sbr	r11,0x6
8000220c:	5c 5b       	castu.b	r11
8000220e:	fe 7c 28 00 	mov	r12,-55296
80002212:	f0 1f 00 28 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>24);         // send parameter
80002216:	ee 0b 16 18 	lsr	r11,r7,0x18
8000221a:	fe 7c 28 00 	mov	r12,-55296
8000221e:	f0 1f 00 25 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>16);
80002222:	ee 0b 16 10 	lsr	r11,r7,0x10
80002226:	fe 7c 28 00 	mov	r12,-55296
8000222a:	f0 1f 00 22 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg>>8 );
8000222e:	f7 d7 c1 10 	bfextu	r11,r7,0x8,0x10
80002232:	fe 7c 28 00 	mov	r12,-55296
80002236:	f0 1f 00 1f 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  spi_write(SD_MMC_SPI, arg    );
8000223a:	0e 9b       	mov	r11,r7
8000223c:	5c 7b       	castu.h	r11
8000223e:	fe 7c 28 00 	mov	r12,-55296
80002242:	f0 1f 00 1c 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
  switch(command)
80002246:	30 08       	mov	r8,0
80002248:	f0 06 18 00 	cp.b	r6,r8
8000224c:	c0 60       	breq	80002258 <sd_mmc_spi_command+0x64>
8000224e:	30 88       	mov	r8,8
80002250:	f0 06 18 00 	cp.b	r6,r8
80002254:	c1 01       	brne	80002274 <sd_mmc_spi_command+0x80>
80002256:	c0 88       	rjmp	80002266 <sd_mmc_spi_command+0x72>
  {
      case MMC_GO_IDLE_STATE:
         spi_write(SD_MMC_SPI, 0x95);
80002258:	e0 6b 00 95 	mov	r11,149
8000225c:	fe 7c 28 00 	mov	r12,-55296
80002260:	f0 1f 00 14 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002264:	c0 e8       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      case MMC_SEND_IF_COND:
         spi_write(SD_MMC_SPI, 0x87);
80002266:	e0 6b 00 87 	mov	r11,135
8000226a:	fe 7c 28 00 	mov	r12,-55296
8000226e:	f0 1f 00 11 	mcall	800022b0 <sd_mmc_spi_command+0xbc>
         break;
80002272:	c0 78       	rjmp	80002280 <sd_mmc_spi_command+0x8c>
      default:
         spi_write(SD_MMC_SPI, 0xff);
80002274:	e0 6b 00 ff 	mov	r11,255
80002278:	fe 7c 28 00 	mov	r12,-55296
8000227c:	f0 1f 00 0d 	mcall	800022b0 <sd_mmc_spi_command+0xbc>

  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
80002280:	3f f9       	mov	r9,-1
80002282:	48 d8       	lddpc	r8,800022b4 <sd_mmc_spi_command+0xc0>
80002284:	b0 89       	st.b	r8[0x0],r9
80002286:	30 07       	mov	r7,0
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002288:	e0 64 00 ff 	mov	r4,255
8000228c:	10 93       	mov	r3,r8
8000228e:	12 96       	mov	r6,r9
  {
    retry++;
    if(retry > 10) break;
80002290:	30 b5       	mov	r5,11
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80002292:	c0 68       	rjmp	8000229e <sd_mmc_spi_command+0xaa>
  {
    retry++;
80002294:	2f f7       	sub	r7,-1
80002296:	5c 57       	castu.b	r7
    if(retry > 10) break;
80002298:	ea 07 18 00 	cp.b	r7,r5
8000229c:	c0 80       	breq	800022ac <sd_mmc_spi_command+0xb8>
  // end command
  // wait for response
  // if more than 8 retries, card has timed-out and return the received 0xFF
  retry = 0;
  r1    = 0xFF;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
8000229e:	08 9c       	mov	r12,r4
800022a0:	f0 1f 00 06 	mcall	800022b8 <sd_mmc_spi_command+0xc4>
800022a4:	a6 8c       	st.b	r3[0x0],r12
800022a6:	ec 0c 18 00 	cp.b	r12,r6
800022aa:	cf 50       	breq	80002294 <sd_mmc_spi_command+0xa0>
  {
    retry++;
    if(retry > 10) break;
  }
  return r1;
}
800022ac:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
800022b0:	80 00       	ld.sh	r0,r0[0x0]
800022b2:	2f fa       	sub	r10,-1
800022b4:	00 00       	add	r0,r0
800022b6:	05 40       	ld.w	r0,--r2
800022b8:	80 00       	ld.sh	r0,r0[0x0]
800022ba:	21 68       	sub	r8,22

800022bc <sd_mmc_spi_send_command>:
//! @param  arg       argument of the command
//!
//! @return uint8_t
//!         R1 response (R1 == 0xFF if time out error)
uint8_t sd_mmc_spi_send_command(uint8_t command, uint32_t arg)
{
800022bc:	eb cd 40 c0 	pushm	r6-r7,lr
800022c0:	18 97       	mov	r7,r12
800022c2:	16 96       	mov	r6,r11
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800022c4:	30 1b       	mov	r11,1
800022c6:	fe 7c 28 00 	mov	r12,-55296
800022ca:	f0 1f 00 09 	mcall	800022ec <sd_mmc_spi_send_command+0x30>
  r1 = sd_mmc_spi_command(command, arg);
800022ce:	0c 9b       	mov	r11,r6
800022d0:	0e 9c       	mov	r12,r7
800022d2:	f0 1f 00 08 	mcall	800022f0 <sd_mmc_spi_send_command+0x34>
800022d6:	48 87       	lddpc	r7,800022f4 <sd_mmc_spi_send_command+0x38>
800022d8:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800022da:	30 1b       	mov	r11,1
800022dc:	fe 7c 28 00 	mov	r12,-55296
800022e0:	f0 1f 00 06 	mcall	800022f8 <sd_mmc_spi_send_command+0x3c>
  return r1;
}
800022e4:	0f 8c       	ld.ub	r12,r7[0x0]
800022e6:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800022ea:	00 00       	add	r0,r0
800022ec:	80 00       	ld.sh	r0,r0[0x0]
800022ee:	2e ca       	sub	r10,-20
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	21 f4       	sub	r4,31
800022f4:	00 00       	add	r0,r0
800022f6:	05 40       	ld.w	r0,--r2
800022f8:	80 00       	ld.sh	r0,r0[0x0]
800022fa:	2f 16       	sub	r6,-15

800022fc <sd_mmc_spi_check_presence>:
//!
//! @return bit
//!   The memory is present (true)
//!   The memory does not respond (disconnected) (false)
bool sd_mmc_spi_check_presence(void)
{
800022fc:	eb cd 40 fe 	pushm	r1-r7,lr
  uint16_t retry;

  retry = 0;
  if (sd_mmc_spi_init_done == false)
80002300:	49 a8       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
80002302:	11 89       	ld.ub	r9,r8[0x0]
80002304:	30 08       	mov	r8,0
80002306:	f0 09 18 00 	cp.b	r9,r8
8000230a:	c1 f1       	brne	80002348 <sd_mmc_spi_check_presence+0x4c>
8000230c:	30 07       	mov	r7,0
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
8000230e:	0e 94       	mov	r4,r7
80002310:	49 73       	lddpc	r3,8000236c <sd_mmc_spi_check_presence+0x70>
80002312:	30 16       	mov	r6,1
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002314:	e0 62 00 ff 	mov	r2,255
80002318:	fe 71 28 00 	mov	r1,-55296
      retry++;
      if (retry > 10)
8000231c:	30 b5       	mov	r5,11
8000231e:	c0 c8       	rjmp	80002336 <sd_mmc_spi_check_presence+0x3a>
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
    {
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002320:	04 9b       	mov	r11,r2
80002322:	02 9c       	mov	r12,r1
80002324:	f0 1f 00 13 	mcall	80002370 <sd_mmc_spi_check_presence+0x74>
      retry++;
80002328:	2f f7       	sub	r7,-1
8000232a:	5c 87       	casts.h	r7
      if (retry > 10)
8000232c:	ea 07 19 00 	cp.h	r7,r5
80002330:	c0 31       	brne	80002336 <sd_mmc_spi_check_presence+0x3a>
80002332:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
  retry = 0;
  if (sd_mmc_spi_init_done == false)
  {
    // If memory is not initialized, try to initialize it (CMD0)
    // If no valid response, there is no card
    while ((r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0)) != 0x01)
80002336:	08 9b       	mov	r11,r4
80002338:	08 9c       	mov	r12,r4
8000233a:	f0 1f 00 0f 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
8000233e:	a6 8c       	st.b	r3[0x0],r12
80002340:	ec 0c 18 00 	cp.b	r12,r6
80002344:	ce e1       	brne	80002320 <sd_mmc_spi_check_presence+0x24>
80002346:	c0 e8       	rjmp	80002362 <sd_mmc_spi_check_presence+0x66>
    return true;
  }
  else
  {
    // If memory already initialized, send a CRC command (CMD59) (supported only if card is initialized)
    if ((r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0)) == 0x00)
80002348:	30 0b       	mov	r11,0
8000234a:	33 bc       	mov	r12,59
8000234c:	f0 1f 00 0a 	mcall	80002374 <sd_mmc_spi_check_presence+0x78>
80002350:	48 78       	lddpc	r8,8000236c <sd_mmc_spi_check_presence+0x70>
80002352:	b0 8c       	st.b	r8[0x0],r12
80002354:	58 0c       	cp.w	r12,0
80002356:	c0 60       	breq	80002362 <sd_mmc_spi_check_presence+0x66>
      return true;
    sd_mmc_spi_init_done = false;
80002358:	30 09       	mov	r9,0
8000235a:	48 48       	lddpc	r8,80002368 <sd_mmc_spi_check_presence+0x6c>
8000235c:	b0 89       	st.b	r8[0x0],r9
8000235e:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
    return false;
80002362:	e3 cf 90 fe 	ldm	sp++,r1-r7,pc,r12=1
80002366:	00 00       	add	r0,r0
80002368:	00 00       	add	r0,r0
8000236a:	02 34       	cp.w	r4,r1
8000236c:	00 00       	add	r0,r0
8000236e:	05 40       	ld.w	r0,--r2
80002370:	80 00       	ld.sh	r0,r0[0x0]
80002372:	2f fa       	sub	r10,-1
80002374:	80 00       	ld.sh	r0,r0[0x0]
80002376:	22 bc       	sub	r12,43

80002378 <sd_mmc_spi_read_open_PDCA>:
//!
//! @return bit
//!   The open succeeded      -> true
//!/
bool sd_mmc_spi_read_open_PDCA (uint32_t pos)
{
80002378:	d4 21       	pushm	r4-r7,lr
  uint16_t read_time_out;

  // Set the global memory ptr at a Byte address.
  gl_ptr_mem = (uint64_t)pos << 9;                    // gl_ptr_mem = pos * 512
8000237a:	4a e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
8000237c:	f8 09 16 17 	lsr	r9,r12,0x17
80002380:	91 09       	st.w	r8[0x0],r9
80002382:	a9 7c       	lsl	r12,0x9
80002384:	91 1c       	st.w	r8[0x4],r12

  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002386:	f0 1f 00 2c 	mcall	80002434 <sd_mmc_spi_read_open_PDCA+0xbc>
8000238a:	c5 20       	breq	8000242e <sd_mmc_spi_read_open_PDCA+0xb6>
    return false;


  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);          // select SD_MMC_SPI
8000238c:	30 1b       	mov	r11,1
8000238e:	fe 7c 28 00 	mov	r12,-55296
80002392:	f0 1f 00 2a 	mcall	80002438 <sd_mmc_spi_read_open_PDCA+0xc0>

  // issue command
  if(card_type == SD_CARD_2_SDHC) {
80002396:	4a a8       	lddpc	r8,8000243c <sd_mmc_spi_read_open_PDCA+0xc4>
80002398:	11 89       	ld.ub	r9,r8[0x0]
8000239a:	30 38       	mov	r8,3
8000239c:	f0 09 18 00 	cp.b	r9,r8
800023a0:	c0 d1       	brne	800023ba <sd_mmc_spi_read_open_PDCA+0x42>
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem>>9);
800023a2:	4a 48       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023a4:	70 0b       	ld.w	r11,r8[0x0]
800023a6:	70 18       	ld.w	r8,r8[0x4]
800023a8:	a9 98       	lsr	r8,0x9
800023aa:	f1 eb 11 7b 	or	r11,r8,r11<<0x17
800023ae:	31 1c       	mov	r12,17
800023b0:	f0 1f 00 24 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023b4:	4a 48       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023b6:	b0 8c       	st.b	r8[0x0],r12
800023b8:	c0 88       	rjmp	800023c8 <sd_mmc_spi_read_open_PDCA+0x50>
  } else {
    r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, gl_ptr_mem);
800023ba:	49 e8       	lddpc	r8,80002430 <sd_mmc_spi_read_open_PDCA+0xb8>
800023bc:	70 1b       	ld.w	r11,r8[0x4]
800023be:	31 1c       	mov	r12,17
800023c0:	f0 1f 00 20 	mcall	80002440 <sd_mmc_spi_read_open_PDCA+0xc8>
800023c4:	4a 08       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023c6:	b0 8c       	st.b	r8[0x0],r12
  }

  // check for valid response
  if (r1 != 0x00)
800023c8:	49 f8       	lddpc	r8,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023ca:	11 89       	ld.ub	r9,r8[0x0]
800023cc:	30 08       	mov	r8,0
800023ce:	f0 09 18 00 	cp.b	r9,r8
800023d2:	c1 00       	breq	800023f2 <sd_mmc_spi_read_open_PDCA+0x7a>
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800023d4:	30 1b       	mov	r11,1
800023d6:	fe 7c 28 00 	mov	r12,-55296
800023da:	f0 1f 00 1c 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023de:	d8 2a       	popm	r4-r7,pc,r12=0

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
  {
     read_time_out--;
800023e0:	20 17       	sub	r7,1
800023e2:	5c 87       	casts.h	r7
     if (read_time_out == 0)   // TIME-OUT
800023e4:	c0 d1       	brne	800023fe <sd_mmc_spi_read_open_PDCA+0x86>
     {
       spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
800023e6:	30 1b       	mov	r11,1
800023e8:	fe 7c 28 00 	mov	r12,-55296
800023ec:	f0 1f 00 17 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
800023f0:	d8 2a       	popm	r4-r7,pc,r12=0
       return false;
800023f2:	e0 67 75 30 	mov	r7,30000
    return false;
  }

  // wait for token (may be a datablock start token OR a data error token !)
  read_time_out = 30000;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
800023f6:	e0 65 00 ff 	mov	r5,255
800023fa:	49 34       	lddpc	r4,80002444 <sd_mmc_spi_read_open_PDCA+0xcc>
800023fc:	3f f6       	mov	r6,-1
800023fe:	0a 9c       	mov	r12,r5
80002400:	f0 1f 00 13 	mcall	8000244c <sd_mmc_spi_read_open_PDCA+0xd4>
80002404:	a8 8c       	st.b	r4[0x0],r12
80002406:	ec 0c 18 00 	cp.b	r12,r6
8000240a:	ce b0       	breq	800023e0 <sd_mmc_spi_read_open_PDCA+0x68>
       return false;
     }
  }

  // check token
  if (r1 != MMC_STARTBLOCK_READ)
8000240c:	3f e8       	mov	r8,-2
8000240e:	f0 0c 18 00 	cp.b	r12,r8
80002412:	c0 21       	brne	80002416 <sd_mmc_spi_read_open_PDCA+0x9e>
80002414:	da 2a       	popm	r4-r7,pc,r12=1
  {
    spi_write(SD_MMC_SPI,0xFF);
80002416:	e0 6b 00 ff 	mov	r11,255
8000241a:	fe 7c 28 00 	mov	r12,-55296
8000241e:	f0 1f 00 0d 	mcall	80002450 <sd_mmc_spi_read_open_PDCA+0xd8>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002422:	30 1b       	mov	r11,1
80002424:	fe 7c 28 00 	mov	r12,-55296
80002428:	f0 1f 00 08 	mcall	80002448 <sd_mmc_spi_read_open_PDCA+0xd0>
8000242c:	30 0c       	mov	r12,0
    return false;
  }
  return true;   // Read done.
}
8000242e:	d8 22       	popm	r4-r7,pc
80002430:	00 00       	add	r0,r0
80002432:	02 18       	sub	r8,r1
80002434:	80 00       	ld.sh	r0,r0[0x0]
80002436:	21 9c       	sub	r12,25
80002438:	80 00       	ld.sh	r0,r0[0x0]
8000243a:	2e ca       	sub	r10,-20
8000243c:	00 00       	add	r0,r0
8000243e:	05 2e       	ld.uh	lr,r2++
80002440:	80 00       	ld.sh	r0,r0[0x0]
80002442:	21 f4       	sub	r4,31
80002444:	00 00       	add	r0,r0
80002446:	05 40       	ld.w	r0,--r2
80002448:	80 00       	ld.sh	r0,r0[0x0]
8000244a:	2f 16       	sub	r6,-15
8000244c:	80 00       	ld.sh	r0,r0[0x0]
8000244e:	21 68       	sub	r8,22
80002450:	80 00       	ld.sh	r0,r0[0x0]
80002452:	2f fa       	sub	r10,-1

80002454 <sd_mmc_spi_check_hc>:
//!           SD_CARD      Detected card is SD
//!           ERROR


int sd_mmc_spi_check_hc(void)
{
80002454:	eb cd 40 c0 	pushm	r6-r7,lr
  unsigned char hc_bit;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
80002458:	f0 1f 00 1c 	mcall	800024c8 <sd_mmc_spi_check_hc+0x74>
8000245c:	c0 31       	brne	80002462 <sd_mmc_spi_check_hc+0xe>
8000245e:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80002462:	30 1b       	mov	r11,1
80002464:	fe 7c 28 00 	mov	r12,-55296
80002468:	f0 1f 00 19 	mcall	800024cc <sd_mmc_spi_check_hc+0x78>
  r1 = sd_mmc_spi_command(SD_READ_OCR, 0);
8000246c:	30 0b       	mov	r11,0
8000246e:	33 ac       	mov	r12,58
80002470:	f0 1f 00 18 	mcall	800024d0 <sd_mmc_spi_check_hc+0x7c>
80002474:	49 88       	lddpc	r8,800024d4 <sd_mmc_spi_check_hc+0x80>
80002476:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0) {
80002478:	58 0c       	cp.w	r12,0
8000247a:	c0 80       	breq	8000248a <sd_mmc_spi_check_hc+0x36>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000247c:	30 1b       	mov	r11,1
8000247e:	fe 7c 28 00 	mov	r12,-55296
80002482:	f0 1f 00 16 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
80002486:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
    return SD_FAILURE;
  }
  hc_bit = sd_mmc_spi_send_and_read(0xFF);
8000248a:	e0 6c 00 ff 	mov	r12,255
8000248e:	f0 1f 00 14 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
80002492:	18 96       	mov	r6,r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002494:	e0 6c 00 ff 	mov	r12,255
80002498:	f0 1f 00 11 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
8000249c:	48 e7       	lddpc	r7,800024d4 <sd_mmc_spi_check_hc+0x80>
8000249e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024a0:	e0 6c 00 ff 	mov	r12,255
800024a4:	f0 1f 00 0e 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024a8:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
800024aa:	e0 6c 00 ff 	mov	r12,255
800024ae:	f0 1f 00 0c 	mcall	800024dc <sd_mmc_spi_check_hc+0x88>
800024b2:	ae 8c       	st.b	r7[0x0],r12
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800024b4:	30 1b       	mov	r11,1
800024b6:	fe 7c 28 00 	mov	r12,-55296
800024ba:	f0 1f 00 08 	mcall	800024d8 <sd_mmc_spi_check_hc+0x84>
800024be:	f9 d6 c0 c1 	bfextu	r12,r6,0x6,0x1
  if(hc_bit & 0x40) {
      return SDHC_CARD;
  }
  return 0;
}
800024c2:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
800024c6:	00 00       	add	r0,r0
800024c8:	80 00       	ld.sh	r0,r0[0x0]
800024ca:	21 9c       	sub	r12,25
800024cc:	80 00       	ld.sh	r0,r0[0x0]
800024ce:	2e ca       	sub	r10,-20
800024d0:	80 00       	ld.sh	r0,r0[0x0]
800024d2:	21 f4       	sub	r4,31
800024d4:	00 00       	add	r0,r0
800024d6:	05 40       	ld.w	r0,--r2
800024d8:	80 00       	ld.sh	r0,r0[0x0]
800024da:	2f 16       	sub	r6,-15
800024dc:	80 00       	ld.sh	r0,r0[0x0]
800024de:	21 68       	sub	r8,22

800024e0 <sd_mmc_spi_get_if>:
//!                true
//!                SD_MMC


int sd_mmc_spi_get_if(void)
{
800024e0:	eb cd 40 80 	pushm	r7,lr
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800024e4:	f0 1f 00 27 	mcall	80002580 <sd_mmc_spi_get_if+0xa0>
800024e8:	c0 31       	brne	800024ee <sd_mmc_spi_get_if+0xe>
800024ea:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800024ee:	30 1b       	mov	r11,1
800024f0:	fe 7c 28 00 	mov	r12,-55296
800024f4:	f0 1f 00 24 	mcall	80002584 <sd_mmc_spi_get_if+0xa4>
  r1 = sd_mmc_spi_command(MMC_SEND_IF_COND, 0x000001AA);
800024f8:	e0 6b 01 aa 	mov	r11,426
800024fc:	30 8c       	mov	r12,8
800024fe:	f0 1f 00 23 	mcall	80002588 <sd_mmc_spi_get_if+0xa8>
80002502:	4a 38       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002504:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if((r1 & MMC_R1_ILLEGAL_COM) != 0) {
80002506:	e2 1c 00 04 	andl	r12,0x4,COH
8000250a:	c0 80       	breq	8000251a <sd_mmc_spi_get_if+0x3a>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
8000250c:	30 1b       	mov	r11,1
8000250e:	fe 7c 28 00 	mov	r12,-55296
80002512:	f0 1f 00 20 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
80002516:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
    return SD_MMC;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000251a:	e0 6c 00 ff 	mov	r12,255
8000251e:	f0 1f 00 1e 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002522:	49 b7       	lddpc	r7,8000258c <sd_mmc_spi_get_if+0xac>
80002524:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002526:	e0 6c 00 ff 	mov	r12,255
8000252a:	f0 1f 00 1b 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
8000252e:	ae 8c       	st.b	r7[0x0],r12
  r1 = sd_mmc_spi_send_and_read(0xFF);
80002530:	e0 6c 00 ff 	mov	r12,255
80002534:	f0 1f 00 18 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002538:	ae 8c       	st.b	r7[0x0],r12
  if((r1 & 0x01) == 0) {
8000253a:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000253e:	c0 81       	brne	8000254e <sd_mmc_spi_get_if+0x6e>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002540:	30 1b       	mov	r11,1
80002542:	fe 7c 28 00 	mov	r12,-55296
80002546:	f0 1f 00 13 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000254a:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE;
  }
  r1 = sd_mmc_spi_send_and_read(0xFF);
8000254e:	e0 6c 00 ff 	mov	r12,255
80002552:	f0 1f 00 11 	mcall	80002594 <sd_mmc_spi_get_if+0xb4>
80002556:	48 e8       	lddpc	r8,8000258c <sd_mmc_spi_get_if+0xac>
80002558:	b0 8c       	st.b	r8[0x0],r12
  if(r1 != 0xaa) {
8000255a:	3a a8       	mov	r8,-86
8000255c:	f0 0c 18 00 	cp.b	r12,r8
80002560:	c0 80       	breq	80002570 <sd_mmc_spi_get_if+0x90>
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002562:	30 1b       	mov	r11,1
80002564:	fe 7c 28 00 	mov	r12,-55296
80002568:	f0 1f 00 0a 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000256c:	e3 cf c0 80 	ldm	sp++,r7,pc,r12=-1
    return SD_FAILURE; /* wrong test pattern */
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002570:	30 1b       	mov	r11,1
80002572:	fe 7c 28 00 	mov	r12,-55296
80002576:	f0 1f 00 07 	mcall	80002590 <sd_mmc_spi_get_if+0xb0>
8000257a:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
8000257e:	00 00       	add	r0,r0
80002580:	80 00       	ld.sh	r0,r0[0x0]
80002582:	21 9c       	sub	r12,25
80002584:	80 00       	ld.sh	r0,r0[0x0]
80002586:	2e ca       	sub	r10,-20
80002588:	80 00       	ld.sh	r0,r0[0x0]
8000258a:	21 f4       	sub	r4,31
8000258c:	00 00       	add	r0,r0
8000258e:	05 40       	ld.w	r0,--r2
80002590:	80 00       	ld.sh	r0,r0[0x0]
80002592:	2f 16       	sub	r6,-15
80002594:	80 00       	ld.sh	r0,r0[0x0]
80002596:	21 68       	sub	r8,22

80002598 <sd_mmc_spi_get_csd>:
//! @param  buffer to fill
//!
//! @return bit
//!         true / false
bool sd_mmc_spi_get_csd(uint8_t *buffer)
{
80002598:	eb cd 40 fc 	pushm	r2-r7,lr
8000259c:	20 1d       	sub	sp,4
8000259e:	18 92       	mov	r2,r12
uint8_t retry;
unsigned short data_read;
  // wait for MMC not busy
  if (false == sd_mmc_spi_wait_not_busy())
800025a0:	f0 1f 00 32 	mcall	80002668 <sd_mmc_spi_get_csd+0xd0>
800025a4:	c5 f0       	breq	80002662 <sd_mmc_spi_get_csd+0xca>
    return false;

  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800025a6:	30 1b       	mov	r11,1
800025a8:	fe 7c 28 00 	mov	r12,-55296
800025ac:	f0 1f 00 30 	mcall	8000266c <sd_mmc_spi_get_csd+0xd4>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
800025b0:	30 0b       	mov	r11,0
800025b2:	30 9c       	mov	r12,9
800025b4:	f0 1f 00 2f 	mcall	80002670 <sd_mmc_spi_get_csd+0xd8>
800025b8:	4a f8       	lddpc	r8,80002674 <sd_mmc_spi_get_csd+0xdc>
800025ba:	b0 8c       	st.b	r8[0x0],r12
  // check for valid response
  if(r1 != 0x00)
800025bc:	58 0c       	cp.w	r12,0
800025be:	c0 81       	brne	800025ce <sd_mmc_spi_get_csd+0x36>
800025c0:	30 07       	mov	r7,0
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025c2:	e0 64 00 ff 	mov	r4,255
800025c6:	10 93       	mov	r3,r8
800025c8:	3f e6       	mov	r6,-2
  {
    if (retry > 8)
800025ca:	30 95       	mov	r5,9
800025cc:	c1 78       	rjmp	800025fa <sd_mmc_spi_get_csd+0x62>
  // issue command
  r1 = sd_mmc_spi_command(MMC_SEND_CSD, 0);
  // check for valid response
  if(r1 != 0x00)
  {
    spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025ce:	30 1b       	mov	r11,1
800025d0:	fe 7c 28 00 	mov	r12,-55296
800025d4:	f0 1f 00 29 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
    sd_mmc_spi_init_done = false;
800025d8:	30 09       	mov	r9,0
800025da:	4a 98       	lddpc	r8,8000267c <sd_mmc_spi_get_csd+0xe4>
800025dc:	b0 89       	st.b	r8[0x0],r9
800025de:	30 0c       	mov	r12,0
    return false;
800025e0:	c4 18       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
  {
    if (retry > 8)
800025e2:	ea 07 18 00 	cp.b	r7,r5
800025e6:	c0 81       	brne	800025f6 <sd_mmc_spi_get_csd+0x5e>
    {
      spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800025e8:	30 1b       	mov	r11,1
800025ea:	fe 7c 28 00 	mov	r12,-55296
800025ee:	f0 1f 00 23 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
800025f2:	30 0c       	mov	r12,0
      return false;
800025f4:	c3 78       	rjmp	80002662 <sd_mmc_spi_get_csd+0xca>
    }
    retry++;
800025f6:	2f f7       	sub	r7,-1
800025f8:	5c 57       	castu.b	r7
    sd_mmc_spi_init_done = false;
    return false;
  }
  // wait for block start
  retry = 0;
  while((r1 = sd_mmc_spi_send_and_read(0xFF)) != MMC_STARTBLOCK_READ)
800025fa:	08 9c       	mov	r12,r4
800025fc:	f0 1f 00 21 	mcall	80002680 <sd_mmc_spi_get_csd+0xe8>
80002600:	a6 8c       	st.b	r3[0x0],r12
80002602:	ec 0c 18 00 	cp.b	r12,r6
80002606:	ce e1       	brne	800025e2 <sd_mmc_spi_get_csd+0x4a>
80002608:	30 07       	mov	r7,0
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
8000260a:	e0 65 00 ff 	mov	r5,255
8000260e:	fe 76 28 00 	mov	r6,-55296
   spi_read(SD_MMC_SPI,&data_read);
80002612:	fa c4 ff fe 	sub	r4,sp,-2
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
  {
   spi_write(SD_MMC_SPI,0xFF);
80002616:	0a 9b       	mov	r11,r5
80002618:	0c 9c       	mov	r12,r6
8000261a:	f0 1f 00 1b 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_read(SD_MMC_SPI,&data_read);
8000261e:	08 9b       	mov	r11,r4
80002620:	0c 9c       	mov	r12,r6
80002622:	f0 1f 00 1a 	mcall	80002688 <sd_mmc_spi_get_csd+0xf0>
    buffer[retry] = data_read;
80002626:	9a 18       	ld.sh	r8,sp[0x2]
80002628:	e4 07 0b 08 	st.b	r2[r7],r8
8000262c:	2f f7       	sub	r7,-1
      return false;
    }
    retry++;
  }
  // store valid data block
  for (retry = 0; retry <16; retry++)
8000262e:	59 07       	cp.w	r7,16
80002630:	cf 31       	brne	80002616 <sd_mmc_spi_get_csd+0x7e>
  {
   spi_write(SD_MMC_SPI,0xFF);
   spi_read(SD_MMC_SPI,&data_read);
    buffer[retry] = data_read;
  }
   spi_write(SD_MMC_SPI,0xFF);   // load CRC (not used)
80002632:	e0 6b 00 ff 	mov	r11,255
80002636:	fe 7c 28 00 	mov	r12,-55296
8000263a:	f0 1f 00 13 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);
8000263e:	e0 6b 00 ff 	mov	r11,255
80002642:	fe 7c 28 00 	mov	r12,-55296
80002646:	f0 1f 00 10 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
   spi_write(SD_MMC_SPI,0xFF);   // give clock again to end transaction
8000264a:	e0 6b 00 ff 	mov	r11,255
8000264e:	fe 7c 28 00 	mov	r12,-55296
80002652:	f0 1f 00 0d 	mcall	80002684 <sd_mmc_spi_get_csd+0xec>
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80002656:	30 1b       	mov	r11,1
80002658:	fe 7c 28 00 	mov	r12,-55296
8000265c:	f0 1f 00 07 	mcall	80002678 <sd_mmc_spi_get_csd+0xe0>
80002660:	30 1c       	mov	r12,1
  return true;
}
80002662:	2f fd       	sub	sp,-4
80002664:	e3 cd 80 fc 	ldm	sp++,r2-r7,pc
80002668:	80 00       	ld.sh	r0,r0[0x0]
8000266a:	21 9c       	sub	r12,25
8000266c:	80 00       	ld.sh	r0,r0[0x0]
8000266e:	2e ca       	sub	r10,-20
80002670:	80 00       	ld.sh	r0,r0[0x0]
80002672:	21 f4       	sub	r4,31
80002674:	00 00       	add	r0,r0
80002676:	05 40       	ld.w	r0,--r2
80002678:	80 00       	ld.sh	r0,r0[0x0]
8000267a:	2f 16       	sub	r6,-15
8000267c:	00 00       	add	r0,r0
8000267e:	02 34       	cp.w	r4,r1
80002680:	80 00       	ld.sh	r0,r0[0x0]
80002682:	21 68       	sub	r8,22
80002684:	80 00       	ld.sh	r0,r0[0x0]
80002686:	2f fa       	sub	r10,-1
80002688:	80 00       	ld.sh	r0,r0[0x0]
8000268a:	30 16       	mov	r6,1

8000268c <sd_mmc_spi_internal_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_internal_init(void)
{
8000268c:	d4 31       	pushm	r0-r7,lr
  uint16_t retry;
  int i;
  int if_cond;

  // Start at low frequency
  sd_mmc_opt.baudrate = 400000;
8000268e:	fe fb 02 66 	ld.w	r11,pc[614]
80002692:	e6 68 1a 80 	mov	r8,400000
80002696:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
80002698:	fe f8 02 60 	ld.w	r8,pc[608]
8000269c:	70 0a       	ld.w	r10,r8[0x0]
8000269e:	fe 7c 28 00 	mov	r12,-55296
800026a2:	f0 1f 00 97 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
800026a6:	30 1b       	mov	r11,1
800026a8:	fe 7c 28 00 	mov	r12,-55296
800026ac:	f0 1f 00 95 	mcall	80002900 <sd_mmc_spi_internal_init+0x274>
800026b0:	30 07       	mov	r7,0
  for(i = 0; i < 10; ++i) {
    spi_write(SD_MMC_SPI,0xFF);
800026b2:	e0 66 00 ff 	mov	r6,255
800026b6:	fe 75 28 00 	mov	r5,-55296
800026ba:	0c 9b       	mov	r11,r6
800026bc:	0a 9c       	mov	r12,r5
800026be:	f0 1f 00 92 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  sd_mmc_opt.baudrate = 400000;
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);

  /* card needs 74 cycles minimum to start up */
  spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
  for(i = 0; i < 10; ++i) {
800026c2:	2f f7       	sub	r7,-1
800026c4:	58 a7       	cp.w	r7,10
800026c6:	cf a1       	brne	800026ba <sd_mmc_spi_internal_init+0x2e>
    spi_write(SD_MMC_SPI,0xFF);
  }
  spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
800026c8:	30 1b       	mov	r11,1
800026ca:	fe 7c 28 00 	mov	r12,-55296
800026ce:	f0 1f 00 8f 	mcall	80002908 <sd_mmc_spi_internal_init+0x27c>

  // RESET THE MEMORY CARD
  sd_mmc_spi_init_done = false;
800026d2:	30 08       	mov	r8,0
800026d4:	fe f9 02 38 	ld.w	r9,pc[568]
800026d8:	b2 88       	st.b	r9[0x0],r8
  card_type = MMC_CARD;
800026da:	fe f9 02 36 	ld.w	r9,pc[566]
800026de:	b2 88       	st.b	r9[0x0],r8
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800026e0:	30 0b       	mov	r11,0
800026e2:	16 9c       	mov	r12,r11
800026e4:	f0 1f 00 8c 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800026e8:	fe f8 02 30 	ld.w	r8,pc[560]
800026ec:	b0 8c       	st.b	r8[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800026ee:	e0 6b 00 ff 	mov	r11,255
800026f2:	fe 7c 28 00 	mov	r12,-55296
800026f6:	f0 1f 00 84 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800026fa:	30 17       	mov	r7,1
    // do retry counter
    retry++;
    if(retry > 100)
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
800026fc:	fe f6 02 1c 	ld.w	r6,pc[540]
80002700:	30 15       	mov	r5,1
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002702:	30 03       	mov	r3,0
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002704:	e0 62 00 ff 	mov	r2,255
80002708:	fe 71 28 00 	mov	r1,-55296
    // do retry counter
    retry++;
    if(retry > 100)
8000270c:	36 54       	mov	r4,101
8000270e:	c1 08       	rjmp	8000272e <sd_mmc_spi_internal_init+0xa2>
  card_type = MMC_CARD;
  retry = 0;
  do
  {
    // reset card and go to SPI mode
    r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002710:	06 9b       	mov	r11,r3
80002712:	06 9c       	mov	r12,r3
80002714:	f0 1f 00 80 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002718:	ac 8c       	st.b	r6[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000271a:	04 9b       	mov	r11,r2
8000271c:	02 9c       	mov	r12,r1
8000271e:	f0 1f 00 7a 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
    // do retry counter
    retry++;
80002722:	2f f7       	sub	r7,-1
80002724:	5c 87       	casts.h	r7
    if(retry > 100)
80002726:	e8 07 19 00 	cp.h	r7,r4
8000272a:	e0 80 00 e4 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
  }
  while(r1 != 0x01);   // check memory enters idle_state
8000272e:	0d 88       	ld.ub	r8,r6[0x0]
80002730:	ea 08 18 00 	cp.b	r8,r5
80002734:	ce e1       	brne	80002710 <sd_mmc_spi_internal_init+0x84>

  if_cond = sd_mmc_spi_get_if();
80002736:	f0 1f 00 7a 	mcall	8000291c <sd_mmc_spi_internal_init+0x290>
  if(if_cond == -1) {
8000273a:	5b fc       	cp.w	r12,-1
8000273c:	e0 80 00 db 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false; // card is bad
  } else if (if_cond == 1) {
80002740:	58 1c       	cp.w	r12,1
80002742:	c0 51       	brne	8000274c <sd_mmc_spi_internal_init+0xc0>
      card_type = SD_CARD_2;
80002744:	30 29       	mov	r9,2
80002746:	4f 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002748:	b0 89       	st.b	r8[0x0],r9
8000274a:	c4 c8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
  } else {
    // IDENTIFICATION OF THE CARD TYPE (SD or MMC)
    // Both cards will accept CMD55 command but only the SD card will respond to ACMD41
    r1 = sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000274c:	30 0b       	mov	r11,0
8000274e:	33 7c       	mov	r12,55
80002750:	f0 1f 00 71 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002754:	4f 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002756:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
80002758:	e0 6b 00 ff 	mov	r11,255
8000275c:	fe 7c 28 00 	mov	r12,-55296
80002760:	f0 1f 00 69 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002764:	30 0b       	mov	r11,0
80002766:	32 9c       	mov	r12,41
80002768:	f0 1f 00 6b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000276c:	ae 8c       	st.b	r7[0x0],r12
    spi_write(SD_MMC_SPI,0xFF);  // write dummy byte
8000276e:	e0 6b 00 ff 	mov	r11,255
80002772:	fe 7c 28 00 	mov	r12,-55296
80002776:	f0 1f 00 64 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

    if ((r1&0xFE) == 0) {   // ignore "in_idle_state" flag bit
8000277a:	0f 88       	ld.ub	r8,r7[0x0]
8000277c:	e2 18 00 fe 	andl	r8,0xfe,COH
80002780:	c0 51       	brne	8000278a <sd_mmc_spi_internal_init+0xfe>
      card_type = SD_CARD;    // card has accepted the command, this is a SD card
80002782:	30 19       	mov	r9,1
80002784:	4e 38       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002786:	b0 89       	st.b	r8[0x0],r9
80002788:	c2 d8       	rjmp	800027e2 <sd_mmc_spi_internal_init+0x156>
    } else {
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
8000278a:	30 09       	mov	r9,0
8000278c:	4e 18       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000278e:	b0 89       	st.b	r8[0x0],r9
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
80002790:	30 0b       	mov	r11,0
80002792:	16 9c       	mov	r12,r11
80002794:	f0 1f 00 60 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002798:	4e 08       	lddpc	r8,80002918 <sd_mmc_spi_internal_init+0x28c>
8000279a:	b0 8c       	st.b	r8[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000279c:	e0 6b 00 ff 	mov	r11,255
800027a0:	fe 7c 28 00 	mov	r12,-55296
800027a4:	f0 1f 00 58 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
800027a8:	30 17       	mov	r7,1
        // do retry counter
        retry++;
        if(retry > 100)
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027aa:	4d c6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
800027ac:	30 15       	mov	r5,1
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027ae:	30 03       	mov	r3,0
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027b0:	e0 62 00 ff 	mov	r2,255
800027b4:	fe 71 28 00 	mov	r1,-55296
        // do retry counter
        retry++;
        if(retry > 100)
800027b8:	36 54       	mov	r4,101
800027ba:	c1 08       	rjmp	800027da <sd_mmc_spi_internal_init+0x14e>
      card_type = MMC_CARD;   // card has not responded, this is a MMC card
      // reset card again
      retry = 0;
      do {
        // reset card again
        r1 = sd_mmc_spi_send_command(MMC_GO_IDLE_STATE, 0);
800027bc:	06 9b       	mov	r11,r3
800027be:	06 9c       	mov	r12,r3
800027c0:	f0 1f 00 55 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800027c4:	ac 8c       	st.b	r6[0x0],r12
        spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027c6:	04 9b       	mov	r11,r2
800027c8:	02 9c       	mov	r12,r1
800027ca:	f0 1f 00 4f 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
        // do retry counter
        retry++;
800027ce:	2f f7       	sub	r7,-1
800027d0:	5c 87       	casts.h	r7
        if(retry > 100)
800027d2:	e8 07 19 00 	cp.h	r7,r4
800027d6:	e0 80 00 8e 	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
          return false;
      }
      while(r1 != 0x01);   // check memory enters idle_state
800027da:	0d 88       	ld.ub	r8,r6[0x0]
800027dc:	ea 08 18 00 	cp.b	r8,r5
800027e0:	ce e1       	brne	800027bc <sd_mmc_spi_internal_init+0x130>
800027e2:	30 07       	mov	r7,0

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027e4:	4c b4       	lddpc	r4,80002910 <sd_mmc_spi_internal_init+0x284>
800027e6:	30 15       	mov	r5,1
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
      break;
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
800027e8:	0e 93       	mov	r3,r7
800027ea:	33 70       	mov	r0,55
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
800027ec:	4c b6       	lddpc	r6,80002918 <sd_mmc_spi_internal_init+0x28c>
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800027ee:	e0 62 00 ff 	mov	r2,255
800027f2:	fe 71 28 00 	mov	r1,-55296

  // CONTINUE INTERNAL INITIALIZATION OF THE CARD
  // Continue sending CMD1 while memory card is in idle state
  retry = 0;
  do {
    switch(card_type) {
800027f6:	09 88       	ld.ub	r8,r4[0x0]
800027f8:	ea 08 18 00 	cp.b	r8,r5
800027fc:	c1 10       	breq	8000281e <sd_mmc_spi_internal_init+0x192>
800027fe:	c0 63       	brcs	8000280a <sd_mmc_spi_internal_init+0x17e>
80002800:	30 29       	mov	r9,2
80002802:	f2 08 18 00 	cp.b	r8,r9
80002806:	c2 81       	brne	80002856 <sd_mmc_spi_internal_init+0x1ca>
80002808:	c1 98       	rjmp	8000283a <sd_mmc_spi_internal_init+0x1ae>
    case MMC_CARD:
      r1 = sd_mmc_spi_send_command(MMC_SEND_OP_COND, 0);
8000280a:	06 9b       	mov	r11,r3
8000280c:	30 1c       	mov	r12,1
8000280e:	f0 1f 00 42 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002812:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002814:	04 9b       	mov	r11,r2
80002816:	02 9c       	mov	r12,r1
80002818:	f0 1f 00 3b 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
8000281c:	c1 d8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD:
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000281e:	06 9b       	mov	r11,r3
80002820:	00 9c       	mov	r12,r0
80002822:	f0 1f 00 3d 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0);
80002826:	06 9b       	mov	r11,r3
80002828:	32 9c       	mov	r12,41
8000282a:	f0 1f 00 3b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000282e:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002830:	04 9b       	mov	r11,r2
80002832:	02 9c       	mov	r12,r1
80002834:	f0 1f 00 34 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
80002838:	c0 f8       	rjmp	80002856 <sd_mmc_spi_internal_init+0x1ca>
    case SD_CARD_2:
      // set high capacity bit mask
      sd_mmc_spi_send_command(SD_APP_CMD55,0);
8000283a:	06 9b       	mov	r11,r3
8000283c:	00 9c       	mov	r12,r0
8000283e:	f0 1f 00 36 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
      r1 = sd_mmc_spi_send_command(SD_SEND_OP_COND_ACMD, 0x40000000);
80002842:	fc 1b 40 00 	movh	r11,0x4000
80002846:	32 9c       	mov	r12,41
80002848:	f0 1f 00 33 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
8000284c:	ac 8c       	st.b	r6[0x0],r12
      spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
8000284e:	04 9b       	mov	r11,r2
80002850:	02 9c       	mov	r12,r1
80002852:	f0 1f 00 2d 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
      break;
    }
     // do retry counter
     retry++;
80002856:	2f f7       	sub	r7,-1
80002858:	5c 87       	casts.h	r7
     if(retry == 50000)    // measured approx. 500 on several cards
8000285a:	fe 78 c3 50 	mov	r8,-15536
8000285e:	f0 07 19 00 	cp.h	r7,r8
80002862:	c4 80       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
        return false;
  } while (r1);
80002864:	0d 89       	ld.ub	r9,r6[0x0]
80002866:	30 08       	mov	r8,0
80002868:	f0 09 18 00 	cp.b	r9,r8
8000286c:	cc 51       	brne	800027f6 <sd_mmc_spi_internal_init+0x16a>

  // CHECK FOR SDHC
  if(card_type == SD_CARD_2) {
8000286e:	4a 98       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
80002870:	11 89       	ld.ub	r9,r8[0x0]
80002872:	30 28       	mov	r8,2
80002874:	f0 09 18 00 	cp.b	r9,r8
80002878:	c0 a1       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
    if_cond = sd_mmc_spi_check_hc();
8000287a:	f0 1f 00 2a 	mcall	80002920 <sd_mmc_spi_internal_init+0x294>
    if (if_cond == -1) {
8000287e:	5b fc       	cp.w	r12,-1
80002880:	c3 90       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
      return false;
    } else if (if_cond == 1){
80002882:	58 1c       	cp.w	r12,1
80002884:	c0 41       	brne	8000288c <sd_mmc_spi_internal_init+0x200>
          card_type = SD_CARD_2_SDHC;
80002886:	30 39       	mov	r9,3
80002888:	4a 28       	lddpc	r8,80002910 <sd_mmc_spi_internal_init+0x284>
8000288a:	b0 89       	st.b	r8[0x0],r9
      }
  }

  // DISABLE CRC TO SIMPLIFY AND SPEED UP COMMUNICATIONS
  r1 = sd_mmc_spi_send_command(MMC_CRC_ON_OFF, 0);  // disable CRC (should be already initialized on SPI init)
8000288c:	30 0b       	mov	r11,0
8000288e:	33 bc       	mov	r12,59
80002890:	f0 1f 00 21 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
80002894:	4a 17       	lddpc	r7,80002918 <sd_mmc_spi_internal_init+0x28c>
80002896:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
80002898:	e0 6b 00 ff 	mov	r11,255
8000289c:	fe 7c 28 00 	mov	r12,-55296
800028a0:	f0 1f 00 19 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>

  // SET BLOCK LENGTH TO 512 BYTES
  r1 = sd_mmc_spi_send_command(MMC_SET_BLOCKLEN, 512);
800028a4:	e0 6b 02 00 	mov	r11,512
800028a8:	31 0c       	mov	r12,16
800028aa:	f0 1f 00 1b 	mcall	80002914 <sd_mmc_spi_internal_init+0x288>
800028ae:	ae 8c       	st.b	r7[0x0],r12
  spi_write(SD_MMC_SPI,0xFF);            // write dummy byte
800028b0:	e0 6b 00 ff 	mov	r11,255
800028b4:	fe 7c 28 00 	mov	r12,-55296
800028b8:	f0 1f 00 13 	mcall	80002904 <sd_mmc_spi_internal_init+0x278>
  if (r1 != 0x00)
800028bc:	0f 89       	ld.ub	r9,r7[0x0]
800028be:	30 08       	mov	r8,0
800028c0:	f0 09 18 00 	cp.b	r9,r8
800028c4:	c1 71       	brne	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;    // card unsupported if block length of 512b is not accepted

  // GET CARD SPECIFIC DATA
  if (false ==  sd_mmc_spi_get_csd(csd))
800028c6:	49 8c       	lddpc	r12,80002924 <sd_mmc_spi_internal_init+0x298>
800028c8:	f0 1f 00 18 	mcall	80002928 <sd_mmc_spi_internal_init+0x29c>
800028cc:	c1 30       	breq	800028f2 <sd_mmc_spi_internal_init+0x266>
    return false;

  // GET CARD CAPACITY and NUMBER OF SECTORS
  sd_mmc_spi_get_capacity();
800028ce:	f0 1f 00 18 	mcall	8000292c <sd_mmc_spi_internal_init+0x2a0>
#if (defined SD_MMC_READ_CID) && (SD_MMC_READ_CID == true)
  if (false ==  sd_mmc_spi_get_cid(cid))
    return false;
#endif

  sd_mmc_spi_init_done = true;
800028d2:	30 19       	mov	r9,1
800028d4:	48 e8       	lddpc	r8,8000290c <sd_mmc_spi_internal_init+0x280>
800028d6:	b0 89       	st.b	r8[0x0],r9

  // Set SPI Speed to MAX
  sd_mmc_opt.baudrate = SD_MMC_SPI_MASTER_SPEED;
800028d8:	48 7b       	lddpc	r11,800028f4 <sd_mmc_spi_internal_init+0x268>
800028da:	e0 68 1b 00 	mov	r8,6912
800028de:	ea 18 00 b7 	orh	r8,0xb7
800028e2:	97 18       	st.w	r11[0x4],r8
  spi_setupChipReg(SD_MMC_SPI, &sd_mmc_opt, sd_mmc_pba_hz);
800028e4:	48 58       	lddpc	r8,800028f8 <sd_mmc_spi_internal_init+0x26c>
800028e6:	70 0a       	ld.w	r10,r8[0x0]
800028e8:	fe 7c 28 00 	mov	r12,-55296
800028ec:	f0 1f 00 04 	mcall	800028fc <sd_mmc_spi_internal_init+0x270>
800028f0:	da 3a       	popm	r0-r7,pc,r12=1
  return true;
800028f2:	d8 3a       	popm	r0-r7,pc,r12=0
800028f4:	00 00       	add	r0,r0
800028f6:	02 20       	rsub	r0,r1
800028f8:	00 00       	add	r0,r0
800028fa:	02 30       	cp.w	r0,r1
800028fc:	80 00       	ld.sh	r0,r0[0x0]
800028fe:	2f 3c       	sub	r12,-13
80002900:	80 00       	ld.sh	r0,r0[0x0]
80002902:	2e ca       	sub	r10,-20
80002904:	80 00       	ld.sh	r0,r0[0x0]
80002906:	2f fa       	sub	r10,-1
80002908:	80 00       	ld.sh	r0,r0[0x0]
8000290a:	2f 16       	sub	r6,-15
8000290c:	00 00       	add	r0,r0
8000290e:	02 34       	cp.w	r4,r1
80002910:	00 00       	add	r0,r0
80002912:	05 2e       	ld.uh	lr,r2++
80002914:	80 00       	ld.sh	r0,r0[0x0]
80002916:	22 bc       	sub	r12,43
80002918:	00 00       	add	r0,r0
8000291a:	05 40       	ld.w	r0,--r2
8000291c:	80 00       	ld.sh	r0,r0[0x0]
8000291e:	24 e0       	sub	r0,78
80002920:	80 00       	ld.sh	r0,r0[0x0]
80002922:	24 54       	sub	r4,69
80002924:	00 00       	add	r0,r0
80002926:	05 30       	ld.ub	r0,r2++
80002928:	80 00       	ld.sh	r0,r0[0x0]
8000292a:	25 98       	sub	r8,89
8000292c:	80 00       	ld.sh	r0,r0[0x0]
8000292e:	20 04       	sub	r4,0

80002930 <sd_mmc_spi_init>:
//!
//!
//! @return bit
//!   The memory is ready     -> true (always)
bool sd_mmc_spi_init(spi_options_t spiOptions, unsigned int pba_hz)
{
80002930:	eb cd 40 10 	pushm	r4,lr
80002934:	fa c4 ff f8 	sub	r4,sp,-8
  // Keep SPI options internally
  sd_mmc_pba_hz = pba_hz;
80002938:	48 88       	lddpc	r8,80002958 <sd_mmc_spi_init+0x28>
8000293a:	91 0c       	st.w	r8[0x0],r12
  memcpy( &sd_mmc_opt, &spiOptions, sizeof(spi_options_t) );
8000293c:	48 88       	lddpc	r8,8000295c <sd_mmc_spi_init+0x2c>
8000293e:	e8 ea 00 00 	ld.d	r10,r4[0]
80002942:	f0 eb 00 00 	st.d	r8[0],r10
80002946:	e8 ea 00 08 	ld.d	r10,r4[8]
8000294a:	f0 eb 00 08 	st.d	r8[8],r10

  // Initialize the SD/MMC controller.
  return sd_mmc_spi_internal_init();
8000294e:	f0 1f 00 05 	mcall	80002960 <sd_mmc_spi_init+0x30>
}
80002952:	e3 cd 80 10 	ldm	sp++,r4,pc
80002956:	00 00       	add	r0,r0
80002958:	00 00       	add	r0,r0
8000295a:	02 30       	cp.w	r0,r1
8000295c:	00 00       	add	r0,r0
8000295e:	02 20       	rsub	r0,r1
80002960:	80 00       	ld.sh	r0,r0[0x0]
80002962:	26 8c       	sub	r12,104

80002964 <flashc_set_wait_state>:
}


void flashc_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashc_fcr_t u_avr32_flashc_fcr = {AVR32_FLASHC.fcr};
80002964:	fe 68 14 00 	mov	r8,-125952
80002968:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashc_fcr.FCR.fws = wait_state;
8000296a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHC.fcr = u_avr32_flashc_fcr.fcr;
8000296e:	91 09       	st.w	r8[0x0],r9
}
80002970:	5e fc       	retal	r12

80002972 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002972:	f8 08 16 05 	lsr	r8,r12,0x5
80002976:	a9 68       	lsl	r8,0x8
80002978:	e0 28 f0 00 	sub	r8,61440

	/* Enable the correct function. */
	switch (function) {
8000297c:	58 1b       	cp.w	r11,1
8000297e:	c0 d0       	breq	80002998 <gpio_enable_module_pin+0x26>
80002980:	c0 63       	brcs	8000298c <gpio_enable_module_pin+0x1a>
80002982:	58 2b       	cp.w	r11,2
80002984:	c1 00       	breq	800029a4 <gpio_enable_module_pin+0x32>
80002986:	58 3b       	cp.w	r11,3
80002988:	c1 40       	breq	800029b0 <gpio_enable_module_pin+0x3e>
8000298a:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000298c:	30 19       	mov	r9,1
8000298e:	f2 0c 09 49 	lsl	r9,r9,r12
80002992:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002994:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
80002996:	c1 28       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002998:	30 19       	mov	r9,1
8000299a:	f2 0c 09 49 	lsl	r9,r9,r12
8000299e:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800029a0:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029a2:	c0 c8       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800029a4:	30 19       	mov	r9,1
800029a6:	f2 0c 09 49 	lsl	r9,r9,r12
800029aa:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029ac:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
#endif
		break;
800029ae:	c0 68       	rjmp	800029ba <gpio_enable_module_pin+0x48>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800029b0:	30 19       	mov	r9,1
800029b2:	f2 0c 09 49 	lsl	r9,r9,r12
800029b6:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
800029b8:	91 99       	st.w	r8[0x24],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
800029ba:	30 19       	mov	r9,1
800029bc:	f2 0c 09 4c 	lsl	r12,r9,r12
800029c0:	91 2c       	st.w	r8[0x8],r12
800029c2:	5e fd       	retal	0

800029c4 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
800029c4:	d4 21       	pushm	r4-r7,lr
800029c6:	18 97       	mov	r7,r12
800029c8:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029ca:	58 0b       	cp.w	r11,0
800029cc:	c0 31       	brne	800029d2 <gpio_enable_module+0xe>
800029ce:	30 05       	mov	r5,0
800029d0:	c0 d8       	rjmp	800029ea <gpio_enable_module+0x26>
800029d2:	30 06       	mov	r6,0
800029d4:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
800029d6:	6e 1b       	ld.w	r11,r7[0x4]
800029d8:	6e 0c       	ld.w	r12,r7[0x0]
800029da:	f0 1f 00 06 	mcall	800029f0 <gpio_enable_module+0x2c>
800029de:	18 45       	or	r5,r12
		gpiomap++;
800029e0:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
800029e2:	2f f6       	sub	r6,-1
800029e4:	0c 34       	cp.w	r4,r6
800029e6:	fe 9b ff f8 	brhi	800029d6 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
800029ea:	0a 9c       	mov	r12,r5
800029ec:	d8 22       	popm	r4-r7,pc
800029ee:	00 00       	add	r0,r0
800029f0:	80 00       	ld.sh	r0,r0[0x0]
800029f2:	29 72       	sub	r2,-105

800029f4 <gpio_set_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_set_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800029f4:	f8 08 16 05 	lsr	r8,r12,0x5
800029f8:	a9 68       	lsl	r8,0x8
800029fa:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 1. */
	gpio_port->ovrs  = 1 << (pin & 0x1F);
800029fe:	30 19       	mov	r9,1
80002a00:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a04:	f1 4c 00 54 	st.w	r8[84],r12
	/* The GPIO output driver is enabled for that pin. */ 
	gpio_port->oders = 1 << (pin & 0x1F);
80002a08:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a0c:	91 1c       	st.w	r8[0x4],r12
}
80002a0e:	5e fc       	retal	r12

80002a10 <gpio_clr_gpio_pin>:
 *
 * \param pin The pin number.
 */
void gpio_clr_gpio_pin(uint32_t pin)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
80002a10:	f8 08 16 05 	lsr	r8,r12,0x5
80002a14:	a9 68       	lsl	r8,0x8
80002a16:	e0 28 f0 00 	sub	r8,61440
	
	/* Value to be driven on the I/O line: 0. */
	gpio_port->ovrc  = 1 << (pin & 0x1F);
80002a1a:	30 19       	mov	r9,1
80002a1c:	f2 0c 09 4c 	lsl	r12,r9,r12
80002a20:	f1 4c 00 58 	st.w	r8[88],r12
	/* The GPIO output driver is enabled for that pin. */
	gpio_port->oders = 1 << (pin & 0x1F);
80002a24:	f1 4c 00 44 	st.w	r8[68],r12
	/* The GPIO module controls that pin. */
	gpio_port->gpers = 1 << (pin & 0x1F);
80002a28:	91 1c       	st.w	r8[0x4],r12
}
80002a2a:	5e fc       	retal	r12

80002a2c <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002a2c:	c0 08       	rjmp	80002a2c <_unhandled_interrupt>
80002a2e:	d7 03       	nop

80002a30 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002a30:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002a34:	49 99       	lddpc	r9,80002a98 <INTC_register_interrupt+0x68>
80002a36:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002a3a:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002a3e:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002a40:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002a44:	58 0a       	cp.w	r10,0
80002a46:	c0 91       	brne	80002a58 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002a48:	49 59       	lddpc	r9,80002a9c <INTC_register_interrupt+0x6c>
80002a4a:	49 6a       	lddpc	r10,80002aa0 <INTC_register_interrupt+0x70>
80002a4c:	12 1a       	sub	r10,r9
80002a4e:	fe 79 08 00 	mov	r9,-63488
80002a52:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a56:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002a58:	58 1a       	cp.w	r10,1
80002a5a:	c0 a1       	brne	80002a6e <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002a5c:	49 09       	lddpc	r9,80002a9c <INTC_register_interrupt+0x6c>
80002a5e:	49 2a       	lddpc	r10,80002aa4 <INTC_register_interrupt+0x74>
80002a60:	12 1a       	sub	r10,r9
80002a62:	bf aa       	sbr	r10,0x1e
80002a64:	fe 79 08 00 	mov	r9,-63488
80002a68:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a6c:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002a6e:	58 2a       	cp.w	r10,2
80002a70:	c0 a1       	brne	80002a84 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80002a72:	48 b9       	lddpc	r9,80002a9c <INTC_register_interrupt+0x6c>
80002a74:	48 da       	lddpc	r10,80002aa8 <INTC_register_interrupt+0x78>
80002a76:	12 1a       	sub	r10,r9
80002a78:	bf ba       	sbr	r10,0x1f
80002a7a:	fe 79 08 00 	mov	r9,-63488
80002a7e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a82:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002a84:	48 69       	lddpc	r9,80002a9c <INTC_register_interrupt+0x6c>
80002a86:	48 aa       	lddpc	r10,80002aac <INTC_register_interrupt+0x7c>
80002a88:	12 1a       	sub	r10,r9
80002a8a:	ea 1a c0 00 	orh	r10,0xc000
80002a8e:	fe 79 08 00 	mov	r9,-63488
80002a92:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002a96:	5e fc       	retal	r12
80002a98:	80 00       	ld.sh	r0,r0[0x0]
80002a9a:	48 00       	lddpc	r0,80002a98 <INTC_register_interrupt+0x68>
80002a9c:	80 00       	ld.sh	r0,r0[0x0]
80002a9e:	46 00       	lddsp	r0,sp[0x180]
80002aa0:	80 00       	ld.sh	r0,r0[0x0]
80002aa2:	47 04       	lddsp	r4,sp[0x1c0]
80002aa4:	80 00       	ld.sh	r0,r0[0x0]
80002aa6:	47 12       	lddsp	r2,sp[0x1c4]
80002aa8:	80 00       	ld.sh	r0,r0[0x0]
80002aaa:	47 20       	lddsp	r0,sp[0x1c8]
80002aac:	80 00       	ld.sh	r0,r0[0x0]
80002aae:	47 2e       	lddsp	lr,sp[0x1c8]

80002ab0 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002ab0:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002ab2:	49 18       	lddpc	r8,80002af4 <INTC_init_interrupts+0x44>
80002ab4:	e3 b8 00 01 	mtsr	0x4,r8
80002ab8:	49 0e       	lddpc	lr,80002af8 <INTC_init_interrupts+0x48>
80002aba:	30 07       	mov	r7,0
80002abc:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002abe:	49 0c       	lddpc	r12,80002afc <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002ac0:	49 05       	lddpc	r5,80002b00 <INTC_init_interrupts+0x50>
80002ac2:	10 15       	sub	r5,r8
80002ac4:	fe 76 08 00 	mov	r6,-63488
80002ac8:	c1 08       	rjmp	80002ae8 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002aca:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002acc:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002ace:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002ad0:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002ad4:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002ad6:	10 3a       	cp.w	r10,r8
80002ad8:	fe 9b ff fc 	brhi	80002ad0 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002adc:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002ae0:	2f f7       	sub	r7,-1
80002ae2:	2f 8e       	sub	lr,-8
80002ae4:	59 47       	cp.w	r7,20
80002ae6:	c0 50       	breq	80002af0 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002ae8:	7c 08       	ld.w	r8,lr[0x0]
80002aea:	58 08       	cp.w	r8,0
80002aec:	ce f1       	brne	80002aca <INTC_init_interrupts+0x1a>
80002aee:	cf 7b       	rjmp	80002adc <INTC_init_interrupts+0x2c>
80002af0:	d8 22       	popm	r4-r7,pc
80002af2:	00 00       	add	r0,r0
80002af4:	80 00       	ld.sh	r0,r0[0x0]
80002af6:	46 00       	lddsp	r0,sp[0x180]
80002af8:	80 00       	ld.sh	r0,r0[0x0]
80002afa:	48 00       	lddpc	r0,80002af8 <INTC_init_interrupts+0x48>
80002afc:	80 00       	ld.sh	r0,r0[0x0]
80002afe:	2a 2c       	sub	r12,-94
80002b00:	80 00       	ld.sh	r0,r0[0x0]
80002b02:	47 04       	lddsp	r4,sp[0x1c0]

80002b04 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002b04:	fe 78 08 00 	mov	r8,-63488
80002b08:	e0 69 00 83 	mov	r9,131
80002b0c:	f2 0c 01 0c 	sub	r12,r9,r12
80002b10:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002b14:	f2 ca ff c0 	sub	r10,r9,-64
80002b18:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002b1c:	58 08       	cp.w	r8,0
80002b1e:	c0 21       	brne	80002b22 <_get_interrupt_handler+0x1e>
80002b20:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
80002b22:	f0 08 12 00 	clz	r8,r8
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002b26:	48 5a       	lddpc	r10,80002b38 <_get_interrupt_handler+0x34>
80002b28:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002b2c:	f0 08 11 1f 	rsub	r8,r8,31
80002b30:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002b32:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002b36:	5e fc       	retal	r12
80002b38:	80 00       	ld.sh	r0,r0[0x0]
80002b3a:	48 00       	lddpc	r0,80002b38 <_get_interrupt_handler+0x34>

80002b3c <pdca_get_handler>:
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];

	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
80002b3c:	30 e8       	mov	r8,14
80002b3e:	f0 0c 18 00 	cp.b	r12,r8
80002b42:	e0 88 00 03 	brls	80002b48 <pdca_get_handler+0xc>
80002b46:	5e fe       	retal	-1

volatile avr32_pdca_channel_t *pdca_get_handler(uint8_t pdca_ch_number)
{
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel
		= &AVR32_PDCA.channel[pdca_ch_number];
80002b48:	a7 6c       	lsl	r12,0x6
80002b4a:	e0 3c 00 00 	sub	r12,65536
	if (pdca_ch_number >= AVR32_PDCA_CHANNEL_LENGTH) {
		return (volatile avr32_pdca_channel_t *)PDCA_INVALID_ARGUMENT;
	}

	return pdca_channel;
}
80002b4e:	5e fc       	retal	r12

80002b50 <pdca_disable>:

	return (pdca_channel->sr & AVR32_PDCA_TEN_MASK) != 0;
}

void pdca_disable(uint8_t pdca_ch_number)
{
80002b50:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b52:	f0 1f 00 03 	mcall	80002b5c <pdca_disable+0xc>
			pdca_ch_number);

	/* Disable transfer */
	pdca_channel->cr = AVR32_PDCA_TDIS_MASK;
80002b56:	30 28       	mov	r8,2
80002b58:	99 58       	st.w	r12[0x14],r8
}
80002b5a:	d8 02       	popm	pc
80002b5c:	80 00       	ld.sh	r0,r0[0x0]
80002b5e:	2b 3c       	sub	r12,-77

80002b60 <pdca_enable>:

void pdca_enable(uint8_t pdca_ch_number)
{
80002b60:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b62:	f0 1f 00 03 	mcall	80002b6c <pdca_enable+0xc>
			pdca_ch_number);

	/* Enable transfer */
	pdca_channel->cr = AVR32_PDCA_TEN_MASK;
80002b66:	30 18       	mov	r8,1
80002b68:	99 58       	st.w	r12[0x14],r8
}
80002b6a:	d8 02       	popm	pc
80002b6c:	80 00       	ld.sh	r0,r0[0x0]
80002b6e:	2b 3c       	sub	r12,-77

80002b70 <pdca_enable_interrupt_transfer_complete>:

	cpu_irq_restore(flags);
}

void pdca_enable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002b70:	d4 01       	pushm	lr
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b72:	f0 1f 00 03 	mcall	80002b7c <pdca_enable_interrupt_transfer_complete+0xc>
			pdca_ch_number);

	pdca_channel->ier = AVR32_PDCA_TRC_MASK;
80002b76:	30 28       	mov	r8,2
80002b78:	99 88       	st.w	r12[0x20],r8
}
80002b7a:	d8 02       	popm	pc
80002b7c:	80 00       	ld.sh	r0,r0[0x0]
80002b7e:	2b 3c       	sub	r12,-77

80002b80 <pdca_disable_interrupt_reload_counter_zero>:

void pdca_disable_interrupt_reload_counter_zero(uint8_t pdca_ch_number)
{
80002b80:	d4 01       	pushm	lr
80002b82:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002b84:	f0 1f 00 08 	mcall	80002ba4 <pdca_disable_interrupt_reload_counter_zero+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002b88:	e1 b8 00 00 	mfsr	r8,0x0
80002b8c:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002b8e:	d3 03       	ssrf	0x10

	return flags;
80002b90:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_RCZ_MASK;
80002b92:	30 19       	mov	r9,1
80002b94:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002b96:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002b98:	e6 18 00 01 	andh	r8,0x1,COH
80002b9c:	c0 21       	brne	80002ba0 <pdca_disable_interrupt_reload_counter_zero+0x20>
      cpu_irq_enable();
80002b9e:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002ba0:	2f fd       	sub	sp,-4
80002ba2:	d8 02       	popm	pc
80002ba4:	80 00       	ld.sh	r0,r0[0x0]
80002ba6:	2b 3c       	sub	r12,-77

80002ba8 <pdca_disable_interrupt_transfer_complete>:

	pdca_channel->ier = AVR32_PDCA_TERR_MASK;
}

void pdca_disable_interrupt_transfer_complete(uint8_t pdca_ch_number)
{
80002ba8:	d4 01       	pushm	lr
80002baa:	20 1d       	sub	sp,4
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002bac:	f0 1f 00 08 	mcall	80002bcc <pdca_disable_interrupt_transfer_complete+0x24>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002bb0:	e1 b8 00 00 	mfsr	r8,0x0
80002bb4:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002bb6:	d3 03       	ssrf	0x10

	return flags;
80002bb8:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->idr = AVR32_PDCA_TRC_MASK;
80002bba:	30 29       	mov	r9,2
80002bbc:	99 99       	st.w	r12[0x24],r9
	pdca_channel->isr;
80002bbe:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002bc0:	e6 18 00 01 	andh	r8,0x1,COH
80002bc4:	c0 21       	brne	80002bc8 <pdca_disable_interrupt_transfer_complete+0x20>
      cpu_irq_enable();
80002bc6:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002bc8:	2f fd       	sub	sp,-4
80002bca:	d8 02       	popm	pc
80002bcc:	80 00       	ld.sh	r0,r0[0x0]
80002bce:	2b 3c       	sub	r12,-77

80002bd0 <pdca_load_channel>:
	return pdca_channel->tcr;
}

void pdca_load_channel(uint8_t pdca_ch_number, volatile void *addr,
		uint32_t size)
{
80002bd0:	eb cd 40 c0 	pushm	r6-r7,lr
80002bd4:	20 1d       	sub	sp,4
80002bd6:	16 96       	mov	r6,r11
80002bd8:	14 97       	mov	r7,r10
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002bda:	f0 1f 00 0b 	mcall	80002c04 <pdca_load_channel+0x34>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002bde:	e1 b8 00 00 	mfsr	r8,0x0
80002be2:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002be4:	d3 03       	ssrf	0x10

	return flags;
80002be6:	40 08       	lddsp	r8,sp[0x0]
			pdca_ch_number);

	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)addr;
80002be8:	99 06       	st.w	r12[0x0],r6
	pdca_channel->tcr = size;
80002bea:	99 27       	st.w	r12[0x8],r7
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002bec:	e0 69 01 00 	mov	r9,256
80002bf0:	99 59       	st.w	r12[0x14],r9
	pdca_channel->isr;
80002bf2:	78 b9       	ld.w	r9,r12[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002bf4:	e6 18 00 01 	andh	r8,0x1,COH
80002bf8:	c0 21       	brne	80002bfc <pdca_load_channel+0x2c>
      cpu_irq_enable();
80002bfa:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002bfc:	2f fd       	sub	sp,-4
80002bfe:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002c02:	00 00       	add	r0,r0
80002c04:	80 00       	ld.sh	r0,r0[0x0]
80002c06:	2b 3c       	sub	r12,-77

80002c08 <pdca_init_channel>:
	return pdca_channel;
}

uint32_t pdca_init_channel(uint8_t pdca_ch_number,
		const pdca_channel_options_t *opt)
{
80002c08:	eb cd 40 e0 	pushm	r5-r7,lr
80002c0c:	20 1d       	sub	sp,4
80002c0e:	18 95       	mov	r5,r12
80002c10:	16 96       	mov	r6,r11
	/* get the correct channel pointer */
	volatile avr32_pdca_channel_t *pdca_channel = pdca_get_handler(
80002c12:	f0 1f 00 13 	mcall	80002c5c <pdca_init_channel+0x54>
80002c16:	18 97       	mov	r7,r12
			pdca_ch_number);

	pdca_disable_interrupt_transfer_complete(pdca_ch_number); 
80002c18:	0a 9c       	mov	r12,r5
80002c1a:	f0 1f 00 12 	mcall	80002c60 <pdca_init_channel+0x58>
	pdca_disable_interrupt_reload_counter_zero(pdca_ch_number);
80002c1e:	0a 9c       	mov	r12,r5
80002c20:	f0 1f 00 11 	mcall	80002c64 <pdca_init_channel+0x5c>

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002c24:	e1 b8 00 00 	mfsr	r8,0x0
80002c28:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002c2a:	d3 03       	ssrf	0x10

	return flags;
80002c2c:	40 08       	lddsp	r8,sp[0x0]
	
	irqflags_t flags = cpu_irq_save();

	pdca_channel->mar = (uint32_t)opt->addr;
80002c2e:	6c 09       	ld.w	r9,r6[0x0]
80002c30:	8f 09       	st.w	r7[0x0],r9
	pdca_channel->tcr = opt->size;
80002c32:	6c 19       	ld.w	r9,r6[0x4]
80002c34:	8f 29       	st.w	r7[0x8],r9
	pdca_channel->psr = opt->pid;
80002c36:	6c 49       	ld.w	r9,r6[0x10]
80002c38:	8f 19       	st.w	r7[0x4],r9
	pdca_channel->marr = (uint32_t)opt->r_addr;
80002c3a:	6c 29       	ld.w	r9,r6[0x8]
80002c3c:	8f 39       	st.w	r7[0xc],r9
	pdca_channel->tcrr = opt->r_size;
80002c3e:	6c 39       	ld.w	r9,r6[0xc]
80002c40:	8f 49       	st.w	r7[0x10],r9
	pdca_channel->mr =
80002c42:	6c 59       	ld.w	r9,r6[0x14]
80002c44:	8f 69       	st.w	r7[0x18],r9
#if (AVR32_PDCA_H_VERSION >= 120)
			opt->etrig << AVR32_PDCA_ETRIG_OFFSET |
#endif
			opt->transfer_size << AVR32_PDCA_SIZE_OFFSET;
	pdca_channel->cr = AVR32_PDCA_ECLR_MASK;
80002c46:	e0 69 01 00 	mov	r9,256
80002c4a:	8f 59       	st.w	r7[0x14],r9
	pdca_channel->isr;
80002c4c:	6e b9       	ld.w	r9,r7[0x2c]
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002c4e:	e6 18 00 01 	andh	r8,0x1,COH
80002c52:	c0 21       	brne	80002c56 <pdca_init_channel+0x4e>
      cpu_irq_enable();
80002c54:	d5 03       	csrf	0x10
	
	cpu_irq_restore(flags);

	return PDCA_SUCCESS;
}
80002c56:	2f fd       	sub	sp,-4
80002c58:	e3 cf 80 e0 	ldm	sp++,r5-r7,pc,r12=0
80002c5c:	80 00       	ld.sh	r0,r0[0x0]
80002c5e:	2b 3c       	sub	r12,-77
80002c60:	80 00       	ld.sh	r0,r0[0x0]
80002c62:	2b a8       	sub	r8,-70
80002c64:	80 00       	ld.sh	r0,r0[0x0]
80002c66:	2b 80       	sub	r0,-72

80002c68 <pm_set_osc0_mode>:
 * \param mode Oscillator 0 mode (i.e. AVR32_PM_OSCCTRL0_MODE_x).
 */
static void pm_set_osc0_mode(volatile avr32_pm_t *pm, unsigned int mode)
{
  // Read
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002c68:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.mode = mode;
80002c6a:	f1 db d0 03 	bfins	r8,r11,0x0,0x3
  // Write
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002c6e:	99 a8       	st.w	r12[0x28],r8
}
80002c70:	5e fc       	retal	r12
80002c72:	d7 03       	nop

80002c74 <pm_enable_osc0_crystal>:
  pm_set_osc0_mode(pm, AVR32_PM_OSCCTRL0_MODE_EXT_CLOCK);
}


void pm_enable_osc0_crystal(volatile avr32_pm_t *pm, unsigned int fosc0)
{
80002c74:	d4 01       	pushm	lr
  pm_set_osc0_mode(pm, (fosc0 <  900000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G0 :
80002c76:	ec 5b bb 9f 	cp.w	r11,899999
80002c7a:	e0 8b 00 04 	brhi	80002c82 <pm_enable_osc0_crystal+0xe>
80002c7e:	30 4b       	mov	r11,4
80002c80:	c1 38       	rjmp	80002ca6 <pm_enable_osc0_crystal+0x32>
80002c82:	e0 68 c6 bf 	mov	r8,50879
80002c86:	ea 18 00 2d 	orh	r8,0x2d
80002c8a:	10 3b       	cp.w	r11,r8
80002c8c:	e0 8b 00 04 	brhi	80002c94 <pm_enable_osc0_crystal+0x20>
80002c90:	30 5b       	mov	r11,5
80002c92:	c0 a8       	rjmp	80002ca6 <pm_enable_osc0_crystal+0x32>
80002c94:	e0 68 12 00 	mov	r8,4608
80002c98:	ea 18 00 7a 	orh	r8,0x7a
80002c9c:	10 3b       	cp.w	r11,r8
80002c9e:	f9 bb 03 06 	movlo	r11,6
80002ca2:	f9 bb 02 07 	movhs	r11,7
80002ca6:	f0 1f 00 02 	mcall	80002cac <pm_enable_osc0_crystal+0x38>
                       (fosc0 < 3000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G1 :
                       (fosc0 < 8000000) ? AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G2 :
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}
80002caa:	d8 02       	popm	pc
80002cac:	80 00       	ld.sh	r0,r0[0x0]
80002cae:	2c 68       	sub	r8,-58

80002cb0 <pm_enable_clk0_no_wait>:


void pm_enable_clk0_no_wait(volatile avr32_pm_t *pm, unsigned int startup)
{
  // Read register
  u_avr32_pm_oscctrl0_t u_avr32_pm_oscctrl0 = {pm->oscctrl0};
80002cb0:	78 a8       	ld.w	r8,r12[0x28]
  // Modify
  u_avr32_pm_oscctrl0.OSCCTRL0.startup = startup;
80002cb2:	f1 db d1 03 	bfins	r8,r11,0x8,0x3
  // Write back
  pm->oscctrl0 = u_avr32_pm_oscctrl0.oscctrl0;
80002cb6:	99 a8       	st.w	r12[0x28],r8

  pm->mcctrl |= AVR32_PM_MCCTRL_OSC0EN_MASK;
80002cb8:	78 08       	ld.w	r8,r12[0x0]
80002cba:	a3 a8       	sbr	r8,0x2
80002cbc:	99 08       	st.w	r12[0x0],r8
}
80002cbe:	5e fc       	retal	r12

80002cc0 <pm_wait_for_clk0_ready>:


void pm_wait_for_clk0_ready(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_OSC0RDY_MASK));
80002cc0:	79 58       	ld.w	r8,r12[0x54]
80002cc2:	e2 18 00 80 	andl	r8,0x80,COH
80002cc6:	cf d0       	breq	80002cc0 <pm_wait_for_clk0_ready>
}
80002cc8:	5e fc       	retal	r12
80002cca:	d7 03       	nop

80002ccc <pm_enable_clk0>:
                                           AVR32_PM_OSCCTRL0_MODE_CRYSTAL_G3);
}


void pm_enable_clk0(volatile avr32_pm_t *pm, unsigned int startup)
{
80002ccc:	eb cd 40 80 	pushm	r7,lr
80002cd0:	18 97       	mov	r7,r12
  pm_enable_clk0_no_wait(pm, startup);
80002cd2:	f0 1f 00 04 	mcall	80002ce0 <pm_enable_clk0+0x14>
  pm_wait_for_clk0_ready(pm);
80002cd6:	0e 9c       	mov	r12,r7
80002cd8:	f0 1f 00 03 	mcall	80002ce4 <pm_enable_clk0+0x18>
}
80002cdc:	e3 cd 80 80 	ldm	sp++,r7,pc
80002ce0:	80 00       	ld.sh	r0,r0[0x0]
80002ce2:	2c b0       	sub	r0,-53
80002ce4:	80 00       	ld.sh	r0,r0[0x0]
80002ce6:	2c c0       	sub	r0,-52

80002ce8 <pm_cksel>:
              unsigned int pbasel,
              unsigned int pbbdiv,
              unsigned int pbbsel,
              unsigned int hsbdiv,
              unsigned int hsbsel)
{
80002ce8:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80002cec:	fa c4 ff f0 	sub	r4,sp,-16
  u_avr32_pm_cksel_t u_avr32_pm_cksel = {0};
80002cf0:	30 0e       	mov	lr,0

  u_avr32_pm_cksel.CKSEL.cpusel = hsbsel;
80002cf2:	09 f7       	ld.ub	r7,r4[0x7]
80002cf4:	ef d7 c0 03 	bfextu	r7,r7,0x0,0x3
80002cf8:	fd d7 d0 03 	bfins	lr,r7,0x0,0x3
  u_avr32_pm_cksel.CKSEL.cpudiv = hsbdiv;
80002cfc:	09 b4       	ld.ub	r4,r4[0x3]
80002cfe:	08 96       	mov	r6,r4
80002d00:	e9 d4 c0 01 	bfextu	r4,r4,0x0,0x1
80002d04:	fd d4 d0 e1 	bfins	lr,r4,0x7,0x1
  u_avr32_pm_cksel.CKSEL.hsbsel = hsbsel;
80002d08:	fd d7 d1 03 	bfins	lr,r7,0x8,0x3
  u_avr32_pm_cksel.CKSEL.hsbdiv = hsbdiv;
80002d0c:	fd d4 d1 e1 	bfins	lr,r4,0xf,0x1
  u_avr32_pm_cksel.CKSEL.pbasel = pbasel;
80002d10:	fd da d2 03 	bfins	lr,r10,0x10,0x3
  u_avr32_pm_cksel.CKSEL.pbadiv = pbadiv;
80002d14:	fd db d2 e1 	bfins	lr,r11,0x17,0x1
  u_avr32_pm_cksel.CKSEL.pbbsel = pbbsel;
80002d18:	fd d8 d3 03 	bfins	lr,r8,0x18,0x3
  u_avr32_pm_cksel.CKSEL.pbbdiv = pbbdiv;
80002d1c:	fd d9 d3 e1 	bfins	lr,r9,0x1f,0x1

  pm->cksel = u_avr32_pm_cksel.cksel;
80002d20:	99 1e       	st.w	r12[0x4],lr

  // Wait for ckrdy bit and then clear it
  while (!(pm->poscsr & AVR32_PM_POSCSR_CKRDY_MASK));
80002d22:	79 58       	ld.w	r8,r12[0x54]
80002d24:	e2 18 00 20 	andl	r8,0x20,COH
80002d28:	cf d0       	breq	80002d22 <pm_cksel+0x3a>
}
80002d2a:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc

80002d2e <pm_pll_setup>:
                  unsigned int pll,
                  unsigned int mul,
                  unsigned int div,
                  unsigned int osc,
                  unsigned int lockcount)
{
80002d2e:	eb cd 40 80 	pushm	r7,lr
80002d32:	40 27       	lddsp	r7,sp[0x8]
  u_avr32_pm_pll_t u_avr32_pm_pll = {0};
80002d34:	30 0e       	mov	lr,0

  u_avr32_pm_pll.PLL.pllosc   = osc;
80002d36:	fd d8 d0 21 	bfins	lr,r8,0x1,0x1
  u_avr32_pm_pll.PLL.plldiv   = div;
80002d3a:	fd d9 d1 04 	bfins	lr,r9,0x8,0x4
  u_avr32_pm_pll.PLL.pllmul   = mul;
80002d3e:	fd da d2 04 	bfins	lr,r10,0x10,0x4
  u_avr32_pm_pll.PLL.pllcount = lockcount;
80002d42:	fd d7 d3 06 	bfins	lr,r7,0x18,0x6

  pm->pll[pll] = u_avr32_pm_pll.pll;
80002d46:	2f 8b       	sub	r11,-8
80002d48:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002d4c:	e3 cd 80 80 	ldm	sp++,r7,pc

80002d50 <pm_pll_set_option>:
void pm_pll_set_option(volatile avr32_pm_t *pm,
                       unsigned int pll,
                       unsigned int pll_freq,
                       unsigned int pll_div2,
                       unsigned int pll_wbwdisable)
{
80002d50:	d4 01       	pushm	lr
  u_avr32_pm_pll_t u_avr32_pm_pll = {pm->pll[pll]};
80002d52:	2f 8b       	sub	r11,-8
80002d54:	f8 0b 03 2e 	ld.w	lr,r12[r11<<0x2]
  u_avr32_pm_pll.PLL.pllopt = pll_freq | (pll_div2 << 1) | (pll_wbwdisable << 2);
80002d58:	f5 e9 10 19 	or	r9,r10,r9<<0x1
80002d5c:	f3 e8 10 28 	or	r8,r9,r8<<0x2
80002d60:	fd d8 d0 43 	bfins	lr,r8,0x2,0x3
  pm->pll[pll] = u_avr32_pm_pll.pll;
80002d64:	f8 0b 09 2e 	st.w	r12[r11<<0x2],lr
}
80002d68:	d8 02       	popm	pc

80002d6a <pm_pll_enable>:


void pm_pll_enable(volatile avr32_pm_t *pm,
                  unsigned int pll)
{
  pm->pll[pll] |= AVR32_PM_PLLEN_MASK;
80002d6a:	2f 8b       	sub	r11,-8
80002d6c:	f8 0b 03 28 	ld.w	r8,r12[r11<<0x2]
80002d70:	a1 a8       	sbr	r8,0x0
80002d72:	f8 0b 09 28 	st.w	r12[r11<<0x2],r8
}
80002d76:	5e fc       	retal	r12

80002d78 <pm_wait_for_pll0_locked>:
}


void pm_wait_for_pll0_locked(volatile avr32_pm_t *pm)
{
  while (!(pm->poscsr & AVR32_PM_POSCSR_LOCK0_MASK));
80002d78:	79 58       	ld.w	r8,r12[0x54]
80002d7a:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
80002d7e:	cf d0       	breq	80002d78 <pm_wait_for_pll0_locked>
}
80002d80:	5e fc       	retal	r12

80002d82 <pm_switch_to_clock>:


void pm_switch_to_clock(volatile avr32_pm_t *pm, unsigned long clock)
{
  // Read
  u_avr32_pm_mcctrl_t u_avr32_pm_mcctrl = {pm->mcctrl};
80002d82:	78 08       	ld.w	r8,r12[0x0]
  // Modify
  u_avr32_pm_mcctrl.MCCTRL.mcsel = clock;
80002d84:	f1 db d0 02 	bfins	r8,r11,0x0,0x2
  // Write back
  pm->mcctrl = u_avr32_pm_mcctrl.mcctrl;
80002d88:	99 08       	st.w	r12[0x0],r8
}
80002d8a:	5e fc       	retal	r12

80002d8c <pm_switch_to_osc0>:


void pm_switch_to_osc0(volatile avr32_pm_t *pm, unsigned int fosc0, unsigned int startup)
{
80002d8c:	eb cd 40 c0 	pushm	r6-r7,lr
80002d90:	18 97       	mov	r7,r12
80002d92:	14 96       	mov	r6,r10
  pm_enable_osc0_crystal(pm, fosc0);            // Enable the Osc0 in crystal mode
80002d94:	f0 1f 00 06 	mcall	80002dac <pm_switch_to_osc0+0x20>
  pm_enable_clk0(pm, startup);                  // Crystal startup time - This parameter is critical and depends on the characteristics of the crystal
80002d98:	0c 9b       	mov	r11,r6
80002d9a:	0e 9c       	mov	r12,r7
80002d9c:	f0 1f 00 05 	mcall	80002db0 <pm_switch_to_osc0+0x24>
  pm_switch_to_clock(pm, AVR32_PM_MCSEL_OSC0);  // Then switch main clock to Osc0
80002da0:	30 1b       	mov	r11,1
80002da2:	0e 9c       	mov	r12,r7
80002da4:	f0 1f 00 04 	mcall	80002db4 <pm_switch_to_osc0+0x28>
}
80002da8:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002dac:	80 00       	ld.sh	r0,r0[0x0]
80002dae:	2c 74       	sub	r4,-57
80002db0:	80 00       	ld.sh	r0,r0[0x0]
80002db2:	2c cc       	sub	r12,-52
80002db4:	80 00       	ld.sh	r0,r0[0x0]
80002db6:	2d 82       	sub	r2,-40

80002db8 <pwm_channel_init>:

int pwm_channel_init( unsigned int channel_id, const avr32_pwm_channel_t *pwm_channel)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;

  if (pwm_channel == 0) // Null pointer.
80002db8:	58 0b       	cp.w	r11,0
80002dba:	c1 90       	breq	80002dec <pwm_channel_init+0x34>
    return PWM_INVALID_ARGUMENT;
  if (channel_id > AVR32_PWM_LINES_MSB) // Control input values.
80002dbc:	58 6c       	cp.w	r12,6
80002dbe:	e0 8b 00 17 	brhi	80002dec <pwm_channel_init+0x34>
    return PWM_INVALID_INPUT;

  pwm->channel[channel_id].cmr= pwm_channel->cmr;   // Channel mode.
80002dc2:	76 0a       	ld.w	r10,r11[0x0]
80002dc4:	fe 78 30 00 	mov	r8,-53248
80002dc8:	f8 c9 ff f0 	sub	r9,r12,-16
80002dcc:	a5 79       	lsl	r9,0x5
80002dce:	f0 09 00 09 	add	r9,r8,r9
80002dd2:	93 0a       	st.w	r9[0x0],r10
  pwm->channel[channel_id].cdty= pwm_channel->cdty; // Duty cycle, should be < CPRD.
80002dd4:	76 19       	ld.w	r9,r11[0x4]
80002dd6:	a5 7c       	lsl	r12,0x5
80002dd8:	f0 0c 00 0c 	add	r12,r8,r12
80002ddc:	f8 c8 fd fc 	sub	r8,r12,-516
80002de0:	91 09       	st.w	r8[0x0],r9
  pwm->channel[channel_id].cprd= pwm_channel->cprd; // Channel period.
80002de2:	76 28       	ld.w	r8,r11[0x8]
80002de4:	f8 cc fd f8 	sub	r12,r12,-520
80002de8:	99 08       	st.w	r12[0x0],r8
80002dea:	5e fd       	retal	0

  return PWM_SUCCESS;
80002dec:	5e ff       	retal	1

80002dee <pwm_start_channels>:
}


int pwm_start_channels(unsigned long channels_bitmask)
{
  if (channels_bitmask & ~((1 << (AVR32_PWM_LINES_MSB + 1)) - 1))
80002dee:	18 98       	mov	r8,r12
80002df0:	e0 18 ff 80 	andl	r8,0xff80
80002df4:	c0 20       	breq	80002df8 <pwm_start_channels+0xa>
80002df6:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  AVR32_PWM.ena = channels_bitmask; // Enable channels.
80002df8:	fe 78 30 00 	mov	r8,-53248
80002dfc:	91 1c       	st.w	r8[0x4],r12
80002dfe:	5e fd       	retal	0

80002e00 <pwm_init>:


int pwm_init(const pwm_opt_t *opt)
{
  volatile avr32_pwm_t *pwm = &AVR32_PWM;
  bool global_interrupt_enabled = Is_global_interrupt_enabled();
80002e00:	e1 b8 00 00 	mfsr	r8,0x0

  if (opt == 0 ) // Null pointer.
80002e04:	58 0c       	cp.w	r12,0
80002e06:	c0 21       	brne	80002e0a <pwm_init+0xa>
80002e08:	5e ff       	retal	1
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
80002e0a:	e6 18 00 01 	andh	r8,0x1,COH
80002e0e:	c0 91       	brne	80002e20 <pwm_init+0x20>
80002e10:	d3 03       	ssrf	0x10
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002e12:	fe 78 30 00 	mov	r8,-53248
80002e16:	37 f9       	mov	r9,127
80002e18:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002e1a:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();
80002e1c:	d5 03       	csrf	0x10
80002e1e:	c0 68       	rjmp	80002e2a <pwm_init+0x2a>
  if (opt == 0 ) // Null pointer.
    return PWM_INVALID_INPUT;

  // Disable interrupt.
  if (global_interrupt_enabled) Disable_global_interrupt();
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
80002e20:	fe 78 30 00 	mov	r8,-53248
80002e24:	37 f9       	mov	r9,127
80002e26:	91 59       	st.w	r8[0x14],r9
  pwm->isr;
80002e28:	70 78       	ld.w	r8,r8[0x1c]
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
    ((opt->diva)<<AVR32_PWM_DIVA_OFFSET) |
80002e2a:	78 08       	ld.w	r8,r12[0x0]
80002e2c:	78 39       	ld.w	r9,r12[0xc]
80002e2e:	a9 69       	lsl	r9,0x8
80002e30:	f3 e8 11 09 	or	r9,r9,r8<<0x10
80002e34:	78 18       	ld.w	r8,r12[0x4]
80002e36:	10 49       	or	r9,r8
80002e38:	78 28       	ld.w	r8,r12[0x8]
80002e3a:	f3 e8 11 89 	or	r9,r9,r8<<0x18
  pwm->idr = ((1 << (AVR32_PWM_LINES_MSB + 1)) - 1) << AVR32_PWM_IDR_CHID0_OFFSET;
  pwm->isr;
  if (global_interrupt_enabled) Enable_global_interrupt();

  // Set PWM mode register.
  pwm->mr =
80002e3e:	fe 78 30 00 	mov	r8,-53248
80002e42:	91 09       	st.w	r8[0x0],r9
80002e44:	5e fd       	retal	0

80002e46 <getBaudDiv>:
xSemaphoreHandle xSPIMutex;
#endif

int16_t getBaudDiv(const uint32_t baudrate, uint32_t pb_hz)
{
	uint32_t baudDiv = div_ceil(pb_hz, baudrate);
80002e46:	f8 c8 00 01 	sub	r8,r12,1
80002e4a:	f0 0b 00 0b 	add	r11,r8,r11
80002e4e:	f6 0c 0d 0a 	divu	r10,r11,r12
80002e52:	14 9c       	mov	r12,r10

	if (baudDiv <= 0 || baudDiv > 255) {
80002e54:	f4 c8 00 01 	sub	r8,r10,1
80002e58:	e0 48 00 fe 	cp.w	r8,254
80002e5c:	e0 88 00 03 	brls	80002e62 <getBaudDiv+0x1c>
80002e60:	5e fe       	retal	-1
		return -1;
	}

	return baudDiv;
80002e62:	5c 8c       	casts.h	r12
}
80002e64:	5e fc       	retal	r12

80002e66 <spi_initMaster>:
spi_status_t spi_initMaster(volatile avr32_spi_t *spi,
		const spi_options_t *options)
{
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (options->modfdis > 1) {
80002e66:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002e6a:	30 18       	mov	r8,1
80002e6c:	f0 09 18 00 	cp.b	r9,r8
80002e70:	e0 88 00 04 	brls	80002e78 <spi_initMaster+0x12>
80002e74:	30 2c       	mov	r12,2
80002e76:	5e fc       	retal	r12
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
80002e78:	e0 68 00 80 	mov	r8,128
80002e7c:	99 08       	st.w	r12[0x0],r8

	/* Master Mode. */
	u_avr32_spi_mr.mr = spi->mr;
80002e7e:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.mstr = 1;
80002e80:	30 19       	mov	r9,1
80002e82:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_mr.MR.modfdis = options->modfdis;
80002e86:	f7 39 00 0d 	ld.ub	r9,r11[13]
80002e8a:	f1 d9 d0 81 	bfins	r8,r9,0x4,0x1
	u_avr32_spi_mr.MR.llb = 0;
80002e8e:	30 09       	mov	r9,0
80002e90:	f1 d9 d0 e1 	bfins	r8,r9,0x7,0x1
	u_avr32_spi_mr.MR.pcs = (1 << AVR32_SPI_MR_PCS_SIZE) - 1;
80002e94:	30 fa       	mov	r10,15
80002e96:	f1 da d2 04 	bfins	r8,r10,0x10,0x4
	spi->mr = u_avr32_spi_mr.mr;
80002e9a:	99 18       	st.w	r12[0x4],r8
80002e9c:	5e f9       	retal	r9

80002e9e <spi_selectionMode>:

spi_status_t spi_selectionMode(volatile avr32_spi_t *spi,
		uint8_t variable_ps,
		uint8_t pcs_decode,
		uint8_t delay)
{
80002e9e:	d4 01       	pushm	lr
	u_avr32_spi_mr_t u_avr32_spi_mr;

	if (variable_ps > 1 ||
80002ea0:	30 18       	mov	r8,1
80002ea2:	f0 0b 18 00 	cp.b	r11,r8
80002ea6:	5f be       	srhi	lr
80002ea8:	f0 0a 18 00 	cp.b	r10,r8
80002eac:	5f b8       	srhi	r8
80002eae:	fd e8 10 08 	or	r8,lr,r8
80002eb2:	c0 30       	breq	80002eb8 <spi_selectionMode+0x1a>
80002eb4:	30 2c       	mov	r12,2
80002eb6:	d8 02       	popm	pc
			pcs_decode > 1) {
		return SPI_ERROR_ARGUMENT;
	}

	u_avr32_spi_mr.mr = spi->mr;
80002eb8:	78 18       	ld.w	r8,r12[0x4]
	u_avr32_spi_mr.MR.ps = variable_ps;
80002eba:	f1 db d0 21 	bfins	r8,r11,0x1,0x1
	u_avr32_spi_mr.MR.pcsdec = pcs_decode;
80002ebe:	f1 da d0 41 	bfins	r8,r10,0x2,0x1
	u_avr32_spi_mr.MR.dlybcs = delay;
80002ec2:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	spi->mr = u_avr32_spi_mr.mr;
80002ec6:	99 18       	st.w	r12[0x4],r8
80002ec8:	d8 0a       	popm	pc,r12=0

80002eca <spi_selectChip>:
	while (pdFALSE == xSemaphoreTake(xSPIMutex, 20)) {
	}
#endif

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002eca:	78 18       	ld.w	r8,r12[0x4]
80002ecc:	ea 18 00 0f 	orh	r8,0xf
80002ed0:	99 18       	st.w	r12[0x4],r8

	if (spi->mr & AVR32_SPI_MR_PCSDEC_MASK) {
80002ed2:	78 18       	ld.w	r8,r12[0x4]
80002ed4:	e2 18 00 04 	andl	r8,0x4,COH
80002ed8:	c0 f0       	breq	80002ef6 <spi_selectChip+0x2c>
		/* The signal is decoded; allow up to 15 chips. */
		if (chip > 14) {
80002eda:	30 e8       	mov	r8,14
80002edc:	f0 0b 18 00 	cp.b	r11,r8
80002ee0:	e0 8b 00 19 	brhi	80002f12 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~AVR32_SPI_MR_PCS_MASK |
80002ee4:	78 18       	ld.w	r8,r12[0x4]
80002ee6:	b1 6b       	lsl	r11,0x10
80002ee8:	ea 1b ff f0 	orh	r11,0xfff0
80002eec:	e8 1b ff ff 	orl	r11,0xffff
80002ef0:	10 6b       	and	r11,r8
80002ef2:	99 1b       	st.w	r12[0x4],r11
80002ef4:	5e fd       	retal	0
				(chip << AVR32_SPI_MR_PCS_OFFSET);
	} else {
		if (chip > 3) {
80002ef6:	30 38       	mov	r8,3
80002ef8:	f0 0b 18 00 	cp.b	r11,r8
80002efc:	e0 8b 00 0b 	brhi	80002f12 <spi_selectChip+0x48>
			return SPI_ERROR_ARGUMENT;
		}

		spi->mr &= ~(1 << (AVR32_SPI_MR_PCS_OFFSET + chip));
80002f00:	78 18       	ld.w	r8,r12[0x4]
80002f02:	2f 0b       	sub	r11,-16
80002f04:	30 19       	mov	r9,1
80002f06:	f2 0b 09 4b 	lsl	r11,r9,r11
80002f0a:	5c db       	com	r11
80002f0c:	10 6b       	and	r11,r8
80002f0e:	99 1b       	st.w	r12[0x4],r11
80002f10:	5e fd       	retal	0
80002f12:	30 2c       	mov	r12,2
	}

	return SPI_OK;
}
80002f14:	5e fc       	retal	r12

80002f16 <spi_unselectChip>:

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
80002f16:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002f1a:	c0 58       	rjmp	80002f24 <spi_unselectChip+0xe>
		if (!timeout--) {
80002f1c:	58 08       	cp.w	r8,0
80002f1e:	c0 21       	brne	80002f22 <spi_unselectChip+0xc>
80002f20:	5e ff       	retal	1
80002f22:	20 18       	sub	r8,1

spi_status_t spi_unselectChip(volatile avr32_spi_t *spi, uint8_t chip)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TXEMPTY_MASK)) {
80002f24:	78 49       	ld.w	r9,r12[0x10]
80002f26:	e2 19 02 00 	andl	r9,0x200,COH
80002f2a:	cf 90       	breq	80002f1c <spi_unselectChip+0x6>
			return SPI_ERROR_TIMEOUT;
		}
	}

	/* Assert all lines; no peripheral is selected. */
	spi->mr |= AVR32_SPI_MR_PCS_MASK;
80002f2c:	78 18       	ld.w	r8,r12[0x4]
80002f2e:	ea 18 00 0f 	orh	r8,0xf
80002f32:	99 18       	st.w	r12[0x4],r8

	/* Last transfer, so de-assert the current NPCS if CSAAT is set. */
	spi->cr = AVR32_SPI_CR_LASTXFER_MASK;
80002f34:	fc 18 01 00 	movh	r8,0x100
80002f38:	99 08       	st.w	r12[0x0],r8
80002f3a:	5e fd       	retal	0

80002f3c <spi_setupChipReg>:
}

spi_status_t spi_setupChipReg(volatile avr32_spi_t *spi,
		const spi_options_t *options,
		uint32_t pb_hz)
{
80002f3c:	eb cd 40 f8 	pushm	r3-r7,lr
80002f40:	18 95       	mov	r5,r12
80002f42:	16 97       	mov	r7,r11
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002f44:	f7 36 00 0c 	ld.ub	r6,r11[12]
80002f48:	30 38       	mov	r8,3
80002f4a:	f0 06 18 00 	cp.b	r6,r8
80002f4e:	e0 8b 00 4d 	brhi	80002fe8 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
80002f52:	f7 34 00 0b 	ld.ub	r4,r11[11]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002f56:	30 18       	mov	r8,1
80002f58:	f0 04 18 00 	cp.b	r4,r8
80002f5c:	e0 8b 00 46 	brhi	80002fe8 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
80002f60:	f7 33 00 08 	ld.ub	r3,r11[8]
		const spi_options_t *options,
		uint32_t pb_hz)
{
	u_avr32_spi_csr_t u_avr32_spi_csr;

	if (options->spi_mode > 3 ||
80002f64:	30 78       	mov	r8,7
80002f66:	f0 03 18 00 	cp.b	r3,r8
80002f6a:	e0 88 00 3f 	brls	80002fe8 <spi_setupChipReg+0xac>
80002f6e:	31 08       	mov	r8,16
80002f70:	f0 03 18 00 	cp.b	r3,r8
80002f74:	e0 8b 00 3a 	brhi	80002fe8 <spi_setupChipReg+0xac>
			options->stay_act > 1 ||
			options->bits < 8 || options->bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	int baudDiv = getBaudDiv(options->baudrate, pb_hz);
80002f78:	14 9b       	mov	r11,r10
80002f7a:	6e 1c       	ld.w	r12,r7[0x4]
80002f7c:	f0 1f 00 1d 	mcall	80002ff0 <spi_setupChipReg+0xb4>

	if (baudDiv < 0) {
80002f80:	c3 45       	brlt	80002fe8 <spi_setupChipReg+0xac>
		return SPI_ERROR_ARGUMENT;
	}

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	u_avr32_spi_csr.csr = 0;
80002f82:	30 08       	mov	r8,0
	u_avr32_spi_csr.CSR.cpol   = options->spi_mode >> 1;
80002f84:	ec 09 16 01 	lsr	r9,r6,0x1
80002f88:	f1 d9 d0 01 	bfins	r8,r9,0x0,0x1
	u_avr32_spi_csr.CSR.ncpha  = (options->spi_mode & 0x1) ^ 0x1;
80002f8c:	ec 16 00 01 	eorl	r6,0x1
80002f90:	f1 d6 d0 21 	bfins	r8,r6,0x1,0x1
	u_avr32_spi_csr.CSR.csaat  = options->stay_act;
80002f94:	f1 d4 d0 61 	bfins	r8,r4,0x3,0x1
	u_avr32_spi_csr.CSR.bits   = options->bits - 8;
80002f98:	20 83       	sub	r3,8
80002f9a:	f1 d3 d0 84 	bfins	r8,r3,0x4,0x4
	u_avr32_spi_csr.CSR.scbr   = baudDiv;
80002f9e:	f1 dc d1 08 	bfins	r8,r12,0x8,0x8
	u_avr32_spi_csr.CSR.dlybs  = options->spck_delay;
80002fa2:	ef 39 00 09 	ld.ub	r9,r7[9]
80002fa6:	f1 d9 d2 08 	bfins	r8,r9,0x10,0x8
	u_avr32_spi_csr.CSR.dlybct = options->trans_delay;
80002faa:	ef 39 00 0a 	ld.ub	r9,r7[10]
80002fae:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8

	switch (options->reg) {
80002fb2:	0f 89       	ld.ub	r9,r7[0x0]
80002fb4:	30 1a       	mov	r10,1
80002fb6:	f4 09 18 00 	cp.b	r9,r10
80002fba:	c0 e0       	breq	80002fd6 <spi_setupChipReg+0x9a>
80002fbc:	c0 a3       	brcs	80002fd0 <spi_setupChipReg+0x94>
80002fbe:	30 2a       	mov	r10,2
80002fc0:	f4 09 18 00 	cp.b	r9,r10
80002fc4:	c0 c0       	breq	80002fdc <spi_setupChipReg+0xa0>
80002fc6:	30 3a       	mov	r10,3
80002fc8:	f4 09 18 00 	cp.b	r9,r10
80002fcc:	c0 e1       	brne	80002fe8 <spi_setupChipReg+0xac>
80002fce:	c0 a8       	rjmp	80002fe2 <spi_setupChipReg+0xa6>
	case 0:
		spi->csr0 = u_avr32_spi_csr.csr;
80002fd0:	8b c8       	st.w	r5[0x30],r8
80002fd2:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 1:
		spi->csr1 = u_avr32_spi_csr.csr;
80002fd6:	8b d8       	st.w	r5[0x34],r8
80002fd8:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 2:
		spi->csr2 = u_avr32_spi_csr.csr;
80002fdc:	8b e8       	st.w	r5[0x38],r8
80002fde:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;

	case 3:
		spi->csr3 = u_avr32_spi_csr.csr;
80002fe2:	8b f8       	st.w	r5[0x3c],r8
80002fe4:	e3 cf 80 f8 	ldm	sp++,r3-r7,pc,r12=0
		break;
80002fe8:	30 2c       	mov	r12,2
		}
	}
#endif

	return SPI_OK;
}
80002fea:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80002fee:	00 00       	add	r0,r0
80002ff0:	80 00       	ld.sh	r0,r0[0x0]
80002ff2:	2e 46       	sub	r6,-28

80002ff4 <spi_enable>:

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
80002ff4:	30 18       	mov	r8,1
80002ff6:	99 08       	st.w	r12[0x0],r8
}
80002ff8:	5e fc       	retal	r12

80002ffa <spi_write>:
{
	return ((spi->sr & AVR32_SPI_SR_TDRE_MASK) != 0);
}

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
80002ffa:	e0 68 3a 98 	mov	r8,15000
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80002ffe:	c0 58       	rjmp	80003008 <spi_write+0xe>
		if (!timeout--) {
80003000:	58 08       	cp.w	r8,0
80003002:	c0 21       	brne	80003006 <spi_write+0xc>
80003004:	5e ff       	retal	1
80003006:	20 18       	sub	r8,1

spi_status_t spi_write(volatile avr32_spi_t *spi, uint16_t data)
{
	uint32_t timeout = SPI_TIMEOUT;

	while (!(spi->sr & AVR32_SPI_SR_TDRE_MASK)) {
80003008:	78 49       	ld.w	r9,r12[0x10]
8000300a:	e2 19 00 02 	andl	r9,0x2,COH
8000300e:	cf 90       	breq	80003000 <spi_write+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	spi->tdr = data << AVR32_SPI_TDR_TD_OFFSET;
80003010:	5c 7b       	castu.h	r11
80003012:	99 3b       	st.w	r12[0xc],r11
80003014:	5e fd       	retal	0

80003016 <spi_read>:
{
	return ((spi->sr & AVR32_SPI_SR_RDRF_MASK) != 0);
}

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
80003016:	e0 68 3a 98 	mov	r8,15000
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
8000301a:	c0 58       	rjmp	80003024 <spi_read+0xe>
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) !=
			(AVR32_SPI_SR_RDRF_MASK | AVR32_SPI_SR_TXEMPTY_MASK)) {
		if (!timeout--) {
8000301c:	58 08       	cp.w	r8,0
8000301e:	c0 21       	brne	80003022 <spi_read+0xc>
80003020:	5e ff       	retal	1
80003022:	20 18       	sub	r8,1

spi_status_t spi_read(volatile avr32_spi_t *spi, uint16_t *data)
{
	unsigned int timeout = SPI_TIMEOUT;

	while ((spi->sr &
80003024:	78 49       	ld.w	r9,r12[0x10]
80003026:	e2 19 02 01 	andl	r9,0x201,COH
8000302a:	e0 49 02 01 	cp.w	r9,513
8000302e:	cf 71       	brne	8000301c <spi_read+0x6>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

	*data = spi->rdr >> AVR32_SPI_RDR_RD_OFFSET;
80003030:	78 28       	ld.w	r8,r12[0x8]
80003032:	b6 08       	st.h	r11[0x0],r8
80003034:	5e fd       	retal	0
80003036:	d7 03       	nop

80003038 <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80003038:	e0 7d 00 00 	mov	sp,65536

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
8000303c:	fe c0 ea 3c 	sub	r0,pc,-5572

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80003040:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80003044:	d5 53       	csrf	0x15
  cp      r0, r1
80003046:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80003048:	e0 61 02 18 	mov	r1,536
  lda.w   r2, _data_lma
idata_load_loop:
  ld.d    r4, r2++
8000304c:	02 30       	cp.w	r0,r1
  st.d    r0++, r4
8000304e:	c0 72       	brcc	8000305c <idata_load_loop_end>
  cp      r0, r1
80003050:	fe c2 b5 48 	sub	r2,pc,-19128

80003054 <idata_load_loop>:
  brlo    idata_load_loop
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80003054:	a5 05       	ld.d	r4,r2++
  lda.w   r1, _end
80003056:	a1 24       	st.d	r0++,r4
  cp      r0, r1
80003058:	02 30       	cp.w	r0,r1
  brhs    udata_clear_loop_end
8000305a:	cf d3       	brcs	80003054 <idata_load_loop>

8000305c <idata_load_loop_end>:
  mov     r2, 0
8000305c:	e0 60 02 18 	mov	r0,536
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80003060:	e0 61 15 e8 	mov	r1,5608
  cp      r0, r1
  brlo    udata_clear_loop
80003064:	02 30       	cp.w	r0,r1
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80003066:	c0 62       	brcc	80003072 <udata_clear_loop_end>
80003068:	30 02       	mov	r2,0
8000306a:	30 03       	mov	r3,0

8000306c <udata_clear_loop>:
8000306c:	a1 22       	st.d	r0++,r2
8000306e:	02 30       	cp.w	r0,r1
80003070:	cf e3       	brcs	8000306c <udata_clear_loop>

80003072 <udata_clear_loop_end>:
80003072:	fe cf ed 96 	sub	pc,pc,-4714
80003076:	d7 03       	nop

80003078 <gfx_BeginNewTerminal>:
			}
		}
	}
}

void gfx_BeginNewTerminal(Vector2 topLeft){
80003078:	eb cd 00 10 	pushm	r4
8000307c:	fa c4 ff fc 	sub	r4,sp,-4
80003080:	88 09       	ld.sh	r9,r4[0x0]
	newLinePosition = topLeft;
80003082:	48 48       	lddpc	r8,80003090 <gfx_BeginNewTerminal+0x18>
80003084:	09 aa       	ld.ub	r10,r4[0x2]
80003086:	b0 aa       	st.b	r8[0x2],r10
80003088:	b0 09       	st.h	r8[0x0],r9
}
8000308a:	e3 cd 00 10 	ldm	sp++,r4
8000308e:	5e fc       	retal	r12
80003090:	00 00       	add	r0,r0
80003092:	03 10       	ld.sh	r0,r1++

80003094 <gfx_Label>:
void gfx_FillScreen(Color color){


}

void gfx_Label(Vector2 position, char *content, uint8_t contentSize,TextSize textSize, Color color){
80003094:	d4 31       	pushm	r0-r7,lr
80003096:	20 cd       	sub	sp,48
80003098:	fa c1 ff ac 	sub	r1,sp,-84
8000309c:	18 90       	mov	r0,r12
8000309e:	50 7b       	stdsp	sp[0x1c],r11
800030a0:	50 0a       	stdsp	sp[0x0],r10
	if(*content == '\0' || contentSize == 0)
800030a2:	19 89       	ld.ub	r9,r12[0x0]
800030a4:	30 08       	mov	r8,0
800030a6:	f0 09 18 00 	cp.b	r9,r8
800030aa:	5f 09       	sreq	r9
800030ac:	f0 0b 18 00 	cp.b	r11,r8
800030b0:	5f 0a       	sreq	r10
800030b2:	f3 ea 10 0a 	or	r10,r9,r10
800030b6:	f0 0a 18 00 	cp.b	r10,r8
800030ba:	e0 81 00 a3 	brne	80003200 <gfx_Label+0x16c>
		return;
	Vector2 fontSize = {8,8};
	if(textSize == Medium){
800030be:	40 0a       	lddsp	r10,sp[0x0]
800030c0:	58 1a       	cp.w	r10,1
800030c2:	f9 b8 00 14 	moveq	r8,20
800030c6:	fb f8 0a 02 	st.weq	sp[0x8],r8
800030ca:	f9 b2 00 10 	moveq	r2,16
800030ce:	f9 b2 01 08 	movne	r2,8
800030d2:	58 12       	cp.w	r2,1
800030d4:	fb f2 1a 02 	st.wne	sp[0x8],r2
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
800030d8:	40 78       	lddsp	r8,sp[0x1c]
800030da:	58 08       	cp.w	r8,0
800030dc:	e0 80 00 92 	breq	80003200 <gfx_Label+0x16c>
		if(*content == '\0')
800030e0:	58 09       	cp.w	r9,0
800030e2:	e0 81 00 8f 	brne	80003200 <gfx_Label+0x16c>
800030e6:	30 8a       	mov	r10,8
800030e8:	50 5a       	stdsp	sp[0x14],r10
800030ea:	31 09       	mov	r9,16
800030ec:	50 39       	stdsp	sp[0xc],r9
800030ee:	30 08       	mov	r8,0
800030f0:	50 68       	stdsp	sp[0x18],r8
800030f2:	c0 f8       	rjmp	80003110 <gfx_Label+0x7c>
	if(textSize == Medium){
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
800030f4:	2f f0       	sub	r0,-1
800030f6:	40 38       	lddsp	r8,sp[0xc]
800030f8:	2f 28       	sub	r8,-14
800030fa:	5c 88       	casts.h	r8
800030fc:	50 38       	stdsp	sp[0xc],r8
800030fe:	40 58       	lddsp	r8,sp[0x14]
80003100:	2f 68       	sub	r8,-10
80003102:	5c 88       	casts.h	r8
80003104:	50 58       	stdsp	sp[0x14],r8
		if(*content == '\0')
80003106:	01 89       	ld.ub	r9,r0[0x0]
80003108:	30 08       	mov	r8,0
8000310a:	f0 09 18 00 	cp.b	r9,r8
8000310e:	c7 90       	breq	80003200 <gfx_Label+0x16c>
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
80003110:	40 2a       	lddsp	r10,sp[0x8]
80003112:	58 0a       	cp.w	r10,0
80003114:	c6 d0       	breq	800031ee <gfx_Label+0x15a>
80003116:	30 03       	mov	r3,0
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
80003118:	40 59       	lddsp	r9,sp[0x14]
8000311a:	5c 89       	casts.h	r9
8000311c:	50 49       	stdsp	sp[0x10],r9
8000311e:	c5 a8       	rjmp	800031d2 <gfx_Label+0x13e>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
				}
				mask <<= 1;
80003120:	a1 74       	lsl	r4,0x1
80003122:	5c 84       	casts.h	r4
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
				if(textSize == Medium){
80003124:	40 08       	lddsp	r8,sp[0x0]
80003126:	58 18       	cp.w	r8,1
80003128:	c2 61       	brne	80003174 <gfx_Label+0xe0>
					if(FONT16x12[*content - 31][x] & mask)
8000312a:	01 88       	ld.ub	r8,r0[0x0]
8000312c:	f0 08 00 28 	add	r8,r8,r8<<0x2
80003130:	e6 08 00 28 	add	r8,r3,r8<<0x2
80003134:	f0 c8 02 6c 	sub	r8,r8,620
80003138:	4b 3a       	lddpc	r10,80003204 <gfx_Label+0x170>
8000313a:	f4 08 04 18 	ld.sh	r8,r10[r8<<0x1]
8000313e:	e9 e8 00 08 	and	r8,r4,r8
80003142:	30 09       	mov	r9,0
80003144:	f2 08 19 00 	cp.h	r8,r9
80003148:	c3 60       	breq	800031b4 <gfx_Label+0x120>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
8000314a:	fb 55 00 20 	st.h	sp[32],r5
8000314e:	1b f8       	ld.ub	r8,sp[0x7]
80003150:	fb 68 00 22 	st.b	sp[34],r8
80003154:	40 88       	lddsp	r8,sp[0x20]
80003156:	1a d8       	st.w	--sp,r8
80003158:	62 08       	ld.w	r8,r1[0x0]
8000315a:	1a d8       	st.w	--sp,r8
8000315c:	fa cc ff d4 	sub	r12,sp,-44
80003160:	f0 1f 00 2a 	mcall	80003208 <gfx_Label+0x174>
80003164:	62 18       	ld.w	r8,r1[0x4]
80003166:	1a d8       	st.w	--sp,r8
80003168:	40 c8       	lddsp	r8,sp[0x30]
8000316a:	1a d8       	st.w	--sp,r8
8000316c:	f0 1f 00 28 	mcall	8000320c <gfx_Label+0x178>
80003170:	2f cd       	sub	sp,-16
80003172:	c2 18       	rjmp	800031b4 <gfx_Label+0x120>
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
80003174:	01 88       	ld.ub	r8,r0[0x0]
80003176:	21 f8       	sub	r8,31
80003178:	e6 08 00 38 	add	r8,r3,r8<<0x3
8000317c:	4a 5a       	lddpc	r10,80003210 <gfx_Label+0x17c>
8000317e:	f4 08 07 08 	ld.ub	r8,r10[r8]
80003182:	f0 07 08 48 	asr	r8,r8,r7
80003186:	f1 d8 c0 01 	bfextu	r8,r8,0x0,0x1
8000318a:	c1 50       	breq	800031b4 <gfx_Label+0x120>
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
8000318c:	fb 56 00 28 	st.h	sp[40],r6
80003190:	1b e9       	ld.ub	r9,sp[0x6]
80003192:	fb 69 00 2a 	st.b	sp[42],r9
80003196:	40 a8       	lddsp	r8,sp[0x28]
80003198:	1a d8       	st.w	--sp,r8
8000319a:	62 08       	ld.w	r8,r1[0x0]
8000319c:	1a d8       	st.w	--sp,r8
8000319e:	fa cc ff cc 	sub	r12,sp,-52
800031a2:	f0 1f 00 1a 	mcall	80003208 <gfx_Label+0x174>
800031a6:	62 18       	ld.w	r8,r1[0x4]
800031a8:	1a d8       	st.w	--sp,r8
800031aa:	40 e8       	lddsp	r8,sp[0x38]
800031ac:	1a d8       	st.w	--sp,r8
800031ae:	f0 1f 00 18 	mcall	8000320c <gfx_Label+0x178>
800031b2:	2f cd       	sub	sp,-16
800031b4:	2f f7       	sub	r7,-1
800031b6:	20 15       	sub	r5,1
800031b8:	5c 85       	casts.h	r5
800031ba:	20 16       	sub	r6,1
800031bc:	5c 86       	casts.h	r6
		if(*content == '\0')
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
800031be:	ee 02 18 00 	cp.b	r2,r7
800031c2:	fe 9b ff af 	brhi	80003120 <gfx_Label+0x8c>
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
		if(*content == '\0')
			break;
		
		for(uint8_t x = 0; x < fontSize.x; x++){
800031c6:	2f f3       	sub	r3,-1
800031c8:	5c 53       	castu.b	r3
800031ca:	40 2a       	lddsp	r10,sp[0x8]
800031cc:	f4 03 19 00 	cp.h	r3,r10
800031d0:	c0 f2       	brcc	800031ee <gfx_Label+0x15a>
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
800031d2:	58 02       	cp.w	r2,0
800031d4:	cf 90       	breq	800031c6 <gfx_Label+0x132>
800031d6:	40 46       	lddsp	r6,sp[0x10]
800031d8:	40 35       	lddsp	r5,sp[0xc]
800031da:	5c 85       	casts.h	r5
800031dc:	30 07       	mov	r7,0
800031de:	30 14       	mov	r4,1
				if(textSize == Medium){
					if(FONT16x12[*content - 31][x] & mask)
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
				}else{
					if(FONT8x8[*content - 31][x] & (1<<y))
						screen_SetPixel(vector2_Add(position,(Vector2){n * 10 + 8 - y, 8 - x}), color);
800031e0:	e6 09 11 08 	rsub	r9,r3,8
800031e4:	ba e9       	st.b	sp[0x6],r9
		for(uint8_t x = 0; x < fontSize.x; x++){
			uint16_t mask = 1;
			for(uint8_t y = 0; y < fontSize.y; y++){
				if(textSize == Medium){
					if(FONT16x12[*content - 31][x] & mask)
						screen_SetPixel(vector2_Add(position,(Vector2){n * 14 + 16 - y, 12 - x}), color);
800031e6:	e6 08 11 0c 	rsub	r8,r3,12
800031ea:	ba f8       	st.b	sp[0x7],r8
800031ec:	c9 cb       	rjmp	80003124 <gfx_Label+0x90>
	if(textSize == Medium){
		fontSize.x = 20;
		fontSize.y = 16;
	}
		
	for(uint8_t n = 0; n < contentSize; n++, content++){
800031ee:	40 68       	lddsp	r8,sp[0x18]
800031f0:	2f f8       	sub	r8,-1
800031f2:	5c 58       	castu.b	r8
800031f4:	50 68       	stdsp	sp[0x18],r8
800031f6:	40 7a       	lddsp	r10,sp[0x1c]
800031f8:	f0 0a 18 00 	cp.b	r10,r8
800031fc:	fe 9b ff 7c 	brhi	800030f4 <gfx_Label+0x60>
				}
				mask <<= 1;
			}
		}
	}
}
80003200:	2f 4d       	sub	sp,-48
80003202:	d8 32       	popm	r0-r7,pc
80003204:	80 00       	ld.sh	r0,r0[0x0]
80003206:	4b a8       	lddpc	r8,800032ec <_writeRegister+0x4>
80003208:	80 00       	ld.sh	r0,r0[0x0]
8000320a:	39 04       	mov	r4,-112
8000320c:	80 00       	ld.sh	r0,r0[0x0]
8000320e:	34 ec       	mov	r12,78
80003210:	80 00       	ld.sh	r0,r0[0x0]
80003212:	48 a0       	lddpc	r0,80003238 <gfx_AddLineToTerminal+0x24>

80003214 <gfx_AddLineToTerminal>:

void gfx_BeginNewTerminal(Vector2 topLeft){
	newLinePosition = topLeft;
}

void gfx_AddLineToTerminal(char *content, uint8_t contentSize, Color color, bool isDelayed){
80003214:	d4 21       	pushm	r4-r7,lr
80003216:	18 95       	mov	r5,r12
80003218:	16 96       	mov	r6,r11
8000321a:	14 94       	mov	r4,r10
	gfx_Label(newLinePosition, content, contentSize, Small, color);
8000321c:	40 58       	lddsp	r8,sp[0x14]
8000321e:	1a d8       	st.w	--sp,r8
80003220:	49 67       	lddpc	r7,80003278 <gfx_AddLineToTerminal+0x64>
80003222:	20 1d       	sub	sp,4
80003224:	30 4a       	mov	r10,4
80003226:	0e 9b       	mov	r11,r7
80003228:	1a 9c       	mov	r12,sp
8000322a:	f0 1f 00 15 	mcall	8000327c <gfx_AddLineToTerminal+0x68>
8000322e:	30 0a       	mov	r10,0
80003230:	0c 9b       	mov	r11,r6
80003232:	0a 9c       	mov	r12,r5
80003234:	f0 1f 00 13 	mcall	80003280 <gfx_AddLineToTerminal+0x6c>
	newLinePosition.y -= 20;
80003238:	0f a8       	ld.ub	r8,r7[0x2]
8000323a:	21 48       	sub	r8,20
8000323c:	ae a8       	st.b	r7[0x2],r8
	if(isDelayed){
8000323e:	2f ed       	sub	sp,-8
80003240:	58 04       	cp.w	r4,0
80003242:	c1 90       	breq	80003274 <gfx_AddLineToTerminal+0x60>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003244:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003248:	e0 6a a8 00 	mov	r10,43008
8000324c:	ea 1a 00 61 	orh	r10,0x61
80003250:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003254:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003258:	14 38       	cp.w	r8,r10
8000325a:	e0 88 00 08 	brls	8000326a <gfx_AddLineToTerminal+0x56>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000325e:	12 38       	cp.w	r8,r9
80003260:	fe 98 ff fa 	brls	80003254 <gfx_AddLineToTerminal+0x40>
80003264:	12 3a       	cp.w	r10,r9
80003266:	c0 73       	brcs	80003274 <gfx_AddLineToTerminal+0x60>
80003268:	cf 6b       	rjmp	80003254 <gfx_AddLineToTerminal+0x40>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000326a:	12 38       	cp.w	r8,r9
8000326c:	e0 8b 00 04 	brhi	80003274 <gfx_AddLineToTerminal+0x60>
80003270:	12 3a       	cp.w	r10,r9
80003272:	cf 12       	brcc	80003254 <gfx_AddLineToTerminal+0x40>
80003274:	d8 22       	popm	r4-r7,pc
80003276:	00 00       	add	r0,r0
80003278:	00 00       	add	r0,r0
8000327a:	03 10       	ld.sh	r0,r1++
8000327c:	80 00       	ld.sh	r0,r0[0x0]
8000327e:	42 e8       	lddsp	r8,sp[0xb8]
80003280:	80 00       	ld.sh	r0,r0[0x0]
80003282:	30 94       	mov	r4,9

80003284 <rectangle_GetArea>:

uint8_t  rectangle_GetHeight(Rectangle rect){
	return rect.topRight.y - rect.bottomLeft.y;
}

uint32_t rectangle_GetArea(Rectangle rect){
80003284:	eb cd 00 10 	pushm	r4
80003288:	20 1d       	sub	sp,4
8000328a:	fa c4 ff f8 	sub	r4,sp,-8
	volatile uint32_t value = (uint32_t)(rect.topRight.x - rect.bottomLeft.x +1)*(uint32_t)(rect.topRight.y - rect.bottomLeft.y +1);
8000328e:	09 e9       	ld.ub	r9,r4[0x6]
80003290:	2f f9       	sub	r9,-1
80003292:	09 aa       	ld.ub	r10,r4[0x2]
80003294:	14 19       	sub	r9,r10
80003296:	88 a8       	ld.uh	r8,r4[0x4]
80003298:	2f f8       	sub	r8,-1
8000329a:	88 8a       	ld.uh	r10,r4[0x0]
8000329c:	14 18       	sub	r8,r10
8000329e:	f2 08 02 48 	mul	r8,r9,r8
800032a2:	50 08       	stdsp	sp[0x0],r8
	return value;
800032a4:	40 0c       	lddsp	r12,sp[0x0]
}
800032a6:	2f fd       	sub	sp,-4
800032a8:	e3 cd 00 10 	ldm	sp++,r4
800032ac:	5e fc       	retal	r12

800032ae <rectangle_VerifySize>:

void rectangle_VerifySize(Rectangle *rect, uint16_t maxWidth, uint8_t maxHeight){
	if(rect->bottomLeft.x > maxWidth)
800032ae:	98 08       	ld.sh	r8,r12[0x0]
		rect->bottomLeft.x = maxWidth;
800032b0:	f6 08 19 00 	cp.h	r8,r11
800032b4:	f9 fb bc 00 	st.hhi	r12[0x0],r11

	if(rect->topRight.x > maxWidth)
800032b8:	98 28       	ld.sh	r8,r12[0x4]
		rect->topRight.x = maxWidth;
800032ba:	f6 08 19 00 	cp.h	r8,r11
800032be:	f9 fb bc 02 	st.hhi	r12[0x4],r11

	if(rect->bottomLeft.y > maxHeight)
800032c2:	19 a8       	ld.ub	r8,r12[0x2]
		rect->bottomLeft.y = maxHeight;
800032c4:	f4 08 18 00 	cp.b	r8,r10
800032c8:	f9 fa be 02 	st.bhi	r12[0x2],r10

	if(rect->topRight.y > maxHeight)
800032cc:	19 e8       	ld.ub	r8,r12[0x6]
		rect->topRight.y = maxHeight;
800032ce:	f4 08 18 00 	cp.b	r8,r10
800032d2:	f9 fa be 06 	st.bhi	r12[0x6],r10
800032d6:	5e fc       	retal	r12

800032d8 <Rect>:
	//if(rect->topRight.y == rect->bottomLeft.y)
		//rect->topRight.y++;
}


Rectangle Rect(uint16_t x1, uint8_t y1, uint16_t x2, uint8_t y2){
800032d8:	d4 01       	pushm	lr
800032da:	18 9e       	mov	lr,r12
	//Vector2 tl = {x1,y1};
	//Vector2 br = {x2, y2};
	//Rectangle r = {tl, br};
	return (Rectangle){{x1,y1},{x2,y2}};
800032dc:	b8 0b       	st.h	r12[0x0],r11
800032de:	b8 aa       	st.b	r12[0x2],r10
800032e0:	b8 29       	st.h	r12[0x4],r9
800032e2:	b8 e8       	st.b	r12[0x6],r8
800032e4:	d8 02       	popm	pc
800032e6:	d7 03       	nop

800032e8 <_writeRegister>:
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
}

static void _writeRegister(uint8_t reg, uint16_t data){
800032e8:	eb cd 40 c0 	pushm	r6-r7,lr
800032ec:	18 96       	mov	r6,r12
800032ee:	16 97       	mov	r7,r11
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
800032f0:	30 0b       	mov	r11,0
800032f2:	fe 7c 24 00 	mov	r12,-56320
800032f6:	f0 1f 00 1a 	mcall	8000335c <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
800032fa:	37 0b       	mov	r11,112
800032fc:	fe 7c 24 00 	mov	r12,-56320
80003300:	f0 1f 00 18 	mcall	80003360 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, 0x00);					// Adresse LSB
80003304:	30 0b       	mov	r11,0
80003306:	fe 7c 24 00 	mov	r12,-56320
8000330a:	f0 1f 00 16 	mcall	80003360 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, reg);					// Adresse MSB
8000330e:	0c 9b       	mov	r11,r6
80003310:	fe 7c 24 00 	mov	r12,-56320
80003314:	f0 1f 00 13 	mcall	80003360 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003318:	30 0b       	mov	r11,0
8000331a:	fe 7c 24 00 	mov	r12,-56320
8000331e:	f0 1f 00 12 	mcall	80003364 <_writeRegister+0x7c>

	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);		//Chip Select adresse du TFT.
80003322:	30 0b       	mov	r11,0
80003324:	fe 7c 24 00 	mov	r12,-56320
80003328:	f0 1f 00 0d 	mcall	8000335c <_writeRegister+0x74>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_GRAM);
8000332c:	37 2b       	mov	r11,114
8000332e:	fe 7c 24 00 	mov	r12,-56320
80003332:	f0 1f 00 0c 	mcall	80003360 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data >> 8));
80003336:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
8000333a:	fe 7c 24 00 	mov	r12,-56320
8000333e:	f0 1f 00 09 	mcall	80003360 <_writeRegister+0x78>
	spi_write(SCREEN_SPI, (uint8_t) (data & 0x00ff));
80003342:	0e 9b       	mov	r11,r7
80003344:	5c 5b       	castu.b	r11
80003346:	fe 7c 24 00 	mov	r12,-56320
8000334a:	f0 1f 00 06 	mcall	80003360 <_writeRegister+0x78>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000334e:	30 0b       	mov	r11,0
80003350:	fe 7c 24 00 	mov	r12,-56320
80003354:	f0 1f 00 04 	mcall	80003364 <_writeRegister+0x7c>
}
80003358:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000335c:	80 00       	ld.sh	r0,r0[0x0]
8000335e:	2e ca       	sub	r10,-20
80003360:	80 00       	ld.sh	r0,r0[0x0]
80003362:	2f fa       	sub	r10,-1
80003364:	80 00       	ld.sh	r0,r0[0x0]
80003366:	2f 16       	sub	r6,-15

80003368 <_setStart>:
	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
}

static void _setStart(Vector2 position){
80003368:	eb cd 40 10 	pushm	r4,lr
8000336c:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADDRESS_HORIZONTAL, position.y);
80003370:	09 ab       	ld.ub	r11,r4[0x2]
80003372:	32 0c       	mov	r12,32
80003374:	f0 1f 00 04 	mcall	80003384 <_setStart+0x1c>
	_writeRegister(R61580_ADDRESS_VERTICAL	, position.x);
80003378:	88 8b       	ld.uh	r11,r4[0x0]
8000337a:	32 1c       	mov	r12,33
8000337c:	f0 1f 00 02 	mcall	80003384 <_setStart+0x1c>
}
80003380:	e3 cd 80 10 	ldm	sp++,r4,pc
80003384:	80 00       	ld.sh	r0,r0[0x0]
80003386:	32 e8       	mov	r8,46

80003388 <_setLimits>:

static void _setLimits(Rectangle rect){
80003388:	eb cd 40 10 	pushm	r4,lr
8000338c:	fa c4 ff f8 	sub	r4,sp,-8
	_writeRegister(R61580_ADD_HSA, rect.bottomLeft.y);
80003390:	09 ab       	ld.ub	r11,r4[0x2]
80003392:	35 0c       	mov	r12,80
80003394:	f0 1f 00 08 	mcall	800033b4 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_HEA, rect.topRight.y);
80003398:	09 eb       	ld.ub	r11,r4[0x6]
8000339a:	35 1c       	mov	r12,81
8000339c:	f0 1f 00 06 	mcall	800033b4 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
800033a0:	88 8b       	ld.uh	r11,r4[0x0]
800033a2:	35 2c       	mov	r12,82
800033a4:	f0 1f 00 04 	mcall	800033b4 <_setLimits+0x2c>
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
800033a8:	88 ab       	ld.uh	r11,r4[0x4]
800033aa:	35 2c       	mov	r12,82
800033ac:	f0 1f 00 02 	mcall	800033b4 <_setLimits+0x2c>
}
800033b0:	e3 cd 80 10 	ldm	sp++,r4,pc
800033b4:	80 00       	ld.sh	r0,r0[0x0]
800033b6:	32 e8       	mov	r8,46

800033b8 <_selectRegister>:

	data = data_low + (data_high << 8);
	return data;
}

static void _selectRegister(uint8_t address){
800033b8:	eb cd 40 80 	pushm	r7,lr
800033bc:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800033be:	30 0b       	mov	r11,0
800033c0:	fe 7c 24 00 	mov	r12,-56320
800033c4:	f0 1f 00 0c 	mcall	800033f4 <_selectRegister+0x3c>
	spi_write(SCREEN_SPI, LCD_ID_WRITE_INDEX);
800033c8:	37 0b       	mov	r11,112
800033ca:	fe 7c 24 00 	mov	r12,-56320
800033ce:	f0 1f 00 0b 	mcall	800033f8 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, 0x00);
800033d2:	30 0b       	mov	r11,0
800033d4:	fe 7c 24 00 	mov	r12,-56320
800033d8:	f0 1f 00 08 	mcall	800033f8 <_selectRegister+0x40>
	spi_write(SCREEN_SPI, address);
800033dc:	0e 9b       	mov	r11,r7
800033de:	fe 7c 24 00 	mov	r12,-56320
800033e2:	f0 1f 00 06 	mcall	800033f8 <_selectRegister+0x40>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
800033e6:	30 0b       	mov	r11,0
800033e8:	fe 7c 24 00 	mov	r12,-56320
800033ec:	f0 1f 00 04 	mcall	800033fc <_selectRegister+0x44>
}
800033f0:	e3 cd 80 80 	ldm	sp++,r7,pc
800033f4:	80 00       	ld.sh	r0,r0[0x0]
800033f6:	2e ca       	sub	r10,-20
800033f8:	80 00       	ld.sh	r0,r0[0x0]
800033fa:	2f fa       	sub	r10,-1
800033fc:	80 00       	ld.sh	r0,r0[0x0]
800033fe:	2f 16       	sub	r6,-15

80003400 <_writeRAM>:
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
}

static void _writeRAM(uint16_t data){
80003400:	eb cd 40 80 	pushm	r7,lr
80003404:	18 97       	mov	r7,r12
	spi_selectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003406:	30 0b       	mov	r11,0
80003408:	fe 7c 24 00 	mov	r12,-56320
8000340c:	f0 1f 00 0d 	mcall	80003440 <_writeRAM+0x40>
	spi_write( SCREEN_SPI, LCD_ID_WRITE_GRAM);
80003410:	37 2b       	mov	r11,114
80003412:	fe 7c 24 00 	mov	r12,-56320
80003416:	f0 1f 00 0c 	mcall	80003444 <_writeRAM+0x44>

	spi_write( SCREEN_SPI, (uint8_t)(data >> 8));
8000341a:	f7 d7 c1 08 	bfextu	r11,r7,0x8,0x8
8000341e:	fe 7c 24 00 	mov	r12,-56320
80003422:	f0 1f 00 09 	mcall	80003444 <_writeRAM+0x44>
	spi_write( SCREEN_SPI, (uint8_t)(data & 0x00ff));
80003426:	0e 9b       	mov	r11,r7
80003428:	5c 5b       	castu.b	r11
8000342a:	fe 7c 24 00 	mov	r12,-56320
8000342e:	f0 1f 00 06 	mcall	80003444 <_writeRAM+0x44>
	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
80003432:	30 0b       	mov	r11,0
80003434:	fe 7c 24 00 	mov	r12,-56320
80003438:	f0 1f 00 04 	mcall	80003448 <_writeRAM+0x48>
}
8000343c:	e3 cd 80 80 	ldm	sp++,r7,pc
80003440:	80 00       	ld.sh	r0,r0[0x0]
80003442:	2e ca       	sub	r10,-20
80003444:	80 00       	ld.sh	r0,r0[0x0]
80003446:	2f fa       	sub	r10,-1
80003448:	80 00       	ld.sh	r0,r0[0x0]
8000344a:	2f 16       	sub	r6,-15

8000344c <screen_SetPixels>:
	_selectRegister(R61580_DATA_WRITE);
	_writeRAM(color.value);
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
}

void screen_SetPixels(Rectangle rect, Color color){
8000344c:	eb cd 40 d0 	pushm	r4,r6-r7,lr
80003450:	20 3d       	sub	sp,12
80003452:	fa c4 ff e4 	sub	r4,sp,-28
	rectangle_VerifySize(&rect, SCREEN_WIDTH, SCREEN_HEIGHT);
80003456:	e0 6a 00 f0 	mov	r10,240
8000345a:	e0 6b 01 40 	mov	r11,320
8000345e:	08 9c       	mov	r12,r4
80003460:	f0 1f 00 1b 	mcall	800034cc <screen_SetPixels+0x80>

	_setLimits(rect);
80003464:	e8 e8 00 00 	ld.d	r8,r4[0]
80003468:	bb 29       	st.d	--sp,r8
8000346a:	f0 1f 00 1a 	mcall	800034d0 <screen_SetPixels+0x84>
	_setStart(rect.bottomLeft);
8000346e:	68 08       	ld.w	r8,r4[0x0]
80003470:	1a d8       	st.w	--sp,r8
80003472:	f0 1f 00 19 	mcall	800034d4 <screen_SetPixels+0x88>

	_selectRegister(R61580_DATA_WRITE);
80003476:	32 2c       	mov	r12,34
80003478:	f0 1f 00 18 	mcall	800034d8 <screen_SetPixels+0x8c>
	volatile c = rectangle_GetArea(rect);
8000347c:	e8 e8 00 00 	ld.d	r8,r4[0]
80003480:	bb 29       	st.d	--sp,r8
80003482:	f0 1f 00 17 	mcall	800034dc <screen_SetPixels+0x90>
80003486:	50 5c       	stdsp	sp[0x14],r12
	for(uint32_t count = c; count > 0; count--){
80003488:	40 57       	lddsp	r7,sp[0x14]
8000348a:	2f bd       	sub	sp,-20
8000348c:	58 07       	cp.w	r7,0
8000348e:	c0 70       	breq	8000349c <screen_SetPixels+0x50>
		_writeRAM(color.value);
80003490:	88 c6       	ld.uh	r6,r4[0x8]
80003492:	0c 9c       	mov	r12,r6
80003494:	f0 1f 00 13 	mcall	800034e0 <screen_SetPixels+0x94>
	_setLimits(rect);
	_setStart(rect.bottomLeft);

	_selectRegister(R61580_DATA_WRITE);
	volatile c = rectangle_GetArea(rect);
	for(uint32_t count = c; count > 0; count--){
80003498:	20 17       	sub	r7,1
8000349a:	cf c1       	brne	80003492 <screen_SetPixels+0x46>
		_writeRAM(color.value);
	}

	spi_unselectChip(SCREEN_SPI, SCREEN_SPI_NPCS);
8000349c:	30 0b       	mov	r11,0
8000349e:	fe 7c 24 00 	mov	r12,-56320
800034a2:	f0 1f 00 11 	mcall	800034e4 <screen_SetPixels+0x98>
	
	_setLimits(Rect(0,0,SCREEN_WIDTH,SCREEN_HEIGHT));
800034a6:	e0 68 00 f0 	mov	r8,240
800034aa:	e0 69 01 40 	mov	r9,320
800034ae:	30 0a       	mov	r10,0
800034b0:	14 9b       	mov	r11,r10
800034b2:	fa cc ff fc 	sub	r12,sp,-4
800034b6:	f0 1f 00 0d 	mcall	800034e8 <screen_SetPixels+0x9c>
800034ba:	fa e8 00 04 	ld.d	r8,sp[4]
800034be:	bb 29       	st.d	--sp,r8
800034c0:	f0 1f 00 04 	mcall	800034d0 <screen_SetPixels+0x84>
800034c4:	2f ed       	sub	sp,-8
}
800034c6:	2f dd       	sub	sp,-12
800034c8:	e3 cd 80 d0 	ldm	sp++,r4,r6-r7,pc
800034cc:	80 00       	ld.sh	r0,r0[0x0]
800034ce:	32 ae       	mov	lr,42
800034d0:	80 00       	ld.sh	r0,r0[0x0]
800034d2:	33 88       	mov	r8,56
800034d4:	80 00       	ld.sh	r0,r0[0x0]
800034d6:	33 68       	mov	r8,54
800034d8:	80 00       	ld.sh	r0,r0[0x0]
800034da:	33 b8       	mov	r8,59
800034dc:	80 00       	ld.sh	r0,r0[0x0]
800034de:	32 84       	mov	r4,40
800034e0:	80 00       	ld.sh	r0,r0[0x0]
800034e2:	34 00       	mov	r0,64
800034e4:	80 00       	ld.sh	r0,r0[0x0]
800034e6:	2f 16       	sub	r6,-15
800034e8:	80 00       	ld.sh	r0,r0[0x0]
800034ea:	32 d8       	mov	r8,45

800034ec <screen_SetPixel>:
void screen_TouchZone(Rectangle rect, void *callback(void)){


}

void screen_SetPixel(Vector2 position, Color color){
800034ec:	eb cd 40 10 	pushm	r4,lr
800034f0:	fa c4 ff f8 	sub	r4,sp,-8
	_setStart(position);
800034f4:	68 08       	ld.w	r8,r4[0x0]
800034f6:	1a d8       	st.w	--sp,r8
800034f8:	f0 1f 00 08 	mcall	80003518 <screen_SetPixel+0x2c>
	_selectRegister(R61580_DATA_WRITE);
800034fc:	32 2c       	mov	r12,34
800034fe:	f0 1f 00 08 	mcall	8000351c <screen_SetPixel+0x30>
	_writeRAM(color.value);
80003502:	88 ac       	ld.uh	r12,r4[0x4]
80003504:	f0 1f 00 07 	mcall	80003520 <screen_SetPixel+0x34>
	spi_unselectChip(SCREEN_SPI,SCREEN_SPI_NPCS);
80003508:	30 0b       	mov	r11,0
8000350a:	fe 7c 24 00 	mov	r12,-56320
8000350e:	f0 1f 00 06 	mcall	80003524 <screen_SetPixel+0x38>
80003512:	2f fd       	sub	sp,-4
}
80003514:	e3 cd 80 10 	ldm	sp++,r4,pc
80003518:	80 00       	ld.sh	r0,r0[0x0]
8000351a:	33 68       	mov	r8,54
8000351c:	80 00       	ld.sh	r0,r0[0x0]
8000351e:	33 b8       	mov	r8,59
80003520:	80 00       	ld.sh	r0,r0[0x0]
80003522:	34 00       	mov	r0,64
80003524:	80 00       	ld.sh	r0,r0[0x0]
80003526:	2f 16       	sub	r6,-15

80003528 <screen_Init>:

static void _powerUp();
static void _reset();
static void _setPWM();

void screen_Init(){
80003528:	eb cd 40 80 	pushm	r7,lr
8000352c:	21 8d       	sub	sp,96
	{
		{PIN_SCK_SPI0,  FCT_SCK_SPI0 },			// SPI Clock.
		{PIN_MISO_SPI0, FCT_MISO_SPI0},			// MISO.
		{PIN_MOSI_SPI0, FCT_MOSI_SPI0},			// MOSI.
		{PIN_NPCS_TFT,  FCT_NPCS_TFT}			// Chip Select NPCS0 pour l'cran TFT.
	};
8000352e:	fe f8 03 a2 	ld.w	r8,pc[930]
80003532:	fa cc ff c0 	sub	r12,sp,-64
80003536:	f0 ea 00 00 	ld.d	r10,r8[0]
8000353a:	f8 eb 00 00 	st.d	r12[0],r10
8000353e:	f0 ea 00 08 	ld.d	r10,r8[8]
80003542:	f8 eb 00 08 	st.d	r12[8],r10
80003546:	f0 ea 00 10 	ld.d	r10,r8[16]
8000354a:	f8 eb 00 10 	st.d	r12[16],r10
8000354e:	f0 e8 00 18 	ld.d	r8,r8[24]
80003552:	f8 e9 00 18 	st.d	r12[24],r8
		.spck_delay		= 	1,					// Delay entre CS et SPCK.
		.trans_delay	= 	0,					// Delay entre deux transfert.
		.stay_act		=	1,					// ?
		.spi_mode		= 	3,					// ?
		.modfdis		=	1					// ?
	};
80003556:	fe f8 03 7e 	ld.w	r8,pc[894]
8000355a:	fa c7 ff d0 	sub	r7,sp,-48
8000355e:	f0 ea 00 00 	ld.d	r10,r8[0]
80003562:	ee eb 00 00 	st.d	r7[0],r10
80003566:	f0 e8 00 08 	ld.d	r8,r8[8]
8000356a:	ee e9 00 08 	st.d	r7[8],r8

	// Assign I/Os to SPI.
	gpio_enable_module(screenGPIO, sizeof(screenGPIO) / sizeof(screenGPIO[0]));
8000356e:	30 4b       	mov	r11,4
80003570:	f0 1f 00 da 	mcall	800038d8 <screen_Init+0x3b0>
	// Initialize as master.
	spi_initMaster(AVR32_SPI0_ADDRESS, &screenOptions);
80003574:	0e 9b       	mov	r11,r7
80003576:	fe 7c 24 00 	mov	r12,-56320
8000357a:	f0 1f 00 d9 	mcall	800038dc <screen_Init+0x3b4>
	// Enable SPI module.
	spi_enable(AVR32_SPI0_ADDRESS);
8000357e:	fe 7c 24 00 	mov	r12,-56320
80003582:	f0 1f 00 d8 	mcall	800038e0 <screen_Init+0x3b8>
	// Initialize SD/MMC driver with SPI clock (PBA).
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);
80003586:	e0 6a 90 00 	mov	r10,36864
8000358a:	ea 1a 03 d0 	orh	r10,0x3d0
8000358e:	0e 9b       	mov	r11,r7
80003590:	fe 7c 24 00 	mov	r12,-56320
80003594:	f0 1f 00 d4 	mcall	800038e4 <screen_Init+0x3bc>
	_writeRegister(R61580_ADD_VSA, rect.bottomLeft.x);
	_writeRegister(R61580_ADD_VEA, rect.topRight.x);
}

static void _reset(){
	gpio_clr_gpio_pin(PIN_RESET_TFT);
80003598:	30 ec       	mov	r12,14
8000359a:	f0 1f 00 d4 	mcall	800038e8 <screen_Init+0x3c0>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
8000359e:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800035a2:	e0 6a a8 00 	mov	r10,43008
800035a6:	ea 1a 00 61 	orh	r10,0x61
800035aa:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035ae:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035b2:	14 38       	cp.w	r8,r10
800035b4:	e0 88 00 08 	brls	800035c4 <screen_Init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035b8:	12 38       	cp.w	r8,r9
800035ba:	fe 98 ff fa 	brls	800035ae <screen_Init+0x86>
800035be:	12 3a       	cp.w	r10,r9
800035c0:	c4 e3       	brcs	8000365c <screen_Init+0x134>
800035c2:	cf 6b       	rjmp	800035ae <screen_Init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035c4:	12 38       	cp.w	r8,r9
800035c6:	e0 8b 00 4b 	brhi	8000365c <screen_Init+0x134>
800035ca:	12 3a       	cp.w	r10,r9
800035cc:	c4 83       	brcs	8000365c <screen_Init+0x134>
800035ce:	cf 0b       	rjmp	800035ae <screen_Init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035d0:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035d4:	14 38       	cp.w	r8,r10
800035d6:	e0 88 00 08 	brls	800035e6 <screen_Init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035da:	12 38       	cp.w	r8,r9
800035dc:	fe 98 ff fa 	brls	800035d0 <screen_Init+0xa8>
800035e0:	12 3a       	cp.w	r10,r9
800035e2:	c4 73       	brcs	80003670 <screen_Init+0x148>
800035e4:	cf 6b       	rjmp	800035d0 <screen_Init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800035e6:	12 38       	cp.w	r8,r9
800035e8:	e0 8b 00 44 	brhi	80003670 <screen_Init+0x148>
800035ec:	12 3a       	cp.w	r10,r9
800035ee:	c4 13       	brcs	80003670 <screen_Init+0x148>
800035f0:	cf 0b       	rjmp	800035d0 <screen_Init+0xa8>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800035f2:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800035f6:	14 38       	cp.w	r8,r10
800035f8:	e0 88 00 08 	brls	80003608 <screen_Init+0xe0>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800035fc:	12 38       	cp.w	r8,r9
800035fe:	fe 98 ff fa 	brls	800035f2 <screen_Init+0xca>
80003602:	12 3a       	cp.w	r10,r9
80003604:	c4 73       	brcs	80003692 <screen_Init+0x16a>
80003606:	cf 6b       	rjmp	800035f2 <screen_Init+0xca>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80003608:	12 38       	cp.w	r8,r9
8000360a:	e0 8b 00 44 	brhi	80003692 <screen_Init+0x16a>
8000360e:	12 3a       	cp.w	r10,r9
80003610:	c4 13       	brcs	80003692 <screen_Init+0x16a>
80003612:	cf 0b       	rjmp	800035f2 <screen_Init+0xca>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003614:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80003618:	14 38       	cp.w	r8,r10
8000361a:	e0 88 00 08 	brls	8000362a <screen_Init+0x102>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000361e:	12 38       	cp.w	r8,r9
80003620:	fe 98 ff fa 	brls	80003614 <screen_Init+0xec>
80003624:	12 3a       	cp.w	r10,r9
80003626:	c5 43       	brcs	800036ce <screen_Init+0x1a6>
80003628:	cf 6b       	rjmp	80003614 <screen_Init+0xec>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000362a:	12 38       	cp.w	r8,r9
8000362c:	e0 8b 00 51 	brhi	800036ce <screen_Init+0x1a6>
80003630:	12 3a       	cp.w	r10,r9
80003632:	c4 e3       	brcs	800036ce <screen_Init+0x1a6>
80003634:	cf 0b       	rjmp	80003614 <screen_Init+0xec>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80003636:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000363a:	14 38       	cp.w	r8,r10
8000363c:	e0 88 00 09 	brls	8000364e <screen_Init+0x126>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80003640:	12 38       	cp.w	r8,r9
80003642:	fe 98 ff fa 	brls	80003636 <screen_Init+0x10e>
80003646:	12 3a       	cp.w	r10,r9
80003648:	e0 83 00 a0 	brlo	80003788 <screen_Init+0x260>
8000364c:	cf 5b       	rjmp	80003636 <screen_Init+0x10e>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000364e:	12 38       	cp.w	r8,r9
80003650:	e0 8b 00 9c 	brhi	80003788 <screen_Init+0x260>
80003654:	12 3a       	cp.w	r10,r9
80003656:	e0 83 00 99 	brlo	80003788 <screen_Init+0x260>
8000365a:	ce eb       	rjmp	80003636 <screen_Init+0x10e>
	// 50us delay
	cpu_delay_ms( 100, BOARD_OSC0_HZ);

	gpio_set_gpio_pin(PIN_RESET_TFT);
8000365c:	30 ec       	mov	r12,14
8000365e:	f0 1f 00 a4 	mcall	800038ec <screen_Init+0x3c4>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003662:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003666:	e4 69 e2 00 	mov	r9,320000
8000366a:	f0 09 00 0a 	add	r10,r8,r9
8000366e:	cb 1b       	rjmp	800035d0 <screen_Init+0xa8>
	{
		ID = _readRegister(0x00);
	}
	
	// Synchronization after reset
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003670:	30 0b       	mov	r11,0
80003672:	16 9c       	mov	r12,r11
80003674:	f0 1f 00 9f 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003678:	30 0b       	mov	r11,0
8000367a:	16 9c       	mov	r12,r11
8000367c:	f0 1f 00 9d 	mcall	800038f0 <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003680:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80003684:	e0 6a a8 00 	mov	r10,43008
80003688:	ea 1a 00 61 	orh	r10,0x61
8000368c:	f0 0a 00 0a 	add	r10,r8,r10
80003690:	cb 1b       	rjmp	800035f2 <screen_Init+0xca>
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
80003692:	30 0b       	mov	r11,0
80003694:	16 9c       	mov	r12,r11
80003696:	f0 1f 00 97 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
8000369a:	30 0b       	mov	r11,0
8000369c:	16 9c       	mov	r12,r11
8000369e:	f0 1f 00 95 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800036a2:	30 0b       	mov	r11,0
800036a4:	16 9c       	mov	r12,r11
800036a6:	f0 1f 00 93 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_DEVICE_CODE, 0x0000);
800036aa:	30 0b       	mov	r11,0
800036ac:	16 9c       	mov	r12,r11
800036ae:	f0 1f 00 91 	mcall	800038f0 <screen_Init+0x3c8>
	// Setup display
	_writeRegister(R61580_NVM_CONTROL, (uint16_t) (1 << CALB));	// CALB=1
800036b2:	30 1b       	mov	r11,1
800036b4:	e0 6c 00 a4 	mov	r12,164
800036b8:	f0 1f 00 8e 	mcall	800038f0 <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800036bc:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800036c0:	e0 6a a8 00 	mov	r10,43008
800036c4:	ea 1a 00 61 	orh	r10,0x61
800036c8:	f0 0a 00 0a 	add	r10,r8,r10
800036cc:	ca 4b       	rjmp	80003614 <screen_Init+0xec>
	
	cpu_delay_ms(100, BOARD_OSC0_HZ);
	_writeRegister(R61580_DRIVER_OUTPUT, 0xA700);		// Driver Output Control
800036ce:	e0 6b a7 00 	mov	r11,42752
800036d2:	36 0c       	mov	r12,96
800036d4:	f0 1f 00 87 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL2, 0x0808);		// Display Control BP=8, FP=8
800036d8:	e0 6b 08 08 	mov	r11,2056
800036dc:	30 8c       	mov	r12,8
800036de:	f0 1f 00 85 	mcall	800038f0 <screen_Init+0x3c8>
	
	//Gamma Setting:
	_writeRegister(R61580_Y_CONTROL0, 0x0203);		// y control
800036e2:	e0 6b 02 03 	mov	r11,515
800036e6:	33 0c       	mov	r12,48
800036e8:	f0 1f 00 82 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL1, 0x080F);		// y control
800036ec:	e0 6b 08 0f 	mov	r11,2063
800036f0:	33 1c       	mov	r12,49
800036f2:	f0 1f 00 80 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL2, 0x0401);		// y control
800036f6:	e0 6b 04 01 	mov	r11,1025
800036fa:	33 2c       	mov	r12,50
800036fc:	f0 1f 00 7d 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL3, 0x050B);		// y control
80003700:	e0 6b 05 0b 	mov	r11,1291
80003704:	33 3c       	mov	r12,51
80003706:	f0 1f 00 7b 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL4, 0x3330);		// y control
8000370a:	e0 6b 33 30 	mov	r11,13104
8000370e:	33 4c       	mov	r12,52
80003710:	f0 1f 00 78 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL5, 0x0B05);		// y control
80003714:	e0 6b 0b 05 	mov	r11,2821
80003718:	33 5c       	mov	r12,53
8000371a:	f0 1f 00 76 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL6, 0x0005);		// y control
8000371e:	30 5b       	mov	r11,5
80003720:	33 6c       	mov	r12,54
80003722:	f0 1f 00 74 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL7, 0x0F08);		// y control
80003726:	e0 6b 0f 08 	mov	r11,3848
8000372a:	33 7c       	mov	r12,55
8000372c:	f0 1f 00 71 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL8, 0x0302);		// y control
80003730:	e0 6b 03 02 	mov	r11,770
80003734:	33 8c       	mov	r12,56
80003736:	f0 1f 00 6f 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_Y_CONTROL9, 0x3033);		// y control
8000373a:	e0 6b 30 33 	mov	r11,12339
8000373e:	33 9c       	mov	r12,57
80003740:	f0 1f 00 6c 	mcall	800038f0 <screen_Init+0x3c8>
	
	//Power Setting:
	
	_writeRegister(R61580_PANEL_CONTROL1, 0x0018);	// 80Hz
80003744:	31 8b       	mov	r11,24
80003746:	e0 6c 00 90 	mov	r12,144
8000374a:	f0 1f 00 6a 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL1, 0x0530);	// Power Control
8000374e:	e0 6b 05 30 	mov	r11,1328
80003752:	31 0c       	mov	r12,16
80003754:	f0 1f 00 67 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL2, 0x0237);
80003758:	e0 6b 02 37 	mov	r11,567
8000375c:	31 1c       	mov	r12,17
8000375e:	f0 1f 00 65 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL3, 0x01BF);
80003762:	e0 6b 01 bf 	mov	r11,447
80003766:	31 2c       	mov	r12,18
80003768:	f0 1f 00 62 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_POWER_CONTROL4, 0x1000);
8000376c:	e0 6b 10 00 	mov	r11,4096
80003770:	31 3c       	mov	r12,19
80003772:	f0 1f 00 60 	mcall	800038f0 <screen_Init+0x3c8>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80003776:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000377a:	e0 6a 50 00 	mov	r10,20480
8000377e:	ea 1a 00 c3 	orh	r10,0xc3
80003782:	f0 0a 00 0a 	add	r10,r8,r10
80003786:	c5 8b       	rjmp	80003636 <screen_Init+0x10e>
	
	cpu_delay_ms(200, BOARD_OSC0_HZ);

	_writeRegister(R61580_DRIVER_CONTROL, 0x0000  | (1 << SS));
80003788:	e0 6b 01 00 	mov	r11,256
8000378c:	30 1c       	mov	r12,1
8000378e:	f0 1f 00 59 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_WAVE_CONTROL, 0x0200);
80003792:	e0 6b 02 00 	mov	r11,512
80003796:	30 2c       	mov	r12,2
80003798:	f0 1f 00 56 	mcall	800038f0 <screen_Init+0x3c8>
	//_write(R61580_ENTRY_MODE, 0x0000 | (1 << ORG) | (1 << ID0) | (1 << AM));
	_writeRegister(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
8000379c:	33 0b       	mov	r11,48
8000379e:	30 3c       	mov	r12,3
800037a0:	f0 1f 00 54 	mcall	800038f0 <screen_Init+0x3c8>
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID0) | (1 << AM));
	#else
	_write(R61580_ENTRY_MODE, 0x0000 | (1 << ID1) | (1 << ID0));
	#endif*/
	
	_writeRegister(R61580_DISPLAY_CONTROL3, 0x0001);		//Scan Cycle
800037a4:	30 1b       	mov	r11,1
800037a6:	30 9c       	mov	r12,9
800037a8:	f0 1f 00 52 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_DISPLAY_CONTROL4, 0x0008);		//Sets output interval FMARK
800037ac:	30 8b       	mov	r11,8
800037ae:	30 ac       	mov	r12,10
800037b0:	f0 1f 00 50 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_INTERFACE_CONTROL1, 0x0000);	//Sets the interface format
800037b4:	30 0b       	mov	r11,0
800037b6:	30 cc       	mov	r12,12
800037b8:	f0 1f 00 4e 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_MARKER_POSITION, 0xD000);		//Sets the output position
800037bc:	e0 6b d0 00 	mov	r11,53248
800037c0:	30 dc       	mov	r12,13
800037c2:	f0 1f 00 4c 	mcall	800038f0 <screen_Init+0x3c8>
	
	_writeRegister(R61580_VCOM, 0x0030);					//Sets equalize function control bit
800037c6:	33 0b       	mov	r11,48
800037c8:	30 ec       	mov	r12,14
800037ca:	f0 1f 00 4a 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_INTEFACE_CONTROL2, 0x0000);	//Sets the signal polarity
800037ce:	30 0b       	mov	r11,0
800037d0:	30 fc       	mov	r12,15
800037d2:	f0 1f 00 48 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_HORIZONTAL, 0);
800037d6:	30 0b       	mov	r11,0
800037d8:	32 0c       	mov	r12,32
800037da:	f0 1f 00 46 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_ADDRESS_VERTICAL, 0);			//A frame memory address Set
800037de:	30 0b       	mov	r11,0
800037e0:	32 1c       	mov	r12,33
800037e2:	f0 1f 00 44 	mcall	800038f0 <screen_Init+0x3c8>
	
	_writeRegister(R61580_NVM_READ2, 0x002E);			// Selects the factor of VREG1OUT 0x77
800037e6:	32 eb       	mov	r11,46
800037e8:	32 9c       	mov	r12,41
800037ea:	f0 1f 00 42 	mcall	800038f0 <screen_Init+0x3c8>
	
	_writeRegister(R61580_ADD_HSA, 0);				// Adresse window Horizontal frame Address (Start Address)
800037ee:	30 0b       	mov	r11,0
800037f0:	35 0c       	mov	r12,80
800037f2:	f0 1f 00 40 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_HEA, SCREEN_HEIGHT);		// Adresse window Horizontal frame Address (End Address)
800037f6:	e0 6b 00 f0 	mov	r11,240
800037fa:	35 1c       	mov	r12,81
800037fc:	f0 1f 00 3d 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VEA, 0);				// Adresse window Vertical frame Address (Start Address)
80003800:	30 0b       	mov	r11,0
80003802:	35 2c       	mov	r12,82
80003804:	f0 1f 00 3b 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_ADD_VSA, SCREEN_WIDTH);		// Adresse window Vertical frame Address (End Address)
80003808:	e0 6b 01 40 	mov	r11,320
8000380c:	35 2c       	mov	r12,82
8000380e:	f0 1f 00 39 	mcall	800038f0 <screen_Init+0x3c8>
	
	
	_writeRegister(R61580_BASE_IMAGE, (uint16_t) (1 << REV));	// Base image Display Control
80003812:	30 1b       	mov	r11,1
80003814:	36 1c       	mov	r12,97
80003816:	f0 1f 00 37 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_SCROLL_VERTICAL, 0x0000);
8000381a:	30 0b       	mov	r11,0
8000381c:	36 ac       	mov	r12,106
8000381e:	f0 1f 00 35 	mcall	800038f0 <screen_Init+0x3c8>
	
	_writeRegister(R61580_PARTIAL_DISPLAY, 0x0000);		// Sets the display position of partial image
80003822:	30 0b       	mov	r11,0
80003824:	e0 6c 00 80 	mov	r12,128
80003828:	f0 1f 00 32 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME1, 0x0000);		// Sets the start Line Address
8000382c:	30 0b       	mov	r11,0
8000382e:	e0 6c 00 81 	mov	r12,129
80003832:	f0 1f 00 30 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_PARTIAL_FRAME2, 0x005F);		// Sets the end Line Address
80003836:	35 fb       	mov	r11,95
80003838:	e0 6c 00 82 	mov	r12,130
8000383c:	f0 1f 00 2d 	mcall	800038f0 <screen_Init+0x3c8>
	_writeRegister(R61580_PANEL_CONTROL3, 0x0701);		// Sets VCOM equalize period
80003840:	e0 6b 07 01 	mov	r11,1793
80003844:	e0 6c 00 93 	mov	r12,147
80003848:	f0 1f 00 2a 	mcall	800038f0 <screen_Init+0x3c8>
	
	_writeRegister(R61580_DISPLAY_CONTROL1, 0x0100);		//Display Control 1
8000384c:	e0 6b 01 00 	mov	r11,256
80003850:	30 7c       	mov	r12,7
80003852:	f0 1f 00 28 	mcall	800038f0 <screen_Init+0x3c8>
	{
		.diva = AVR32_PWM_DIVA_CLK_OFF,
		.divb = AVR32_PWM_DIVB_CLK_OFF,
		.prea = AVR32_PWM_PREA_MCK,
		.preb = AVR32_PWM_PREB_MCK
	};
80003856:	30 08       	mov	r8,0
80003858:	50 88       	stdsp	sp[0x20],r8
8000385a:	50 98       	stdsp	sp[0x24],r8
8000385c:	50 a8       	stdsp	sp[0x28],r8
8000385e:	50 b8       	stdsp	sp[0x2c],r8
		
	volatile avr32_pwm_channel_t pwm_channel = { .ccnt = 0 };
80003860:	30 0a       	mov	r10,0
80003862:	30 0b       	mov	r11,0
80003864:	fa eb 00 00 	st.d	sp[0],r10
80003868:	fa c9 ff f8 	sub	r9,sp,-8
8000386c:	f2 eb 00 00 	st.d	r9[0],r10
80003870:	fa c9 ff f0 	sub	r9,sp,-16
80003874:	f2 eb 00 00 	st.d	r9[0],r10
80003878:	fa c9 ff e8 	sub	r9,sp,-24
8000387c:	f2 eb 00 00 	st.d	r9[0],r10

	// With these settings, the output waveform period will be:
	// (115200/256)/20 == 22.5Hz == (MCK/prescaler)/period, with
	// MCK == 115200Hz, prescaler == 256, period == 20. 

	pwm_channel.cdty = 1; // Channel duty cycle, should be < CPRD. 
80003880:	30 1b       	mov	r11,1
80003882:	50 1b       	stdsp	sp[0x4],r11
	pwm_channel.cprd = 20; // Channel period. 
80003884:	31 49       	mov	r9,20
80003886:	50 29       	stdsp	sp[0x8],r9
	pwm_channel.cupd = 0; // Channel update is not used here. 
80003888:	50 48       	stdsp	sp[0x10],r8
	pwm_channel.CMR.calg = PWM_MODE_LEFT_ALIGNED; // Channel mode. 
8000388a:	40 09       	lddsp	r9,sp[0x0]
8000388c:	f3 d8 d1 01 	bfins	r9,r8,0x8,0x1
80003890:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpol = PWM_POLARITY_LOW;      // Channel polarity. 
80003892:	40 09       	lddsp	r9,sp[0x0]
80003894:	f3 d8 d1 21 	bfins	r9,r8,0x9,0x1
80003898:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpd = PWM_UPDATE_DUTY;        // Not used the first time. 
8000389a:	40 09       	lddsp	r9,sp[0x0]
8000389c:	f3 d8 d1 41 	bfins	r9,r8,0xa,0x1
800038a0:	50 09       	stdsp	sp[0x0],r9
	pwm_channel.CMR.cpre = AVR32_PWM_CPRE_MCK_DIV_32; // Channel prescaler. 
800038a2:	40 08       	lddsp	r8,sp[0x0]
800038a4:	30 57       	mov	r7,5
800038a6:	f1 d7 d0 04 	bfins	r8,r7,0x0,0x4
800038aa:	50 08       	stdsp	sp[0x0],r8
	
	// Enable the alternative mode of the output pin to connect it to the PWM
	// module within the device. 
	gpio_enable_module_pin(PIN_PWM_TFT, FCT_PWM_TFT);
800038ac:	33 cc       	mov	r12,60
800038ae:	f0 1f 00 12 	mcall	800038f4 <screen_Init+0x3cc>

	// Initialize the PWM module. 
	pwm_init(&pwm_opt);
800038b2:	fa cc ff e0 	sub	r12,sp,-32
800038b6:	f0 1f 00 11 	mcall	800038f8 <screen_Init+0x3d0>

	// Set channel configuration to channel 0. 
	pwm_channel_init(5, &pwm_channel);
800038ba:	1a 9b       	mov	r11,sp
800038bc:	0e 9c       	mov	r12,r7
800038be:	f0 1f 00 10 	mcall	800038fc <screen_Init+0x3d4>

	// Start channel 0. 
	pwm_start_channels(1 << 5);
800038c2:	32 0c       	mov	r12,32
800038c4:	f0 1f 00 0f 	mcall	80003900 <screen_Init+0x3d8>
	spi_setupChipReg(AVR32_SPI0_ADDRESS, &screenOptions, BOARD_OSC0_HZ);

	_reset();
	_powerUp();
	_setPWM();
}
800038c8:	2e 8d       	sub	sp,-96
800038ca:	e3 cd 80 80 	ldm	sp++,r7,pc
800038ce:	00 00       	add	r0,r0
800038d0:	80 00       	ld.sh	r0,r0[0x0]
800038d2:	7a 88       	ld.w	r8,sp[0x20]
800038d4:	80 00       	ld.sh	r0,r0[0x0]
800038d6:	7a a8       	ld.w	r8,sp[0x28]
800038d8:	80 00       	ld.sh	r0,r0[0x0]
800038da:	29 c4       	sub	r4,-100
800038dc:	80 00       	ld.sh	r0,r0[0x0]
800038de:	2e 66       	sub	r6,-26
800038e0:	80 00       	ld.sh	r0,r0[0x0]
800038e2:	2f f4       	sub	r4,-1
800038e4:	80 00       	ld.sh	r0,r0[0x0]
800038e6:	2f 3c       	sub	r12,-13
800038e8:	80 00       	ld.sh	r0,r0[0x0]
800038ea:	2a 10       	sub	r0,-95
800038ec:	80 00       	ld.sh	r0,r0[0x0]
800038ee:	29 f4       	sub	r4,-97
800038f0:	80 00       	ld.sh	r0,r0[0x0]
800038f2:	32 e8       	mov	r8,46
800038f4:	80 00       	ld.sh	r0,r0[0x0]
800038f6:	29 72       	sub	r2,-105
800038f8:	80 00       	ld.sh	r0,r0[0x0]
800038fa:	2e 00       	sub	r0,-32
800038fc:	80 00       	ld.sh	r0,r0[0x0]
800038fe:	2d b8       	sub	r8,-37
80003900:	80 00       	ld.sh	r0,r0[0x0]
80003902:	2d ee       	sub	lr,-34

80003904 <vector2_Add>:
 *  Author: voletqu
 */ 

#include "vector2.h"

Vector2 vector2_Add(Vector2 v1, Vector2 v2){
80003904:	eb cd 00 10 	pushm	r4
80003908:	fa c4 ff fc 	sub	r4,sp,-4
	return (Vector2){.x = v1.x + v2.x,
8000390c:	09 ea       	ld.ub	r10,r4[0x6]
8000390e:	09 a9       	ld.ub	r9,r4[0x2]
80003910:	f4 09 00 09 	add	r9,r10,r9
80003914:	88 2b       	ld.sh	r11,r4[0x4]
80003916:	88 0a       	ld.sh	r10,r4[0x0]
80003918:	f6 0a 00 0a 	add	r10,r11,r10
8000391c:	b8 0a       	st.h	r12[0x0],r10
8000391e:	b8 a9       	st.b	r12[0x2],r9
					 .y = v1.y + v2.y};
80003920:	e3 cd 00 10 	ldm	sp++,r4
80003924:	5e fc       	retal	r12
80003926:	d7 03       	nop

80003928 <mainCentre>:
#include "GFX/gui.h"
#include "GFX/gfx.h"

uint8_t sectorsData[512];

void mainCentre(void){
80003928:	d4 31       	pushm	r0-r7,lr
8000392a:	20 5d       	sub	sp,20
	sysclk_init();
8000392c:	f0 1f 00 2f 	mcall	800039e8 <mainCentre+0xc0>
	
	irq_initialize_vectors();
80003930:	f0 1f 00 2f 	mcall	800039ec <mainCentre+0xc4>
	cpu_irq_enable();
80003934:	d5 03       	csrf	0x10
	
	screen_Init();
80003936:	f0 1f 00 2f 	mcall	800039f0 <mainCentre+0xc8>
	//gui_loadingScreen();
	
	//cpu_delay_ms(500,BOARD_OSC0_HZ);
	
	sdcard_init();
8000393a:	f0 1f 00 2f 	mcall	800039f4 <mainCentre+0xcc>
	sdcard_mount();
8000393e:	f0 1f 00 2f 	mcall	800039f8 <mainCentre+0xd0>
	//gui_Init();
	
	//menus[currentMenuId](true);
	
	sdcard_setFileToRead(0);
80003942:	30 0c       	mov	r12,0
80003944:	f0 1f 00 2e 	mcall	800039fc <mainCentre+0xd4>
		if(needRepaint){
			menus[currentMenuId](menuChanged);
			needRepaint = false;
		}*/
	
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
80003948:	30 06       	mov	r6,0
8000394a:	fa c0 ff fc 	sub	r0,sp,-4
		sdcard_getNextSectorFast(sectorsData);
8000394e:	4a d2       	lddpc	r2,80003a00 <mainCentre+0xd8>
		
		gfx_BeginNewTerminal((Vector2){0,200});
80003950:	3c 81       	mov	r1,-56
#include "GFX/gui.h"
#include "GFX/gfx.h"

uint8_t sectorsData[512];

void mainCentre(void){
80003952:	e4 c3 fe 00 	sub	r3,r2,-512
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
		sdcard_getNextSectorFast(sectorsData);
		
		gfx_BeginNewTerminal((Vector2){0,200});
		for(uint8_t i = 0; i < 16; i++){
			gfx_AddLineToTerminal((char*)(sectorsData + (i * 32)), 32, (Color){GREEN}, false);	
80003956:	e0 65 07 e0 	mov	r5,2016
		if(needRepaint){
			menus[currentMenuId](menuChanged);
			needRepaint = false;
		}*/
	
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
8000395a:	50 06       	stdsp	sp[0x0],r6
8000395c:	e0 68 00 f0 	mov	r8,240
80003960:	e0 69 01 40 	mov	r9,320
80003964:	0c 9a       	mov	r10,r6
80003966:	0c 9b       	mov	r11,r6
80003968:	00 9c       	mov	r12,r0
8000396a:	f0 1f 00 27 	mcall	80003a04 <mainCentre+0xdc>
8000396e:	40 08       	lddsp	r8,sp[0x0]
80003970:	1a d8       	st.w	--sp,r8
80003972:	fa e8 00 08 	ld.d	r8,sp[8]
80003976:	bb 29       	st.d	--sp,r8
80003978:	f0 1f 00 24 	mcall	80003a08 <mainCentre+0xe0>
		sdcard_getNextSectorFast(sectorsData);
8000397c:	04 9c       	mov	r12,r2
8000397e:	f0 1f 00 24 	mcall	80003a0c <mainCentre+0xe4>
		
		gfx_BeginNewTerminal((Vector2){0,200});
80003982:	fb 56 00 18 	st.h	sp[24],r6
80003986:	fb 61 00 1a 	st.b	sp[26],r1
8000398a:	40 68       	lddsp	r8,sp[0x18]
8000398c:	1a d8       	st.w	--sp,r8
8000398e:	f0 1f 00 21 	mcall	80003a10 <mainCentre+0xe8>
80003992:	04 97       	mov	r7,r2
#include "GFX/gui.h"
#include "GFX/gfx.h"

uint8_t sectorsData[512];

void mainCentre(void){
80003994:	2f cd       	sub	sp,-16
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
		sdcard_getNextSectorFast(sectorsData);
		
		gfx_BeginNewTerminal((Vector2){0,200});
		for(uint8_t i = 0; i < 16; i++){
			gfx_AddLineToTerminal((char*)(sectorsData + (i * 32)), 32, (Color){GREEN}, false);	
80003996:	32 04       	mov	r4,32
80003998:	50 46       	stdsp	sp[0x10],r6
8000399a:	fb 55 00 10 	st.h	sp[16],r5
8000399e:	40 48       	lddsp	r8,sp[0x10]
800039a0:	1a d8       	st.w	--sp,r8
800039a2:	0c 9a       	mov	r10,r6
800039a4:	08 9b       	mov	r11,r4
800039a6:	0e 9c       	mov	r12,r7
800039a8:	f0 1f 00 1b 	mcall	80003a14 <mainCentre+0xec>
800039ac:	2e 07       	sub	r7,-32
	
		screen_SetPixels(Rect(0,0,320,240),(Color){BLACK});
		sdcard_getNextSectorFast(sectorsData);
		
		gfx_BeginNewTerminal((Vector2){0,200});
		for(uint8_t i = 0; i < 16; i++){
800039ae:	2f fd       	sub	sp,-4
800039b0:	06 37       	cp.w	r7,r3
800039b2:	cf 31       	brne	80003998 <mainCentre+0x70>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800039b4:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800039b8:	e0 6a a8 00 	mov	r10,43008
800039bc:	ea 1a 00 61 	orh	r10,0x61
800039c0:	f0 0a 00 0a 	add	r10,r8,r10
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
800039c4:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
800039c8:	14 38       	cp.w	r8,r10
800039ca:	e0 88 00 08 	brls	800039da <mainCentre+0xb2>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
800039ce:	12 38       	cp.w	r8,r9
800039d0:	fe 98 ff fa 	brls	800039c4 <mainCentre+0x9c>
800039d4:	12 3a       	cp.w	r10,r9
800039d6:	cc 23       	brcs	8000395a <mainCentre+0x32>
800039d8:	cf 6b       	rjmp	800039c4 <mainCentre+0x9c>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
800039da:	12 38       	cp.w	r8,r9
800039dc:	fe 9b ff bf 	brhi	8000395a <mainCentre+0x32>
800039e0:	12 3a       	cp.w	r10,r9
800039e2:	cb c3       	brcs	8000395a <mainCentre+0x32>
800039e4:	cf 0b       	rjmp	800039c4 <mainCentre+0x9c>
800039e6:	00 00       	add	r0,r0
800039e8:	80 00       	ld.sh	r0,r0[0x0]
800039ea:	42 48       	lddsp	r8,sp[0x90]
800039ec:	80 00       	ld.sh	r0,r0[0x0]
800039ee:	2a b0       	sub	r0,-85
800039f0:	80 00       	ld.sh	r0,r0[0x0]
800039f2:	35 28       	mov	r8,82
800039f4:	80 00       	ld.sh	r0,r0[0x0]
800039f6:	41 c0       	lddsp	r0,sp[0x70]
800039f8:	80 00       	ld.sh	r0,r0[0x0]
800039fa:	3e 18       	mov	r8,-31
800039fc:	80 00       	ld.sh	r0,r0[0x0]
800039fe:	3a 18       	mov	r8,-95
80003a00:	00 00       	add	r0,r0
80003a02:	05 44       	ld.w	r4,--r2
80003a04:	80 00       	ld.sh	r0,r0[0x0]
80003a06:	32 d8       	mov	r8,45
80003a08:	80 00       	ld.sh	r0,r0[0x0]
80003a0a:	34 4c       	mov	r12,68
80003a0c:	80 00       	ld.sh	r0,r0[0x0]
80003a0e:	3c f4       	mov	r4,-49
80003a10:	80 00       	ld.sh	r0,r0[0x0]
80003a12:	30 78       	mov	r8,7
80003a14:	80 00       	ld.sh	r0,r0[0x0]
80003a16:	32 14       	mov	r4,33

80003a18 <sdcard_setFileToRead>:
bool sdcard_checkPresence(void){
	return sd_mmc_spi_check_presence(); 
}

bool sdcard_setFileToRead(uint8_t fileId){
	cluster = files[fileId].firstCluster;
80003a18:	a5 7c       	lsl	r12,0x5
80003a1a:	49 78       	lddpc	r8,80003a74 <sdcard_setFileToRead+0x5c>
80003a1c:	f0 0c 00 0c 	add	r12,r8,r12
80003a20:	78 78       	ld.w	r8,r12[0x1c]
80003a22:	49 69       	lddpc	r9,80003a78 <sdcard_setFileToRead+0x60>
80003a24:	93 08       	st.w	r9[0x0],r8
	if(cluster == 0)
80003a26:	58 08       	cp.w	r8,0
80003a28:	c0 21       	brne	80003a2c <sdcard_setFileToRead+0x14>
80003a2a:	5e fd       	retal	0
		return false;
	sector = (cluster - 2) * sectorPerCluster + dataSector;
80003a2c:	49 49       	lddpc	r9,80003a7c <sdcard_setFileToRead+0x64>
80003a2e:	13 89       	ld.ub	r9,r9[0x0]
80003a30:	20 28       	sub	r8,2
80003a32:	f2 08 02 48 	mul	r8,r9,r8
80003a36:	49 39       	lddpc	r9,80003a80 <sdcard_setFileToRead+0x68>
80003a38:	72 09       	ld.w	r9,r9[0x0]
80003a3a:	12 08       	add	r8,r9
80003a3c:	49 29       	lddpc	r9,80003a84 <sdcard_setFileToRead+0x6c>
80003a3e:	93 08       	st.w	r9[0x0],r8
	clustersFirstSector = sector;
80003a40:	49 29       	lddpc	r9,80003a88 <sdcard_setFileToRead+0x70>
80003a42:	93 08       	st.w	r9[0x0],r8
	
	if(isFAT32){
80003a44:	49 28       	lddpc	r8,80003a8c <sdcard_setFileToRead+0x74>
80003a46:	11 89       	ld.ub	r9,r8[0x0]
80003a48:	30 08       	mov	r8,0
80003a4a:	f0 09 18 00 	cp.b	r9,r8
80003a4e:	c0 b0       	breq	80003a64 <sdcard_setFileToRead+0x4c>
		division = 7;
80003a50:	30 79       	mov	r9,7
80003a52:	49 08       	lddpc	r8,80003a90 <sdcard_setFileToRead+0x78>
80003a54:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_32;
80003a56:	e0 69 ff f8 	mov	r9,65528
80003a5a:	ea 19 0f ff 	orh	r9,0xfff
80003a5e:	48 e8       	lddpc	r8,80003a94 <sdcard_setFileToRead+0x7c>
80003a60:	91 09       	st.w	r8[0x0],r9
80003a62:	5e ff       	retal	1
	}
	else{
		division = 8;
80003a64:	30 89       	mov	r9,8
80003a66:	48 b8       	lddpc	r8,80003a90 <sdcard_setFileToRead+0x78>
80003a68:	b0 89       	st.b	r8[0x0],r9
		sectorsEnd = FILE_END_16;
80003a6a:	e0 69 ff ef 	mov	r9,65519
80003a6e:	48 a8       	lddpc	r8,80003a94 <sdcard_setFileToRead+0x7c>
80003a70:	91 09       	st.w	r8[0x0],r9
80003a72:	5e ff       	retal	1
80003a74:	00 00       	add	r0,r0
80003a76:	07 54       	ld.sh	r4,--r3
80003a78:	00 00       	add	r0,r0
80003a7a:	07 48       	ld.w	r8,--r3
80003a7c:	00 00       	add	r0,r0
80003a7e:	07 50       	ld.sh	r0,--r3
80003a80:	00 00       	add	r0,r0
80003a82:	15 d4       	ld.ub	r4,r10[0x5]
80003a84:	00 00       	add	r0,r0
80003a86:	07 4c       	ld.w	r12,--r3
80003a88:	00 00       	add	r0,r0
80003a8a:	15 e0       	ld.ub	r0,r10[0x6]
80003a8c:	00 00       	add	r0,r0
80003a8e:	03 14       	ld.sh	r4,r1++
80003a90:	00 00       	add	r0,r0
80003a92:	15 e4       	ld.ub	r4,r10[0x6]
80003a94:	00 00       	add	r0,r0
80003a96:	07 44       	ld.w	r4,--r3

80003a98 <pdcaISR>:
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
}

__attribute__((__interrupt__)) void pdcaISR(void)
{
80003a98:	d4 01       	pushm	lr
	// Disable all interrupts.
	Disable_global_interrupt();
80003a9a:	d3 03       	ssrf	0x10
	// Disable interrupt channel.
	pdca_disable_interrupt_transfer_complete(0);
80003a9c:	30 0c       	mov	r12,0
80003a9e:	f0 1f 00 09 	mcall	80003ac0 <pdcaISR+0x28>
	sd_mmc_spi_read_close_PDCA();//unselects the SD/MMC memory.
80003aa2:	f0 1f 00 09 	mcall	80003ac4 <pdcaISR+0x2c>
	// Disable unnecessary channel
	pdca_disable(1);
80003aa6:	30 1c       	mov	r12,1
80003aa8:	f0 1f 00 08 	mcall	80003ac8 <pdcaISR+0x30>
	pdca_disable(0);
80003aac:	30 0c       	mov	r12,0
80003aae:	f0 1f 00 07 	mcall	80003ac8 <pdcaISR+0x30>
	// Enable all interrupts.
	Enable_global_interrupt();
80003ab2:	d5 03       	csrf	0x10
	endOfTransfer = true;
80003ab4:	30 19       	mov	r9,1
80003ab6:	48 68       	lddpc	r8,80003acc <pdcaISR+0x34>
80003ab8:	b0 89       	st.b	r8[0x0],r9
80003aba:	d4 02       	popm	lr
80003abc:	d6 03       	rete
80003abe:	00 00       	add	r0,r0
80003ac0:	80 00       	ld.sh	r0,r0[0x0]
80003ac2:	2b a8       	sub	r8,-70
80003ac4:	80 00       	ld.sh	r0,r0[0x0]
80003ac6:	21 20       	sub	r0,18
80003ac8:	80 00       	ld.sh	r0,r0[0x0]
80003aca:	2b 50       	sub	r0,-75
80003acc:	00 00       	add	r0,r0
80003ace:	03 15       	ld.sh	r5,r1++

80003ad0 <_pdcaInit>:
		entry++;
	}
}

void _pdcaInit(void)
{
80003ad0:	eb cd 40 b0 	pushm	r4-r5,r7,lr
80003ad4:	20 cd       	sub	sp,48
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 8,          // select peripheral ID - data are on reception from SPI1 RX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
80003ad6:	49 78       	lddpc	r8,80003b30 <_pdcaInit+0x60>
80003ad8:	fa c7 ff e8 	sub	r7,sp,-24
80003adc:	f0 ea 00 00 	ld.d	r10,r8[0]
80003ae0:	ee eb 00 00 	st.d	r7[0],r10
80003ae4:	f0 ea 00 08 	ld.d	r10,r8[8]
80003ae8:	ee eb 00 08 	st.d	r7[8],r10
80003aec:	f0 e8 00 10 	ld.d	r8,r8[16]
80003af0:	ee e9 00 10 	st.d	r7[16],r8
		.size = 512,                                // transfer counter: here the size of the string
		.r_addr = NULL,                             // next memory address after 1st transfer complete
		.r_size = 0,                                // next transfer counter not used here
		.pid = 16,          // select peripheral ID - data are on emission from SPI1 TX line
		.transfer_size = PDCA_TRANSFER_SIZE_BYTE    // select size of the transfer: 8,16,32 bits
	};
80003af4:	49 08       	lddpc	r8,80003b34 <_pdcaInit+0x64>
80003af6:	1a 9b       	mov	r11,sp
80003af8:	f0 e4 00 00 	ld.d	r4,r8[0]
80003afc:	fa e5 00 00 	st.d	sp[0],r4
80003b00:	f0 e4 00 08 	ld.d	r4,r8[8]
80003b04:	fa e5 00 08 	st.d	sp[8],r4
80003b08:	f0 e8 00 10 	ld.d	r8,r8[16]
80003b0c:	fa e9 00 10 	st.d	sp[16],r8

	// Init PDCA transmission channel
	pdca_init_channel(1, &pdca_options_SPI_TX);
80003b10:	30 1c       	mov	r12,1
80003b12:	f0 1f 00 0a 	mcall	80003b38 <_pdcaInit+0x68>
	// Init PDCA Reception channel
	pdca_init_channel(0, &pdca_options_SPI_RX);
80003b16:	0e 9b       	mov	r11,r7
80003b18:	30 0c       	mov	r12,0
80003b1a:	f0 1f 00 08 	mcall	80003b38 <_pdcaInit+0x68>
	//! \brief Enable pdca transfer interrupt when completed
	INTC_register_interrupt(&pdcaISR, AVR32_PDCA_IRQ_0, AVR32_INTC_INT1);  // pdca_channel_spi0_RX = 0
80003b1e:	30 1a       	mov	r10,1
80003b20:	36 0b       	mov	r11,96
80003b22:	48 7c       	lddpc	r12,80003b3c <_pdcaInit+0x6c>
80003b24:	f0 1f 00 07 	mcall	80003b40 <_pdcaInit+0x70>
}
80003b28:	2f 4d       	sub	sp,-48
80003b2a:	e3 cd 80 b0 	ldm	sp++,r4-r5,r7,pc
80003b2e:	00 00       	add	r0,r0
80003b30:	80 00       	ld.sh	r0,r0[0x0]
80003b32:	7a f0       	ld.w	r0,sp[0x3c]
80003b34:	80 00       	ld.sh	r0,r0[0x0]
80003b36:	7a b8       	ld.w	r8,sp[0x2c]
80003b38:	80 00       	ld.sh	r0,r0[0x0]
80003b3a:	2c 08       	sub	r8,-64
80003b3c:	80 00       	ld.sh	r0,r0[0x0]
80003b3e:	3a 98       	mov	r8,-87
80003b40:	80 00       	ld.sh	r0,r0[0x0]
80003b42:	2a 30       	sub	r0,-93

80003b44 <_readSectorFast>:
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI

	return true;   // Read done.
}

bool _readSectorFast(void *ram, uint32_t sector){
80003b44:	eb cd 40 80 	pushm	r7,lr
80003b48:	16 97       	mov	r7,r11
	pdca_load_channel( 0, ram, 512);
80003b4a:	e0 6a 02 00 	mov	r10,512
80003b4e:	18 9b       	mov	r11,r12
80003b50:	30 0c       	mov	r12,0
80003b52:	f0 1f 00 17 	mcall	80003bac <_readSectorFast+0x68>
	pdca_load_channel( 1, dummyData, 512);
80003b56:	e0 6a 02 00 	mov	r10,512
80003b5a:	49 6b       	lddpc	r11,80003bb0 <_readSectorFast+0x6c>
80003b5c:	30 1c       	mov	r12,1
80003b5e:	f0 1f 00 14 	mcall	80003bac <_readSectorFast+0x68>
	endOfTransfer = false;
80003b62:	30 09       	mov	r9,0
80003b64:	49 48       	lddpc	r8,80003bb4 <_readSectorFast+0x70>
80003b66:	b0 89       	st.b	r8[0x0],r9
	
	if(sd_mmc_spi_read_open_PDCA(sector)){
80003b68:	0e 9c       	mov	r12,r7
80003b6a:	f0 1f 00 14 	mcall	80003bb8 <_readSectorFast+0x74>
80003b6e:	c1 b0       	breq	80003ba4 <_readSectorFast+0x60>
		pdca_enable_interrupt_transfer_complete(0);
80003b70:	30 0c       	mov	r12,0
80003b72:	f0 1f 00 13 	mcall	80003bbc <_readSectorFast+0x78>
		
		spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);
80003b76:	30 1b       	mov	r11,1
80003b78:	fe 7c 28 00 	mov	r12,-55296
80003b7c:	f0 1f 00 11 	mcall	80003bc0 <_readSectorFast+0x7c>
		spi_write(SD_MMC_SPI, 0xFF);
80003b80:	e0 6b 00 ff 	mov	r11,255
80003b84:	fe 7c 28 00 	mov	r12,-55296
80003b88:	f0 1f 00 0f 	mcall	80003bc4 <_readSectorFast+0x80>
		
		pdca_enable(0);
80003b8c:	30 0c       	mov	r12,0
80003b8e:	f0 1f 00 0f 	mcall	80003bc8 <_readSectorFast+0x84>
		pdca_enable(1);
80003b92:	30 1c       	mov	r12,1
80003b94:	f0 1f 00 0d 	mcall	80003bc8 <_readSectorFast+0x84>
		while(!endOfTransfer);
80003b98:	48 79       	lddpc	r9,80003bb4 <_readSectorFast+0x70>
80003b9a:	13 88       	ld.ub	r8,r9[0x0]
80003b9c:	58 08       	cp.w	r8,0
80003b9e:	cf e0       	breq	80003b9a <_readSectorFast+0x56>
80003ba0:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		return true;
	}else{
		sd_mmc_spi_read_close_PDCA();
80003ba4:	f0 1f 00 0a 	mcall	80003bcc <_readSectorFast+0x88>
80003ba8:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80003bac:	80 00       	ld.sh	r0,r0[0x0]
80003bae:	2b d0       	sub	r0,-67
80003bb0:	00 00       	add	r0,r0
80003bb2:	00 14       	sub	r4,r0
80003bb4:	00 00       	add	r0,r0
80003bb6:	03 15       	ld.sh	r5,r1++
80003bb8:	80 00       	ld.sh	r0,r0[0x0]
80003bba:	23 78       	sub	r8,55
80003bbc:	80 00       	ld.sh	r0,r0[0x0]
80003bbe:	2b 70       	sub	r0,-73
80003bc0:	80 00       	ld.sh	r0,r0[0x0]
80003bc2:	2e ca       	sub	r10,-20
80003bc4:	80 00       	ld.sh	r0,r0[0x0]
80003bc6:	2f fa       	sub	r10,-1
80003bc8:	80 00       	ld.sh	r0,r0[0x0]
80003bca:	2b 60       	sub	r0,-74
80003bcc:	80 00       	ld.sh	r0,r0[0x0]
80003bce:	21 20       	sub	r0,18

80003bd0 <_readSector>:
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
80003bd0:	eb cd 40 f8 	pushm	r3-r7,lr
80003bd4:	20 1d       	sub	sp,4
80003bd6:	18 94       	mov	r4,r12
80003bd8:	16 97       	mov	r7,r11
	uint16_t  read_time_out;
	unsigned short data_read;
	uint8_t   r1;

	// wait for MMC not busy
	if (false == sd_mmc_spi_wait_not_busy())
80003bda:	f0 1f 00 3f 	mcall	80003cd4 <_readSector+0x104>
80003bde:	c7 80       	breq	80003cce <_readSector+0xfe>
	return false;

	spi_selectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);    // select SD_MMC_SPI
80003be0:	30 1b       	mov	r11,1
80003be2:	fe 7c 28 00 	mov	r12,-55296
80003be6:	f0 1f 00 3d 	mcall	80003cd8 <_readSector+0x108>

	// issue command
	if(card_type == SD_CARD_2_SDHC) {
80003bea:	4b d8       	lddpc	r8,80003cdc <_readSector+0x10c>
80003bec:	11 89       	ld.ub	r9,r8[0x0]
80003bee:	30 38       	mov	r8,3
80003bf0:	f0 09 18 00 	cp.b	r9,r8
80003bf4:	c0 61       	brne	80003c00 <_readSector+0x30>
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector);
80003bf6:	0e 9b       	mov	r11,r7
80003bf8:	31 1c       	mov	r12,17
80003bfa:	f0 1f 00 3a 	mcall	80003ce0 <_readSector+0x110>
80003bfe:	c0 68       	rjmp	80003c0a <_readSector+0x3a>
		} else {
		r1 = sd_mmc_spi_command(MMC_READ_SINGLE_BLOCK, sector<<9);
80003c00:	ee 0b 15 09 	lsl	r11,r7,0x9
80003c04:	31 1c       	mov	r12,17
80003c06:	f0 1f 00 37 	mcall	80003ce0 <_readSector+0x110>
	}

	// check for valid response
	if (r1 != 0x00)
80003c0a:	58 0c       	cp.w	r12,0
80003c0c:	c1 20       	breq	80003c30 <_readSector+0x60>
	{
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003c0e:	30 1b       	mov	r11,1
80003c10:	fe 7c 28 00 	mov	r12,-55296
80003c14:	f0 1f 00 34 	mcall	80003ce4 <_readSector+0x114>
80003c18:	30 0c       	mov	r12,0
		return false;
80003c1a:	c5 a8       	rjmp	80003cce <_readSector+0xfe>

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
	{
		read_time_out--;
80003c1c:	20 17       	sub	r7,1
80003c1e:	5c 87       	casts.h	r7
		if (read_time_out == 0)   // TIME-OUT
80003c20:	c0 d1       	brne	80003c3a <_readSector+0x6a>
		{
			spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS); // unselect SD_MMC_SPI
80003c22:	30 1b       	mov	r11,1
80003c24:	fe 7c 28 00 	mov	r12,-55296
80003c28:	f0 1f 00 2f 	mcall	80003ce4 <_readSector+0x114>
80003c2c:	30 0c       	mov	r12,0
			return false;
80003c2e:	c5 08       	rjmp	80003cce <_readSector+0xfe>
80003c30:	e0 67 75 30 	mov	r7,30000
		return false;
	}

	// wait for token (may be a datablock start token OR a data error token !)
	read_time_out = 30000;
	while((r1 = sd_mmc_spi_send_and_read(0xFF)) == 0xFF)
80003c34:	e0 65 00 ff 	mov	r5,255
80003c38:	3f f6       	mov	r6,-1
80003c3a:	0a 9c       	mov	r12,r5
80003c3c:	f0 1f 00 2b 	mcall	80003ce8 <_readSector+0x118>
80003c40:	ec 0c 18 00 	cp.b	r12,r6
80003c44:	ce c0       	breq	80003c1c <_readSector+0x4c>
			return false;
		}
	}

	// check token
	if (r1 != MMC_STARTBLOCK_READ)
80003c46:	3f e8       	mov	r8,-2
80003c48:	f0 0c 18 00 	cp.b	r12,r8
80003c4c:	c0 e0       	breq	80003c68 <_readSector+0x98>
	{
		spi_write(SD_MMC_SPI,0xFF);
80003c4e:	e0 6b 00 ff 	mov	r11,255
80003c52:	fe 7c 28 00 	mov	r12,-55296
80003c56:	f0 1f 00 26 	mcall	80003cec <_readSector+0x11c>
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003c5a:	30 1b       	mov	r11,1
80003c5c:	fe 7c 28 00 	mov	r12,-55296
80003c60:	f0 1f 00 21 	mcall	80003ce4 <_readSector+0x114>
80003c64:	30 0c       	mov	r12,0
		return false;
80003c66:	c3 48       	rjmp	80003cce <_readSector+0xfe>
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
	uint8_t *_ram = ram;
80003c68:	08 97       	mov	r7,r4
 * function from sd_mmc adapted to our needs
 *
 * Created 16.11.17 QVT
 * Last modified 16.11.17 QVT
 */
static bool _readSector(void *ram, uint32_t sector){
80003c6a:	e8 c5 fe 00 	sub	r5,r4,-512
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
80003c6e:	e0 64 00 ff 	mov	r4,255
80003c72:	fe 76 28 00 	mov	r6,-55296
		spi_read(SD_MMC_SPI,&data_read);
80003c76:	fa c3 ff fe 	sub	r3,sp,-2
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
	{
		spi_write(SD_MMC_SPI,0xFF);
80003c7a:	08 9b       	mov	r11,r4
80003c7c:	0c 9c       	mov	r12,r6
80003c7e:	f0 1f 00 1c 	mcall	80003cec <_readSector+0x11c>
		spi_read(SD_MMC_SPI,&data_read);
80003c82:	06 9b       	mov	r11,r3
80003c84:	0c 9c       	mov	r12,r6
80003c86:	f0 1f 00 1b 	mcall	80003cf0 <_readSector+0x120>
		*_ram++=data_read;
80003c8a:	9a 18       	ld.sh	r8,sp[0x2]
80003c8c:	0e c8       	st.b	r7++,r8
		spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
		return false;
	}

	// store datablock
	for(i=0;i<MMC_SECTOR_SIZE;i++)
80003c8e:	0a 37       	cp.w	r7,r5
80003c90:	cf 51       	brne	80003c7a <_readSector+0xaa>
		spi_read(SD_MMC_SPI,&data_read);
		*_ram++=data_read;
	}

	// load 16-bit CRC (ignored)
	spi_write(SD_MMC_SPI,0xFF);
80003c92:	e0 6b 00 ff 	mov	r11,255
80003c96:	fe 7c 28 00 	mov	r12,-55296
80003c9a:	f0 1f 00 15 	mcall	80003cec <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80003c9e:	e0 6b 00 ff 	mov	r11,255
80003ca2:	fe 7c 28 00 	mov	r12,-55296
80003ca6:	f0 1f 00 12 	mcall	80003cec <_readSector+0x11c>

	// continue delivering some clock cycles
	spi_write(SD_MMC_SPI,0xFF);
80003caa:	e0 6b 00 ff 	mov	r11,255
80003cae:	fe 7c 28 00 	mov	r12,-55296
80003cb2:	f0 1f 00 0f 	mcall	80003cec <_readSector+0x11c>
	spi_write(SD_MMC_SPI,0xFF);
80003cb6:	e0 6b 00 ff 	mov	r11,255
80003cba:	fe 7c 28 00 	mov	r12,-55296
80003cbe:	f0 1f 00 0c 	mcall	80003cec <_readSector+0x11c>

	// release chip select
	spi_unselectChip(SD_MMC_SPI, SD_MMC_SPI_NPCS);  // unselect SD_MMC_SPI
80003cc2:	30 1b       	mov	r11,1
80003cc4:	fe 7c 28 00 	mov	r12,-55296
80003cc8:	f0 1f 00 07 	mcall	80003ce4 <_readSector+0x114>
80003ccc:	30 1c       	mov	r12,1

	return true;   // Read done.
}
80003cce:	2f fd       	sub	sp,-4
80003cd0:	e3 cd 80 f8 	ldm	sp++,r3-r7,pc
80003cd4:	80 00       	ld.sh	r0,r0[0x0]
80003cd6:	21 9c       	sub	r12,25
80003cd8:	80 00       	ld.sh	r0,r0[0x0]
80003cda:	2e ca       	sub	r10,-20
80003cdc:	00 00       	add	r0,r0
80003cde:	05 2e       	ld.uh	lr,r2++
80003ce0:	80 00       	ld.sh	r0,r0[0x0]
80003ce2:	21 f4       	sub	r4,31
80003ce4:	80 00       	ld.sh	r0,r0[0x0]
80003ce6:	2f 16       	sub	r6,-15
80003ce8:	80 00       	ld.sh	r0,r0[0x0]
80003cea:	21 68       	sub	r8,22
80003cec:	80 00       	ld.sh	r0,r0[0x0]
80003cee:	2f fa       	sub	r10,-1
80003cf0:	80 00       	ld.sh	r0,r0[0x0]
80003cf2:	30 16       	mov	r6,1

80003cf4 <sdcard_getNextSectorFast>:
		clustersFirstSector = sector;
	}
	return true;
}

bool sdcard_getNextSectorFast(uint8_t *d){
80003cf4:	eb cd 40 80 	pushm	r7,lr
	if (sector == sectorsEnd)
80003cf8:	4b 98       	lddpc	r8,80003ddc <sdcard_getNextSectorFast+0xe8>
80003cfa:	70 0b       	ld.w	r11,r8[0x0]
80003cfc:	4b 98       	lddpc	r8,80003de0 <sdcard_getNextSectorFast+0xec>
80003cfe:	70 08       	ld.w	r8,r8[0x0]
80003d00:	10 3b       	cp.w	r11,r8
80003d02:	c0 31       	brne	80003d08 <sdcard_getNextSectorFast+0x14>
80003d04:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
	return false;
	
	_readSectorFast(d,sector++);
80003d08:	4b 57       	lddpc	r7,80003ddc <sdcard_getNextSectorFast+0xe8>
80003d0a:	f6 c8 ff ff 	sub	r8,r11,-1
80003d0e:	8f 08       	st.w	r7[0x0],r8
80003d10:	f0 1f 00 35 	mcall	80003de4 <sdcard_getNextSectorFast+0xf0>
	
	if(sector > clustersFirstSector + sectorPerCluster){
80003d14:	4b 58       	lddpc	r8,80003de8 <sdcard_getNextSectorFast+0xf4>
80003d16:	11 89       	ld.ub	r9,r8[0x0]
80003d18:	4b 58       	lddpc	r8,80003dec <sdcard_getNextSectorFast+0xf8>
80003d1a:	70 08       	ld.w	r8,r8[0x0]
80003d1c:	10 09       	add	r9,r8
80003d1e:	6e 08       	ld.w	r8,r7[0x0]
80003d20:	10 39       	cp.w	r9,r8
80003d22:	c0 33       	brcs	80003d28 <sdcard_getNextSectorFast+0x34>
80003d24:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
		//FUNKY FANKY'S CODE
		_readSector(&data, (cluster >> division) + FATSector);
80003d28:	4b 28       	lddpc	r8,80003df0 <sdcard_getNextSectorFast+0xfc>
80003d2a:	11 88       	ld.ub	r8,r8[0x0]
80003d2c:	4b 29       	lddpc	r9,80003df4 <sdcard_getNextSectorFast+0x100>
80003d2e:	72 0b       	ld.w	r11,r9[0x0]
80003d30:	f6 08 0a 4b 	lsr	r11,r11,r8
80003d34:	4b 18       	lddpc	r8,80003df8 <sdcard_getNextSectorFast+0x104>
80003d36:	70 08       	ld.w	r8,r8[0x0]
80003d38:	10 0b       	add	r11,r8
80003d3a:	4b 1c       	lddpc	r12,80003dfc <sdcard_getNextSectorFast+0x108>
80003d3c:	f0 1f 00 31 	mcall	80003e00 <sdcard_getNextSectorFast+0x10c>
		if(isFAT32){
80003d40:	4b 18       	lddpc	r8,80003e04 <sdcard_getNextSectorFast+0x110>
80003d42:	11 89       	ld.ub	r9,r8[0x0]
80003d44:	30 08       	mov	r8,0
80003d46:	f0 09 18 00 	cp.b	r9,r8
80003d4a:	c2 60       	breq	80003d96 <sdcard_getNextSectorFast+0xa2>
			cluster = data[0x01FF & (cluster * 4)]
80003d4c:	4a aa       	lddpc	r10,80003df4 <sdcard_getNextSectorFast+0x100>
80003d4e:	74 0b       	ld.w	r11,r10[0x0]
80003d50:	f6 09 15 02 	lsl	r9,r11,0x2
80003d54:	4a a8       	lddpc	r8,80003dfc <sdcard_getNextSectorFast+0x108>
80003d56:	f2 cc ff ff 	sub	r12,r9,-1
80003d5a:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80003d5e:	f0 0c 07 07 	ld.ub	r7,r8[r12]
80003d62:	a9 67       	lsl	r7,0x8
80003d64:	f2 cc ff fd 	sub	r12,r9,-3
80003d68:	f9 dc c0 09 	bfextu	r12,r12,0x0,0x9
80003d6c:	f0 0c 07 0c 	ld.ub	r12,r8[r12]
80003d70:	b9 6c       	lsl	r12,0x18
80003d72:	ee 0c 00 0c 	add	r12,r7,r12
80003d76:	f3 d9 c0 09 	bfextu	r9,r9,0x0,0x9
80003d7a:	f0 09 07 09 	ld.ub	r9,r8[r9]
80003d7e:	12 0c       	add	r12,r9
80003d80:	a3 6b       	lsl	r11,0x2
80003d82:	2f eb       	sub	r11,-2
80003d84:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003d88:	f0 0b 07 09 	ld.ub	r9,r8[r11]
80003d8c:	b1 69       	lsl	r9,0x10
80003d8e:	f8 09 00 08 	add	r8,r12,r9
80003d92:	95 08       	st.w	r10[0x0],r8
80003d94:	c1 38       	rjmp	80003dba <sdcard_getNextSectorFast+0xc6>
			+(data[0x01FF & (cluster * 4 + 1)] << 8)
			+(data[0x01FF & (cluster * 4 + 2)] << 16)
			+(data[0x01FF & (cluster * 4 + 3)] << 24);
		}
		else{
			cluster = data[0x01FF & (cluster * 2)]
80003d96:	49 88       	lddpc	r8,80003df4 <sdcard_getNextSectorFast+0x100>
80003d98:	70 0a       	ld.w	r10,r8[0x0]
80003d9a:	a1 7a       	lsl	r10,0x1
80003d9c:	49 89       	lddpc	r9,80003dfc <sdcard_getNextSectorFast+0x108>
80003d9e:	f4 cb ff ff 	sub	r11,r10,-1
80003da2:	f7 db c0 09 	bfextu	r11,r11,0x0,0x9
80003da6:	f2 0b 07 0b 	ld.ub	r11,r9[r11]
80003daa:	a9 6b       	lsl	r11,0x8
80003dac:	f5 da c0 09 	bfextu	r10,r10,0x0,0x9
80003db0:	f2 0a 07 0a 	ld.ub	r10,r9[r10]
80003db4:	f6 0a 00 09 	add	r9,r11,r10
80003db8:	91 09       	st.w	r8[0x0],r9
			+(data[0x01FF & (cluster * 2 + 1)] << 8);
		}
		//NORMAL
		sector = (cluster - 2) * sectorPerCluster + dataSector;
80003dba:	48 c8       	lddpc	r8,80003de8 <sdcard_getNextSectorFast+0xf4>
80003dbc:	11 89       	ld.ub	r9,r8[0x0]
80003dbe:	48 e8       	lddpc	r8,80003df4 <sdcard_getNextSectorFast+0x100>
80003dc0:	70 08       	ld.w	r8,r8[0x0]
80003dc2:	20 28       	sub	r8,2
80003dc4:	f2 08 02 48 	mul	r8,r9,r8
80003dc8:	49 09       	lddpc	r9,80003e08 <sdcard_getNextSectorFast+0x114>
80003dca:	72 09       	ld.w	r9,r9[0x0]
80003dcc:	12 08       	add	r8,r9
80003dce:	48 49       	lddpc	r9,80003ddc <sdcard_getNextSectorFast+0xe8>
80003dd0:	93 08       	st.w	r9[0x0],r8
		clustersFirstSector = sector;
80003dd2:	48 79       	lddpc	r9,80003dec <sdcard_getNextSectorFast+0xf8>
80003dd4:	93 08       	st.w	r9[0x0],r8
80003dd6:	e3 cf 90 80 	ldm	sp++,r7,pc,r12=1
80003dda:	00 00       	add	r0,r0
80003ddc:	00 00       	add	r0,r0
80003dde:	07 4c       	ld.w	r12,--r3
80003de0:	00 00       	add	r0,r0
80003de2:	07 44       	ld.w	r4,--r3
80003de4:	80 00       	ld.sh	r0,r0[0x0]
80003de6:	3b 44       	mov	r4,-76
80003de8:	00 00       	add	r0,r0
80003dea:	07 50       	ld.sh	r0,--r3
80003dec:	00 00       	add	r0,r0
80003dee:	15 e0       	ld.ub	r0,r10[0x6]
80003df0:	00 00       	add	r0,r0
80003df2:	15 e4       	ld.ub	r4,r10[0x6]
80003df4:	00 00       	add	r0,r0
80003df6:	07 48       	ld.w	r8,--r3
80003df8:	00 00       	add	r0,r0
80003dfa:	15 d8       	ld.ub	r8,r10[0x5]
80003dfc:	00 00       	add	r0,r0
80003dfe:	13 d4       	ld.ub	r4,r9[0x5]
80003e00:	80 00       	ld.sh	r0,r0[0x0]
80003e02:	3b d0       	mov	r0,-67
80003e04:	00 00       	add	r0,r0
80003e06:	03 14       	ld.sh	r4,r1++
80003e08:	00 00       	add	r0,r0
80003e0a:	15 d4       	ld.ub	r4,r10[0x5]

80003e0c <sdcard_checkPresence>:
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
}

bool sdcard_checkPresence(void){
80003e0c:	d4 01       	pushm	lr
	return sd_mmc_spi_check_presence(); 
80003e0e:	f0 1f 00 02 	mcall	80003e14 <sdcard_checkPresence+0x8>
}
80003e12:	d8 02       	popm	pc
80003e14:	80 00       	ld.sh	r0,r0[0x0]
80003e16:	22 fc       	sub	r12,47

80003e18 <sdcard_mount>:
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80003e18:	d4 31       	pushm	r0-r7,lr
80003e1a:	21 0d       	sub	sp,64
	if(!sdcard_checkPresence())
80003e1c:	f0 1f 00 dd 	mcall	80004190 <sdcard_mount+0x378>
80003e20:	e0 80 01 b4 	breq	80004188 <sdcard_mount+0x370>
		return false;
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
80003e24:	fe f8 03 70 	ld.w	r8,pc[880]
80003e28:	20 4d       	sub	sp,16
80003e2a:	f0 ea 00 00 	ld.d	r10,r8[0]
80003e2e:	fa eb 00 00 	st.d	sp[0],r10
80003e32:	f0 e8 00 08 	ld.d	r8,r8[8]
80003e36:	fa e9 00 08 	st.d	sp[8],r8
80003e3a:	e0 6c 90 00 	mov	r12,36864
80003e3e:	ea 1c 03 d0 	orh	r12,0x3d0
80003e42:	f0 1f 00 d6 	mcall	80004198 <sdcard_mount+0x380>
80003e46:	2f cd       	sub	sp,-16
80003e48:	58 0c       	cp.w	r12,0
80003e4a:	e0 80 01 9f 	breq	80004188 <sdcard_mount+0x370>
	uint16_t bytesPerSector;
	uint16_t nbrOfReservedSectors;
	uint16_t rootSize;
	uint32_t FATSize;
	
	if(_readSector(&data, 0)){
80003e4e:	30 0b       	mov	r11,0
80003e50:	fe fc 03 4c 	ld.w	r12,pc[844]
80003e54:	f0 1f 00 d3 	mcall	800041a0 <sdcard_mount+0x388>
80003e58:	e0 80 01 98 	breq	80004188 <sdcard_mount+0x370>
		
		sector  = data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 0];
80003e5c:	fe f8 03 40 	ld.w	r8,pc[832]
80003e60:	f1 39 01 c6 	ld.ub	r9,r8[454]
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 1] << 8;
80003e64:	f1 37 01 c7 	ld.ub	r7,r8[455]
80003e68:	a9 67       	lsl	r7,0x8
80003e6a:	f1 3a 01 c8 	ld.ub	r10,r8[456]
80003e6e:	b1 6a       	lsl	r10,0x10
80003e70:	14 07       	add	r7,r10
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 2] << 16;
80003e72:	12 07       	add	r7,r9
		sector += data[FIRST_PARTITION_OFFSET + SECTOR_OFFSET + 3] << 24;
80003e74:	f1 39 01 c9 	ld.ub	r9,r8[457]
80003e78:	b9 69       	lsl	r9,0x18
80003e7a:	12 07       	add	r7,r9
		
		if(data[FIRST_PARTITION_OFFSET + TYPE_OFFSET] == 0x0B)
80003e7c:	f1 39 01 c2 	ld.ub	r9,r8[450]
80003e80:	30 b8       	mov	r8,11
80003e82:	f0 09 18 00 	cp.b	r9,r8
80003e86:	c0 61       	brne	80003e92 <sdcard_mount+0x7a>
			isFAT32 = true;
80003e88:	30 19       	mov	r9,1
80003e8a:	fe f8 03 1a 	ld.w	r8,pc[794]
80003e8e:	b0 89       	st.b	r8[0x0],r9
80003e90:	c0 58       	rjmp	80003e9a <sdcard_mount+0x82>
		else 
			isFAT32 = false;
80003e92:	30 09       	mov	r9,0
80003e94:	fe f8 03 10 	ld.w	r8,pc[784]
80003e98:	b0 89       	st.b	r8[0x0],r9
			
		if(!_readSector(&data, sector))
80003e9a:	0e 9b       	mov	r11,r7
80003e9c:	fe fc 03 00 	ld.w	r12,pc[768]
80003ea0:	f0 1f 00 c0 	mcall	800041a0 <sdcard_mount+0x388>
80003ea4:	e0 80 01 72 	breq	80004188 <sdcard_mount+0x370>
80003ea8:	30 08       	mov	r8,0
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
			bpb.bpb[i] = data[i];
80003eaa:	fa cb ff f4 	sub	r11,sp,-12
80003eae:	fe fa 02 ee 	ld.w	r10,pc[750]
80003eb2:	f4 08 07 09 	ld.ub	r9,r10[r8]
80003eb6:	f6 08 0b 09 	st.b	r11[r8],r9
			isFAT32 = false;
			
		if(!_readSector(&data, sector))
			return false;
		
		for(int i = 0; i < 48; i++){ //48 = BPB length
80003eba:	2f f8       	sub	r8,-1
80003ebc:	e0 48 00 30 	cp.w	r8,48
80003ec0:	cf 91       	brne	80003eb2 <sdcard_mount+0x9a>
			bpb.bpb[i] = data[i];
		}
		
		nbrOfFAT = bpb.components.nbrOfFAT[0];
80003ec2:	fb 38 00 1c 	ld.ub	r8,sp[28]
		bytesPerSector = bpb.components.bytePerSector[0] + (bpb.components.bytePerSector[1] << 8);
80003ec6:	fb 36 00 17 	ld.ub	r6,sp[23]
80003eca:	fb 35 00 18 	ld.ub	r5,sp[24]
		nbrOfReservedSectors = bpb.components.reservedSector[0] + (bpb.components.reservedSector[1] << 8);
80003ece:	fb 39 00 1b 	ld.ub	r9,sp[27]
80003ed2:	a9 69       	lsl	r9,0x8
80003ed4:	fb 3a 00 1a 	ld.ub	r10,sp[26]
80003ed8:	f4 09 00 09 	add	r9,r10,r9
80003edc:	5c 89       	casts.h	r9
		rootSize = bpb.components.rootSize[0] + (bpb.components.rootSize[1] << 8);
80003ede:	fb 3c 00 1d 	ld.ub	r12,sp[29]
80003ee2:	fb 34 00 1e 	ld.ub	r4,sp[30]
		
		if(isFAT32){
80003ee6:	fe fa 02 be 	ld.w	r10,pc[702]
80003eea:	15 8b       	ld.ub	r11,r10[0x0]
80003eec:	30 0a       	mov	r10,0
80003eee:	f4 0b 18 00 	cp.b	r11,r10
80003ef2:	c2 20       	breq	80003f36 <sdcard_mount+0x11e>
			FATSize = bpb.components.FAT32SizeInSectors[0] +
80003ef4:	fb 3b 00 31 	ld.ub	r11,sp[49]
80003ef8:	a9 6b       	lsl	r11,0x8
80003efa:	fb 3a 00 32 	ld.ub	r10,sp[50]
80003efe:	b1 6a       	lsl	r10,0x10
80003f00:	14 0b       	add	r11,r10
80003f02:	fb 3a 00 30 	ld.ub	r10,sp[48]
80003f06:	14 0b       	add	r11,r10
80003f08:	fb 3a 00 33 	ld.ub	r10,sp[51]
80003f0c:	b9 6a       	lsl	r10,0x18
80003f0e:	f6 0a 00 0a 	add	r10,r11,r10
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
80003f12:	fb 3c 00 19 	ld.ub	r12,sp[25]
80003f16:	fe fb 02 92 	ld.w	r11,pc[658]
80003f1a:	b6 8c       	st.b	r11[0x0],r12
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80003f1c:	5c 79       	castu.h	r9
80003f1e:	12 07       	add	r7,r9
80003f20:	f4 08 02 48 	mul	r8,r10,r8
80003f24:	0e 08       	add	r8,r7
80003f26:	fe f9 02 86 	ld.w	r9,pc[646]
80003f2a:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80003f2c:	fe f9 02 84 	ld.w	r9,pc[644]
80003f30:	93 07       	st.w	r9[0x0],r7
80003f32:	30 09       	mov	r9,0
80003f34:	c2 88       	rjmp	80003f84 <sdcard_mount+0x16c>
					 (bpb.components.FAT32SizeInSectors[1] << 8) +
					 (bpb.components.FAT32SizeInSectors[2] << 16) +
					 (bpb.components.FAT32SizeInSectors[3] << 24);
		}
		else{
			FATSize = bpb.components.FATSizeInSectors[0] +
80003f36:	fb 3b 00 23 	ld.ub	r11,sp[35]
80003f3a:	a9 6b       	lsl	r11,0x8
80003f3c:	fb 3a 00 22 	ld.ub	r10,sp[34]
80003f40:	f6 0a 00 0a 	add	r10,r11,r10
					 (bpb.components.FATSizeInSectors[1] << 8);
		}
		
		sectorPerCluster = bpb.components.sectorPerCluster[0];
80003f44:	fb 33 00 19 	ld.ub	r3,sp[25]
80003f48:	fe fb 02 60 	ld.w	r11,pc[608]
80003f4c:	b6 83       	st.b	r11[0x0],r3
		rootSector = sector + nbrOfReservedSectors + (FATSize * nbrOfFAT);
80003f4e:	5c 79       	castu.h	r9
80003f50:	12 07       	add	r7,r9
80003f52:	f4 08 02 48 	mul	r8,r10,r8
80003f56:	ee 08 00 08 	add	r8,r7,r8
80003f5a:	fe f9 02 52 	ld.w	r9,pc[594]
80003f5e:	93 08       	st.w	r9[0x0],r8
		FATSector = sector + nbrOfReservedSectors;
80003f60:	fe f9 02 50 	ld.w	r9,pc[592]
80003f64:	93 07       	st.w	r9[0x0],r7
		//directory entrees store on 32 bytes
		dataSector = rootSector + ((isFAT32)?(0):(((rootSize * 32) + bytesPerSector - 1) / bytesPerSector));	
80003f66:	ea 09 15 08 	lsl	r9,r5,0x8
80003f6a:	0c 09       	add	r9,r6
80003f6c:	5c 79       	castu.h	r9
80003f6e:	f2 cb 00 01 	sub	r11,r9,1
80003f72:	e8 0a 15 08 	lsl	r10,r4,0x8
80003f76:	18 0a       	add	r10,r12
80003f78:	5c 7a       	castu.h	r10
80003f7a:	a5 7a       	lsl	r10,0x5
80003f7c:	14 0b       	add	r11,r10
80003f7e:	f6 09 0c 0a 	divs	r10,r11,r9
80003f82:	14 99       	mov	r9,r10
80003f84:	12 08       	add	r8,r9
80003f86:	fe f9 02 2e 	ld.w	r9,pc[558]
80003f8a:	93 08       	st.w	r9[0x0],r8
 * Last modified 16.11.17 QVT
 */
static void _getFilesInfos(){
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
80003f8c:	fe f8 02 20 	ld.w	r8,pc[544]
80003f90:	70 08       	ld.w	r8,r8[0x0]
80003f92:	50 f8       	stdsp	sp[0x3c],r8
80003f94:	30 03       	mov	r3,0
80003f96:	06 97       	mov	r7,r3
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
		if(entry % 16 == 0){
			if(_readSector(&data, sector))
80003f98:	fe f6 02 04 	ld.w	r6,pc[516]
80003f9c:	50 06       	stdsp	sp[0x0],r6
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
80003f9e:	30 12       	mov	r2,1
80003fa0:	32 01       	mov	r1,32
80003fa2:	30 04       	mov	r4,0
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
80003fa4:	30 f0       	mov	r0,15
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80003fa6:	0c 9a       	mov	r10,r6
80003fa8:	2f 5a       	sub	r10,-11
80003faa:	50 1a       	stdsp	sp[0x4],r10
80003fac:	0c 99       	mov	r9,r6
80003fae:	2e 49       	sub	r9,-28
80003fb0:	50 29       	stdsp	sp[0x8],r9
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
80003fb2:	eb d7 c0 04 	bfextu	r5,r7,0x0,0x4
		if(entry % 16 == 0){
80003fb6:	c0 a1       	brne	80003fca <sdcard_mount+0x1b2>
			if(_readSector(&data, sector))
80003fb8:	40 fb       	lddsp	r11,sp[0x3c]
80003fba:	40 0c       	lddsp	r12,sp[0x0]
80003fbc:	f0 1f 00 79 	mcall	800041a0 <sdcard_mount+0x388>
80003fc0:	e0 80 00 e0 	breq	80004180 <sdcard_mount+0x368>
				sector++;
80003fc4:	40 f8       	lddsp	r8,sp[0x3c]
80003fc6:	2f f8       	sub	r8,-1
80003fc8:	50 f8       	stdsp	sp[0x3c],r8
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
		relativeEntry = (entry % 16) * 32;
80003fca:	a5 75       	lsl	r5,0x5
			if(_readSector(&data, sector))
				sector++;
			else 
				return;
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
80003fcc:	ec 05 00 08 	add	r8,r6,r5
80003fd0:	f1 38 00 0b 	ld.ub	r8,r8[11]
80003fd4:	e4 08 18 00 	cp.b	r8,r2
80003fd8:	5f 8a       	srls	r10
80003fda:	e2 08 18 00 	cp.b	r8,r1
80003fde:	5f 09       	sreq	r9
80003fe0:	f5 e9 10 09 	or	r9,r10,r9
80003fe4:	e8 09 18 00 	cp.b	r9,r4
80003fe8:	c5 20       	breq	8000408c <sdcard_mount+0x274>
80003fea:	ec 05 07 0a 	ld.ub	r10,r6[r5]
80003fee:	3e 59       	mov	r9,-27
80003ff0:	f2 0a 18 00 	cp.b	r10,r9
80003ff4:	c4 c0       	breq	8000408c <sdcard_mount+0x274>
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
80003ff6:	ec 05 00 08 	add	r8,r6,r5
80003ffa:	f1 39 00 08 	ld.ub	r9,r8[8]
80003ffe:	35 78       	mov	r8,87
80004000:	f0 09 18 00 	cp.b	r9,r8
80004004:	e0 81 00 ad 	brne	8000415e <sdcard_mount+0x346>
80004008:	ec 05 00 08 	add	r8,r6,r5
8000400c:	f1 39 00 09 	ld.ub	r9,r8[9]
80004010:	34 18       	mov	r8,65
80004012:	f0 09 18 00 	cp.b	r9,r8
80004016:	e0 81 00 a4 	brne	8000415e <sdcard_mount+0x346>
8000401a:	ec 05 00 08 	add	r8,r6,r5
8000401e:	f1 39 00 0a 	ld.ub	r9,r8[10]
80004022:	35 68       	mov	r8,86
80004024:	f0 09 18 00 	cp.b	r9,r8
80004028:	e0 81 00 9b 	brne	8000415e <sdcard_mount+0x346>
				//files[id].id = id;
				if(files[id].name[0] == 0){
8000402c:	06 9c       	mov	r12,r3
8000402e:	e6 08 15 05 	lsl	r8,r3,0x5
80004032:	4e 2a       	lddpc	r10,800041b8 <sdcard_mount+0x3a0>
80004034:	f4 08 07 08 	ld.ub	r8,r10[r8]
80004038:	e8 08 18 00 	cp.b	r8,r4
8000403c:	c0 e1       	brne	80004058 <sdcard_mount+0x240>
8000403e:	ea 06 00 08 	add	r8,r5,r6
80004042:	e6 09 15 05 	lsl	r9,r3,0x5
80004046:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
80004048:	ec cb ff f5 	sub	r11,r6,-11
8000404c:	ea 0b 00 0b 	add	r11,r5,r11
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
						files[id].name[i] = data[relativeEntry + i];
80004050:	11 3a       	ld.ub	r10,r8++
80004052:	12 ca       	st.b	r9++,r10
		}
		if((data[relativeEntry + 11] == 0x00 || data[relativeEntry + 11] == 0x01 || data[relativeEntry + 11] == 0x20) && data[relativeEntry] != 0xE5){
			if(data[relativeEntry + 8] == 'W' && data[relativeEntry + 9] == 'A' && data[relativeEntry + 10] == 'V'){
				//files[id].id = id;
				if(files[id].name[0] == 0){
					for(uint8_t  i = 0; i < 11; i++){
80004054:	16 38       	cp.w	r8,r11
80004056:	cf d1       	brne	80004050 <sdcard_mount+0x238>
						files[id].name[i] = data[relativeEntry + i];
					}
				}
				//files[id].sector = sector;
				files[id].firstCluster = data[relativeEntry + 26]
80004058:	f8 08 15 05 	lsl	r8,r12,0x5
8000405c:	4d 79       	lddpc	r9,800041b8 <sdcard_mount+0x3a0>
8000405e:	f2 08 00 08 	add	r8,r9,r8
80004062:	ec 05 00 05 	add	r5,r6,r5
80004066:	eb 3a 00 1b 	ld.ub	r10,r5[27]
8000406a:	a9 6a       	lsl	r10,0x8
8000406c:	eb 39 00 14 	ld.ub	r9,r5[20]
80004070:	b1 69       	lsl	r9,0x10
80004072:	12 0a       	add	r10,r9
80004074:	eb 39 00 1a 	ld.ub	r9,r5[26]
80004078:	12 0a       	add	r10,r9
8000407a:	eb 39 00 15 	ld.ub	r9,r5[21]
8000407e:	b9 69       	lsl	r9,0x18
80004080:	f4 09 00 09 	add	r9,r10,r9
80004084:	91 79       	st.w	r8[0x1c],r9
								+(data[relativeEntry + 27] << 8)
								+(data[relativeEntry + 20] << 16)
								+(data[relativeEntry + 21] << 24);
				id++;
80004086:	2f f3       	sub	r3,-1
80004088:	5c 53       	castu.b	r3
8000408a:	c6 a8       	rjmp	8000415e <sdcard_mount+0x346>
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
8000408c:	e0 08 18 00 	cp.b	r8,r0
80004090:	c6 71       	brne	8000415e <sdcard_mount+0x346>
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
80004092:	ec 05 07 08 	ld.ub	r8,r6[r5]
80004096:	f3 d8 c0 01 	bfextu	r9,r8,0x0,0x1
8000409a:	c0 51       	brne	800040a4 <sdcard_mount+0x28c>
8000409c:	34 19       	mov	r9,65
8000409e:	f2 08 18 00 	cp.b	r8,r9
800040a2:	c3 01       	brne	80004102 <sdcard_mount+0x2ea>
800040a4:	ea c8 ff ff 	sub	r8,r5,-1
800040a8:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
800040aa:	06 9b       	mov	r11,r3
800040ac:	e6 09 15 05 	lsl	r9,r3,0x5
800040b0:	4c 2a       	lddpc	r10,800041b8 <sdcard_mount+0x3a0>
800040b2:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
800040b4:	40 1a       	lddsp	r10,sp[0x4]
800040b6:	ea 0a 00 0c 	add	r12,r5,r10
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
800040ba:	11 8a       	ld.ub	r10,r8[0x0]
800040bc:	12 ca       	st.b	r9++,r10
800040be:	2f e8       	sub	r8,-2
				id++;
			}
		}
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
800040c0:	18 38       	cp.w	r8,r12
800040c2:	cf c1       	brne	800040ba <sdcard_mount+0x2a2>
800040c4:	ea c8 ff f2 	sub	r8,r5,-14
800040c8:	0c 08       	add	r8,r6
800040ca:	f6 09 15 05 	lsl	r9,r11,0x5
800040ce:	2f b9       	sub	r9,-5
800040d0:	4b aa       	lddpc	r10,800041b8 <sdcard_mount+0x3a0>
800040d2:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
800040d4:	40 2a       	lddsp	r10,sp[0x8]
800040d6:	ea 0a 00 0c 	add	r12,r5,r10
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
800040da:	11 8a       	ld.ub	r10,r8[0x0]
800040dc:	12 ca       	st.b	r9++,r10
800040de:	2f e8       	sub	r8,-2
		else if(data[relativeEntry + 11] == 0x0F){
			if(data[relativeEntry] & 0x01 || data[relativeEntry] == 0x41){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 7; i++){
800040e0:	18 38       	cp.w	r8,r12
800040e2:	cf c1       	brne	800040da <sdcard_mount+0x2c2>
					files[id].name[i+5] = data[i*2 + relativeEntry + 14];
				}
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
800040e4:	a5 7b       	lsl	r11,0x5
800040e6:	4b 59       	lddpc	r9,800041b8 <sdcard_mount+0x3a0>
800040e8:	f2 0b 00 0b 	add	r11,r9,r11
800040ec:	ec 05 00 05 	add	r5,r6,r5
800040f0:	eb 38 00 1c 	ld.ub	r8,r5[28]
800040f4:	f7 68 00 0b 	st.b	r11[11],r8
800040f8:	eb 38 00 1e 	ld.ub	r8,r5[30]
800040fc:	f7 68 00 0c 	st.b	r11[12],r8
80004100:	c2 f8       	rjmp	8000415e <sdcard_mount+0x346>
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
80004102:	30 29       	mov	r9,2
80004104:	f2 08 18 00 	cp.b	r8,r9
80004108:	5f 09       	sreq	r9
8000410a:	34 2a       	mov	r10,66
8000410c:	f4 08 18 00 	cp.b	r8,r10
80004110:	5f 08       	sreq	r8
80004112:	f3 e8 10 08 	or	r8,r9,r8
80004116:	e8 08 18 00 	cp.b	r8,r4
8000411a:	c2 20       	breq	8000415e <sdcard_mount+0x346>
8000411c:	ea c8 ff ff 	sub	r8,r5,-1
80004120:	0c 08       	add	r8,r6
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80004122:	06 9c       	mov	r12,r3
80004124:	e6 09 15 05 	lsl	r9,r3,0x5
80004128:	2f 39       	sub	r9,-13
8000412a:	4a 4a       	lddpc	r10,800041b8 <sdcard_mount+0x3a0>
8000412c:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
8000412e:	40 1a       	lddsp	r10,sp[0x4]
80004130:	ea 0a 00 0b 	add	r11,r5,r10
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
80004134:	11 8a       	ld.ub	r10,r8[0x0]
80004136:	12 ca       	st.b	r9++,r10
80004138:	2f e8       	sub	r8,-2
				for(uint8_t i = 0; i < 2; i++){
					files[id].name[i+11] = data[i*2 + relativeEntry + 28];
				}
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
8000413a:	16 38       	cp.w	r8,r11
8000413c:	cf c1       	brne	80004134 <sdcard_mount+0x31c>
8000413e:	ea c8 ff f2 	sub	r8,r5,-14
80004142:	0c 08       	add	r8,r6
80004144:	f8 09 15 05 	lsl	r9,r12,0x5
80004148:	2e e9       	sub	r9,-18
8000414a:	49 ca       	lddpc	r10,800041b8 <sdcard_mount+0x3a0>
8000414c:	14 09       	add	r9,r10
	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
}

bool sdcard_mount(void){
8000414e:	40 0a       	lddsp	r10,sp[0x0]
80004150:	2e 8a       	sub	r10,-24
80004152:	14 05       	add	r5,r10
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
80004154:	11 8a       	ld.ub	r10,r8[0x0]
80004156:	12 ca       	st.b	r9++,r10
80004158:	2f e8       	sub	r8,-2
			}
			else if(data[relativeEntry] == 0x02 || data[relativeEntry] == 0x42){
				for(uint8_t i = 0; i < 5; i++){
					files[id].name[i+13] = data[i*2 + relativeEntry + 1];
				}
				for(uint8_t i = 0; i < 5; i++){ // 5 instead of 7 as we only store the first 25 characters
8000415a:	0a 38       	cp.w	r8,r5
8000415c:	cf c1       	brne	80004154 <sdcard_mount+0x33c>
					files[id].name[i+18] = data[i*2 + relativeEntry + 14];
				}
			}
		}
		entry++;
8000415e:	2f f7       	sub	r7,-1
80004160:	5c 87       	casts.h	r7
	uint8_t id = 0;
	uint16_t entry = 0;
	volatile uint32_t sector = rootSector;
	uint32_t relativeEntry = 0;
	
	while(entry < 512 && id < 100){
80004162:	e0 68 01 ff 	mov	r8,511
80004166:	f0 07 19 00 	cp.h	r7,r8
8000416a:	5f 89       	srls	r9
8000416c:	36 38       	mov	r8,99
8000416e:	f0 03 18 00 	cp.b	r3,r8
80004172:	5f 88       	srls	r8
80004174:	f3 e8 00 08 	and	r8,r9,r8
80004178:	e8 08 18 00 	cp.b	r8,r4
8000417c:	fe 91 ff 1b 	brne	80003fb2 <sdcard_mount+0x19a>
	if(!sd_mmc_spi_init(sdOptions, BOARD_OSC0_HZ))
		return false;
	if(!_initFat())
		return false;
	_getFilesInfos();
	_pdcaInit();
80004180:	f0 1f 00 0f 	mcall	800041bc <sdcard_mount+0x3a4>
80004184:	30 1c       	mov	r12,1
	//gfx_BeginNewTerminal((Vector2){20,200});
	//gfx_AddLineToTerminal(files[0].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[1].name, 25, (Color){WHITE},false);
	//gfx_AddLineToTerminal(files[2].name, 25, (Color){WHITE},false);

	return true;
80004186:	c0 28       	rjmp	8000418a <sdcard_mount+0x372>
80004188:	30 0c       	mov	r12,0
}
8000418a:	2f 0d       	sub	sp,-64
8000418c:	d8 32       	popm	r0-r7,pc
8000418e:	00 00       	add	r0,r0
80004190:	80 00       	ld.sh	r0,r0[0x0]
80004192:	3e 0c       	mov	r12,-32
80004194:	00 00       	add	r0,r0
80004196:	00 04       	add	r4,r0
80004198:	80 00       	ld.sh	r0,r0[0x0]
8000419a:	29 30       	sub	r0,-109
8000419c:	00 00       	add	r0,r0
8000419e:	13 d4       	ld.ub	r4,r9[0x5]
800041a0:	80 00       	ld.sh	r0,r0[0x0]
800041a2:	3b d0       	mov	r0,-67
800041a4:	00 00       	add	r0,r0
800041a6:	03 14       	ld.sh	r4,r1++
800041a8:	00 00       	add	r0,r0
800041aa:	07 50       	ld.sh	r0,--r3
800041ac:	00 00       	add	r0,r0
800041ae:	15 dc       	ld.ub	r12,r10[0x5]
800041b0:	00 00       	add	r0,r0
800041b2:	15 d8       	ld.ub	r8,r10[0x5]
800041b4:	00 00       	add	r0,r0
800041b6:	15 d4       	ld.ub	r4,r10[0x5]
800041b8:	00 00       	add	r0,r0
800041ba:	07 54       	ld.sh	r4,--r3
800041bc:	80 00       	ld.sh	r0,r0[0x0]
800041be:	3a d0       	mov	r0,-83

800041c0 <sdcard_init>:

/************************************************************************/
/* FUNCTIONS                                                            */
/************************************************************************/

void sdcard_init(void){
800041c0:	eb cd 40 80 	pushm	r7,lr
800041c4:	20 8d       	sub	sp,32
	gpio_map_t sdGPIO={
		{PIN_NPCS_SD,	FCT_NPCS_SD	  },
		{PIN_SCK_SPI1,	FCT_SCK_SPI1  },
		{PIN_MISO_SPI1, FCT_MISO_SPI1 },
		{PIN_MOSI_SPI1, FCT_MOSI_SPI1 }
	};
800041c6:	49 a8       	lddpc	r8,8000422c <sdcard_init+0x6c>
800041c8:	1a 9c       	mov	r12,sp
800041ca:	f0 ea 00 00 	ld.d	r10,r8[0]
800041ce:	fa eb 00 00 	st.d	sp[0],r10
800041d2:	f0 ea 00 08 	ld.d	r10,r8[8]
800041d6:	fa eb 00 08 	st.d	sp[8],r10
800041da:	f0 ea 00 10 	ld.d	r10,r8[16]
800041de:	fa eb 00 10 	st.d	sp[16],r10
800041e2:	f0 e8 00 18 	ld.d	r8,r8[24]
800041e6:	fa e9 00 18 	st.d	sp[24],r8

	gpio_enable_module(sdGPIO, sizeof (sdGPIO)/ sizeof(sdGPIO[0]));
800041ea:	30 4b       	mov	r11,4
800041ec:	f0 1f 00 11 	mcall	80004230 <sdcard_init+0x70>
	

	spi_initMaster((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions);
800041f0:	49 17       	lddpc	r7,80004234 <sdcard_init+0x74>
800041f2:	0e 9b       	mov	r11,r7
800041f4:	fe 7c 28 00 	mov	r12,-55296
800041f8:	f0 1f 00 10 	mcall	80004238 <sdcard_init+0x78>

	spi_selectionMode((volatile struct avr32_spi_t*) SD_MMC_SPI, 0, 0, 0);
800041fc:	30 09       	mov	r9,0
800041fe:	12 9a       	mov	r10,r9
80004200:	12 9b       	mov	r11,r9
80004202:	fe 7c 28 00 	mov	r12,-55296
80004206:	f0 1f 00 0e 	mcall	8000423c <sdcard_init+0x7c>

	spi_setupChipReg((volatile struct avr32_spi_t*) SD_MMC_SPI, &sdOptions, BOARD_OSC0_HZ);
8000420a:	e0 6a 90 00 	mov	r10,36864
8000420e:	ea 1a 03 d0 	orh	r10,0x3d0
80004212:	0e 9b       	mov	r11,r7
80004214:	fe 7c 28 00 	mov	r12,-55296
80004218:	f0 1f 00 0a 	mcall	80004240 <sdcard_init+0x80>

	spi_enable((volatile struct avr32_spi_t*) SD_MMC_SPI);
8000421c:	fe 7c 28 00 	mov	r12,-55296
80004220:	f0 1f 00 09 	mcall	80004244 <sdcard_init+0x84>
}
80004224:	2f 8d       	sub	sp,-32
80004226:	e3 cd 80 80 	ldm	sp++,r7,pc
8000422a:	00 00       	add	r0,r0
8000422c:	80 00       	ld.sh	r0,r0[0x0]
8000422e:	7a d0       	ld.w	r0,sp[0x34]
80004230:	80 00       	ld.sh	r0,r0[0x0]
80004232:	29 c4       	sub	r4,-100
80004234:	00 00       	add	r0,r0
80004236:	00 04       	add	r4,r0
80004238:	80 00       	ld.sh	r0,r0[0x0]
8000423a:	2e 66       	sub	r6,-26
8000423c:	80 00       	ld.sh	r0,r0[0x0]
8000423e:	2e 9e       	sub	lr,-23
80004240:	80 00       	ld.sh	r0,r0[0x0]
80004242:	2f 3c       	sub	r12,-13
80004244:	80 00       	ld.sh	r0,r0[0x0]
80004246:	2f f4       	sub	r4,-1

80004248 <sysclk_init>:
/* sysclk_init (void)
*
* Initializes SYSCLK for a 64 MHz clock.
*
*/
void sysclk_init (void) {
80004248:	d4 01       	pushm	lr
  // PLL formula = PLL_OUT (OSC0 / DIV) * (MUL+1) => (16MHz / 1) * (7+1) = 128MHz
  pm_switch_to_osc0(&AVR32_PM, BOARD_OSC0_HZ, OSC0_STARTUP_US);  // Switch main clock to Osc0.
8000424a:	30 3a       	mov	r10,3
8000424c:	e0 6b 90 00 	mov	r11,36864
80004250:	ea 1b 03 d0 	orh	r11,0x3d0
80004254:	fe 7c 0c 00 	mov	r12,-62464
80004258:	f0 1f 00 19 	mcall	800042bc <sysclk_init+0x74>
  pm_pll_setup(&AVR32_PM, PLL, MUL, DIV, OSC, LOCK_COUNT);
8000425c:	31 08       	mov	r8,16
8000425e:	1a d8       	st.w	--sp,r8
80004260:	30 08       	mov	r8,0
80004262:	30 19       	mov	r9,1
80004264:	30 7a       	mov	r10,7
80004266:	10 9b       	mov	r11,r8
80004268:	fe 7c 0c 00 	mov	r12,-62464
8000426c:	f0 1f 00 15 	mcall	800042c0 <sysclk_init+0x78>
   pll_freq Set to 1 for VCO frequency range 80-180MHz, set to 0 for VCO frequency range 160-240Mhz.
   pll_div2 Divide the PLL output frequency by 2 (this settings does not change the FVCO value)
   pll_wbwdisable 1 Disable the Wide-Bandith Mode (Wide-Bandwith mode allow a faster startup time and out-of-lock time). 0 to enable the Wide-Bandith Mode.
  */
  /* PLL output VCO frequency is 128MHz. We divide it by 2 with the pll_div2=1. This enable to get later main clock to 64MHz */
  pm_pll_set_option(&AVR32_PM, PLL, PLL_F, PLL_DIV2, PLL_WBW_DIS);
80004270:	30 08       	mov	r8,0
80004272:	30 19       	mov	r9,1
80004274:	12 9a       	mov	r10,r9
80004276:	10 9b       	mov	r11,r8
80004278:	fe 7c 0c 00 	mov	r12,-62464
8000427c:	f0 1f 00 12 	mcall	800042c4 <sysclk_init+0x7c>
  pm_pll_enable(&AVR32_PM, PLL);
80004280:	30 0b       	mov	r11,0
80004282:	fe 7c 0c 00 	mov	r12,-62464
80004286:	f0 1f 00 11 	mcall	800042c8 <sysclk_init+0x80>

  /* Wait for PLL0 locked */
  pm_wait_for_pll0_locked(&AVR32_PM) ;
8000428a:	fe 7c 0c 00 	mov	r12,-62464
8000428e:	f0 1f 00 10 	mcall	800042cc <sysclk_init+0x84>
  pm_cksel(&AVR32_PM, 1, 0, 0, 0, 0, 0);		// 1 divides PBA clock by two
80004292:	30 0a       	mov	r10,0
80004294:	1a da       	st.w	--sp,r10
80004296:	1a da       	st.w	--sp,r10
80004298:	14 98       	mov	r8,r10
8000429a:	14 99       	mov	r9,r10
8000429c:	30 1b       	mov	r11,1
8000429e:	fe 7c 0c 00 	mov	r12,-62464
800042a2:	f0 1f 00 0c 	mcall	800042d0 <sysclk_init+0x88>

  // Set one wait-state (WS) for flash controller. 0 WS access is up to 30MHz for HSB/CPU clock.
  // As we want to have 64MHz on HSB/CPU clock, we need to set 1 WS on flash controller.
  flashc_set_wait_state(1);
800042a6:	30 1c       	mov	r12,1
800042a8:	f0 1f 00 0b 	mcall	800042d4 <sysclk_init+0x8c>
  pm_switch_to_clock(&AVR32_PM, AVR32_PM_MCSEL_PLL0); /* Switch main clock to 64MHz */	
800042ac:	30 2b       	mov	r11,2
800042ae:	fe 7c 0c 00 	mov	r12,-62464
800042b2:	f0 1f 00 0a 	mcall	800042d8 <sysclk_init+0x90>
800042b6:	2f dd       	sub	sp,-12
}
800042b8:	d8 02       	popm	pc
800042ba:	00 00       	add	r0,r0
800042bc:	80 00       	ld.sh	r0,r0[0x0]
800042be:	2d 8c       	sub	r12,-40
800042c0:	80 00       	ld.sh	r0,r0[0x0]
800042c2:	2d 2e       	sub	lr,-46
800042c4:	80 00       	ld.sh	r0,r0[0x0]
800042c6:	2d 50       	sub	r0,-43
800042c8:	80 00       	ld.sh	r0,r0[0x0]
800042ca:	2d 6a       	sub	r10,-42
800042cc:	80 00       	ld.sh	r0,r0[0x0]
800042ce:	2d 78       	sub	r8,-41
800042d0:	80 00       	ld.sh	r0,r0[0x0]
800042d2:	2c e8       	sub	r8,-50
800042d4:	80 00       	ld.sh	r0,r0[0x0]
800042d6:	29 64       	sub	r4,-106
800042d8:	80 00       	ld.sh	r0,r0[0x0]
800042da:	2d 82       	sub	r2,-40

800042dc <main>:
#else
	#include "mainCentre.h"
#endif


int main (void) {
800042dc:	d4 01       	pushm	lr
	
	#ifdef AVIS_POLITIQUE
		mainGauche();
	#else
		mainCentre();
800042de:	f0 1f 00 02 	mcall	800042e4 <main+0x8>
	#endif
	
}
800042e2:	d8 0a       	popm	pc,r12=0
800042e4:	80 00       	ld.sh	r0,r0[0x0]
800042e6:	39 28       	mov	r8,-110

800042e8 <memcpy>:
800042e8:	58 8a       	cp.w	r10,8
800042ea:	c2 f5       	brlt	80004348 <memcpy+0x60>
800042ec:	f9 eb 10 09 	or	r9,r12,r11
800042f0:	e2 19 00 03 	andl	r9,0x3,COH
800042f4:	e0 81 00 97 	brne	80004422 <memcpy+0x13a>
800042f8:	e0 4a 00 20 	cp.w	r10,32
800042fc:	c3 b4       	brge	80004372 <memcpy+0x8a>
800042fe:	f4 08 14 02 	asr	r8,r10,0x2
80004302:	f0 09 11 08 	rsub	r9,r8,8
80004306:	fe 09 00 2f 	add	pc,pc,r9<<0x2
8000430a:	76 69       	ld.w	r9,r11[0x18]
8000430c:	99 69       	st.w	r12[0x18],r9
8000430e:	76 59       	ld.w	r9,r11[0x14]
80004310:	99 59       	st.w	r12[0x14],r9
80004312:	76 49       	ld.w	r9,r11[0x10]
80004314:	99 49       	st.w	r12[0x10],r9
80004316:	76 39       	ld.w	r9,r11[0xc]
80004318:	99 39       	st.w	r12[0xc],r9
8000431a:	76 29       	ld.w	r9,r11[0x8]
8000431c:	99 29       	st.w	r12[0x8],r9
8000431e:	76 19       	ld.w	r9,r11[0x4]
80004320:	99 19       	st.w	r12[0x4],r9
80004322:	76 09       	ld.w	r9,r11[0x0]
80004324:	99 09       	st.w	r12[0x0],r9
80004326:	f6 08 00 2b 	add	r11,r11,r8<<0x2
8000432a:	f8 08 00 28 	add	r8,r12,r8<<0x2
8000432e:	e0 1a 00 03 	andl	r10,0x3
80004332:	f4 0a 11 04 	rsub	r10,r10,4
80004336:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
8000433a:	17 a9       	ld.ub	r9,r11[0x2]
8000433c:	b0 a9       	st.b	r8[0x2],r9
8000433e:	17 99       	ld.ub	r9,r11[0x1]
80004340:	b0 99       	st.b	r8[0x1],r9
80004342:	17 89       	ld.ub	r9,r11[0x0]
80004344:	b0 89       	st.b	r8[0x0],r9
80004346:	5e fc       	retal	r12
80004348:	f4 0a 11 09 	rsub	r10,r10,9
8000434c:	fe 0a 00 2f 	add	pc,pc,r10<<0x2
80004350:	17 f9       	ld.ub	r9,r11[0x7]
80004352:	b8 f9       	st.b	r12[0x7],r9
80004354:	17 e9       	ld.ub	r9,r11[0x6]
80004356:	b8 e9       	st.b	r12[0x6],r9
80004358:	17 d9       	ld.ub	r9,r11[0x5]
8000435a:	b8 d9       	st.b	r12[0x5],r9
8000435c:	17 c9       	ld.ub	r9,r11[0x4]
8000435e:	b8 c9       	st.b	r12[0x4],r9
80004360:	17 b9       	ld.ub	r9,r11[0x3]
80004362:	b8 b9       	st.b	r12[0x3],r9
80004364:	17 a9       	ld.ub	r9,r11[0x2]
80004366:	b8 a9       	st.b	r12[0x2],r9
80004368:	17 99       	ld.ub	r9,r11[0x1]
8000436a:	b8 99       	st.b	r12[0x1],r9
8000436c:	17 89       	ld.ub	r9,r11[0x0]
8000436e:	b8 89       	st.b	r12[0x0],r9
80004370:	5e fc       	retal	r12
80004372:	eb cd 40 c0 	pushm	r6-r7,lr
80004376:	18 99       	mov	r9,r12
80004378:	22 0a       	sub	r10,32
8000437a:	b7 07       	ld.d	r6,r11++
8000437c:	b3 26       	st.d	r9++,r6
8000437e:	b7 07       	ld.d	r6,r11++
80004380:	b3 26       	st.d	r9++,r6
80004382:	b7 07       	ld.d	r6,r11++
80004384:	b3 26       	st.d	r9++,r6
80004386:	b7 07       	ld.d	r6,r11++
80004388:	b3 26       	st.d	r9++,r6
8000438a:	22 0a       	sub	r10,32
8000438c:	cf 74       	brge	8000437a <memcpy+0x92>
8000438e:	2f 0a       	sub	r10,-16
80004390:	c0 65       	brlt	8000439c <memcpy+0xb4>
80004392:	b7 07       	ld.d	r6,r11++
80004394:	b3 26       	st.d	r9++,r6
80004396:	b7 07       	ld.d	r6,r11++
80004398:	b3 26       	st.d	r9++,r6
8000439a:	21 0a       	sub	r10,16
8000439c:	5c 3a       	neg	r10
8000439e:	fe 0a 00 3f 	add	pc,pc,r10<<0x3
800043a2:	d7 03       	nop
800043a4:	d7 03       	nop
800043a6:	f7 36 00 0e 	ld.ub	r6,r11[14]
800043aa:	f3 66 00 0e 	st.b	r9[14],r6
800043ae:	f7 36 00 0d 	ld.ub	r6,r11[13]
800043b2:	f3 66 00 0d 	st.b	r9[13],r6
800043b6:	f7 36 00 0c 	ld.ub	r6,r11[12]
800043ba:	f3 66 00 0c 	st.b	r9[12],r6
800043be:	f7 36 00 0b 	ld.ub	r6,r11[11]
800043c2:	f3 66 00 0b 	st.b	r9[11],r6
800043c6:	f7 36 00 0a 	ld.ub	r6,r11[10]
800043ca:	f3 66 00 0a 	st.b	r9[10],r6
800043ce:	f7 36 00 09 	ld.ub	r6,r11[9]
800043d2:	f3 66 00 09 	st.b	r9[9],r6
800043d6:	f7 36 00 08 	ld.ub	r6,r11[8]
800043da:	f3 66 00 08 	st.b	r9[8],r6
800043de:	f7 36 00 07 	ld.ub	r6,r11[7]
800043e2:	f3 66 00 07 	st.b	r9[7],r6
800043e6:	f7 36 00 06 	ld.ub	r6,r11[6]
800043ea:	f3 66 00 06 	st.b	r9[6],r6
800043ee:	f7 36 00 05 	ld.ub	r6,r11[5]
800043f2:	f3 66 00 05 	st.b	r9[5],r6
800043f6:	f7 36 00 04 	ld.ub	r6,r11[4]
800043fa:	f3 66 00 04 	st.b	r9[4],r6
800043fe:	f7 36 00 03 	ld.ub	r6,r11[3]
80004402:	f3 66 00 03 	st.b	r9[3],r6
80004406:	f7 36 00 02 	ld.ub	r6,r11[2]
8000440a:	f3 66 00 02 	st.b	r9[2],r6
8000440e:	f7 36 00 01 	ld.ub	r6,r11[1]
80004412:	f3 66 00 01 	st.b	r9[1],r6
80004416:	f7 36 00 00 	ld.ub	r6,r11[0]
8000441a:	f3 66 00 00 	st.b	r9[0],r6
8000441e:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80004422:	20 1a       	sub	r10,1
80004424:	f6 0a 07 09 	ld.ub	r9,r11[r10]
80004428:	f8 0a 0b 09 	st.b	r12[r10],r9
8000442c:	cf b1       	brne	80004422 <memcpy+0x13a>
8000442e:	5e fc       	retal	r12

Disassembly of section .exception:

80004600 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80004600:	c0 08       	rjmp	80004600 <_evba>
	...

80004604 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80004604:	c0 08       	rjmp	80004604 <_handle_TLB_Multiple_Hit>
	...

80004608 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80004608:	c0 08       	rjmp	80004608 <_handle_Bus_Error_Data_Fetch>
	...

8000460c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000460c:	c0 08       	rjmp	8000460c <_handle_Bus_Error_Instruction_Fetch>
	...

80004610 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80004610:	c0 08       	rjmp	80004610 <_handle_NMI>
	...

80004614 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80004614:	c0 08       	rjmp	80004614 <_handle_Instruction_Address>
	...

80004618 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80004618:	c0 08       	rjmp	80004618 <_handle_ITLB_Protection>
	...

8000461c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000461c:	c0 08       	rjmp	8000461c <_handle_Breakpoint>
	...

80004620 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80004620:	c0 08       	rjmp	80004620 <_handle_Illegal_Opcode>
	...

80004624 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80004624:	c0 08       	rjmp	80004624 <_handle_Unimplemented_Instruction>
	...

80004628 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80004628:	c0 08       	rjmp	80004628 <_handle_Privilege_Violation>
	...

8000462c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000462c:	c0 08       	rjmp	8000462c <_handle_Floating_Point>
	...

80004630 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80004630:	c0 08       	rjmp	80004630 <_handle_Coprocessor_Absent>
	...

80004634 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80004634:	c0 08       	rjmp	80004634 <_handle_Data_Address_Read>
	...

80004638 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80004638:	c0 08       	rjmp	80004638 <_handle_Data_Address_Write>
	...

8000463c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000463c:	c0 08       	rjmp	8000463c <_handle_DTLB_Protection_Read>
	...

80004640 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80004640:	c0 08       	rjmp	80004640 <_handle_DTLB_Protection_Write>
	...

80004644 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80004644:	c0 08       	rjmp	80004644 <_handle_DTLB_Modified>
	...

80004650 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80004650:	c0 08       	rjmp	80004650 <_handle_ITLB_Miss>
	...

80004660 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80004660:	c0 08       	rjmp	80004660 <_handle_DTLB_Miss_Read>
	...

80004670 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80004670:	c0 08       	rjmp	80004670 <_handle_DTLB_Miss_Write>
	...

80004700 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80004700:	c0 08       	rjmp	80004700 <_handle_Supervisor_Call>
80004702:	d7 03       	nop

80004704 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004704:	30 0c       	mov	r12,0
80004706:	fe b0 f1 ff 	rcall	80002b04 <_get_interrupt_handler>
8000470a:	58 0c       	cp.w	r12,0
8000470c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80004710:	d6 03       	rete

80004712 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004712:	30 1c       	mov	r12,1
80004714:	fe b0 f1 f8 	rcall	80002b04 <_get_interrupt_handler>
80004718:	58 0c       	cp.w	r12,0
8000471a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000471e:	d6 03       	rete

80004720 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80004720:	30 2c       	mov	r12,2
80004722:	fe b0 f1 f1 	rcall	80002b04 <_get_interrupt_handler>
80004726:	58 0c       	cp.w	r12,0
80004728:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000472c:	d6 03       	rete

8000472e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000472e:	30 3c       	mov	r12,3
80004730:	fe b0 f1 ea 	rcall	80002b04 <_get_interrupt_handler>
80004734:	58 0c       	cp.w	r12,0
80004736:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000473a:	d6 03       	rete
8000473c:	d7 03       	nop
8000473e:	d7 03       	nop
80004740:	d7 03       	nop
80004742:	d7 03       	nop
80004744:	d7 03       	nop
80004746:	d7 03       	nop
80004748:	d7 03       	nop
8000474a:	d7 03       	nop
8000474c:	d7 03       	nop
8000474e:	d7 03       	nop
80004750:	d7 03       	nop
80004752:	d7 03       	nop
80004754:	d7 03       	nop
80004756:	d7 03       	nop
80004758:	d7 03       	nop
8000475a:	d7 03       	nop
8000475c:	d7 03       	nop
8000475e:	d7 03       	nop
80004760:	d7 03       	nop
80004762:	d7 03       	nop
80004764:	d7 03       	nop
80004766:	d7 03       	nop
80004768:	d7 03       	nop
8000476a:	d7 03       	nop
8000476c:	d7 03       	nop
8000476e:	d7 03       	nop
80004770:	d7 03       	nop
80004772:	d7 03       	nop
80004774:	d7 03       	nop
80004776:	d7 03       	nop
80004778:	d7 03       	nop
8000477a:	d7 03       	nop
8000477c:	d7 03       	nop
8000477e:	d7 03       	nop
80004780:	d7 03       	nop
80004782:	d7 03       	nop
80004784:	d7 03       	nop
80004786:	d7 03       	nop
80004788:	d7 03       	nop
8000478a:	d7 03       	nop
8000478c:	d7 03       	nop
8000478e:	d7 03       	nop
80004790:	d7 03       	nop
80004792:	d7 03       	nop
80004794:	d7 03       	nop
80004796:	d7 03       	nop
80004798:	d7 03       	nop
8000479a:	d7 03       	nop
8000479c:	d7 03       	nop
8000479e:	d7 03       	nop
800047a0:	d7 03       	nop
800047a2:	d7 03       	nop
800047a4:	d7 03       	nop
800047a6:	d7 03       	nop
800047a8:	d7 03       	nop
800047aa:	d7 03       	nop
800047ac:	d7 03       	nop
800047ae:	d7 03       	nop
800047b0:	d7 03       	nop
800047b2:	d7 03       	nop
800047b4:	d7 03       	nop
800047b6:	d7 03       	nop
800047b8:	d7 03       	nop
800047ba:	d7 03       	nop
800047bc:	d7 03       	nop
800047be:	d7 03       	nop
800047c0:	d7 03       	nop
800047c2:	d7 03       	nop
800047c4:	d7 03       	nop
800047c6:	d7 03       	nop
800047c8:	d7 03       	nop
800047ca:	d7 03       	nop
800047cc:	d7 03       	nop
800047ce:	d7 03       	nop
800047d0:	d7 03       	nop
800047d2:	d7 03       	nop
800047d4:	d7 03       	nop
800047d6:	d7 03       	nop
800047d8:	d7 03       	nop
800047da:	d7 03       	nop
800047dc:	d7 03       	nop
800047de:	d7 03       	nop
800047e0:	d7 03       	nop
800047e2:	d7 03       	nop
800047e4:	d7 03       	nop
800047e6:	d7 03       	nop
800047e8:	d7 03       	nop
800047ea:	d7 03       	nop
800047ec:	d7 03       	nop
800047ee:	d7 03       	nop
800047f0:	d7 03       	nop
800047f2:	d7 03       	nop
800047f4:	d7 03       	nop
800047f6:	d7 03       	nop
800047f8:	d7 03       	nop
800047fa:	d7 03       	nop
800047fc:	d7 03       	nop
800047fe:	d7 03       	nop
