{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1653228742273 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653228742273 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 22:12:22 2022 " "Processing started: Sun May 22 22:12:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653228742273 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228742273 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228742273 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1653228742682 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1653228742682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint " "Found entity 1: VGA_Paint" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228748447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_paint_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_paint_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_Paint_tb " "Found entity 1: VGA_Paint_tb" {  } { { "VGA_Paint_tb.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228748450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748450 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "VGA_Paint " "Elaborating entity \"VGA_Paint\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1653228748487 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 VGA_Paint.v(26) " "Verilog HDL assignment warning at VGA_Paint.v(26): truncated value with size 32 to match size of target (28)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 VGA_Paint.v(31) " "Verilog HDL assignment warning at VGA_Paint.v(31): truncated value with size 32 to match size of target (28)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(45) " "Verilog HDL assignment warning at VGA_Paint.v(45): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(48) " "Verilog HDL assignment warning at VGA_Paint.v(48): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(77) " "Verilog HDL assignment warning at VGA_Paint.v(77): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(82) " "Verilog HDL assignment warning at VGA_Paint.v(82): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(87) " "Verilog HDL assignment warning at VGA_Paint.v(87): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(92) " "Verilog HDL assignment warning at VGA_Paint.v(92): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(100) " "Verilog HDL assignment warning at VGA_Paint.v(100): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(102) " "Verilog HDL assignment warning at VGA_Paint.v(102): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(104) " "Verilog HDL assignment warning at VGA_Paint.v(104): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(107) " "Verilog HDL assignment warning at VGA_Paint.v(107): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(109) " "Verilog HDL assignment warning at VGA_Paint.v(109): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748492 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(111) " "Verilog HDL assignment warning at VGA_Paint.v(111): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(114) " "Verilog HDL assignment warning at VGA_Paint.v(114): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(116) " "Verilog HDL assignment warning at VGA_Paint.v(116): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(118) " "Verilog HDL assignment warning at VGA_Paint.v(118): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(121) " "Verilog HDL assignment warning at VGA_Paint.v(121): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(123) " "Verilog HDL assignment warning at VGA_Paint.v(123): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(125) " "Verilog HDL assignment warning at VGA_Paint.v(125): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_Paint.v(98) " "Verilog HDL Case Statement information at VGA_Paint.v(98): all case item expressions in this case statement are onehot" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 98 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 VGA_Paint.v(240) " "Verilog HDL assignment warning at VGA_Paint.v(240): truncated value with size 32 to match size of target (22)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 VGA_Paint.v(241) " "Verilog HDL assignment warning at VGA_Paint.v(241): truncated value with size 32 to match size of target (21)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_Paint.v(144) " "Verilog HDL Case Statement warning at VGA_Paint.v(144): incomplete case statement has no default case item" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 144 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 VGA_Paint.v(252) " "Verilog HDL assignment warning at VGA_Paint.v(252): truncated value with size 32 to match size of target (10)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Paint.v(188) " "Verilog HDL assignment warning at VGA_Paint.v(188): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "VGA_Paint.v(221) " "Verilog HDL Case Statement warning at VGA_Paint.v(221): incomplete case statement has no default case item" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 221 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_VERI_2104_UNCONVERTED" "Encoder Encoder VGA_Paint.v(216) " "Verilog HDL warning at VGA_Paint.v(216): variable Encoder in static task or function Encoder may have unintended latch behavior" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 216 0 0 } }  } 0 10776 "Verilog HDL warning at %3!s!: variable %1!s! in static task or function %2!s! may have unintended latch behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_VERI_FUNCTION_MAY_RETURN_X" "Encoder VGA_Paint.v(216) " "Verilog HDL Function Declaration warning at VGA_Paint.v(216): function \"Encoder\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 216 0 0 } }  } 0 10241 "Verilog HDL Function Declaration warning at %2!s!: function \"%1!s!\" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Paint.v(193) " "Verilog HDL assignment warning at VGA_Paint.v(193): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Paint.v(198) " "Verilog HDL assignment warning at VGA_Paint.v(198): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 VGA_Paint.v(203) " "Verilog HDL assignment warning at VGA_Paint.v(203): truncated value with size 32 to match size of target (4)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "VGA_Paint.v(162) " "Verilog HDL Case Statement information at VGA_Paint.v(162): all case item expressions in this case statement are onehot" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 162 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Seg5 VGA_Paint.v(137) " "Verilog HDL Always Construct warning at VGA_Paint.v(137): inferring latch(es) for variable \"Seg5\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Seg4 VGA_Paint.v(137) " "Verilog HDL Always Construct warning at VGA_Paint.v(137): inferring latch(es) for variable \"Seg4\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Seg3 VGA_Paint.v(137) " "Verilog HDL Always Construct warning at VGA_Paint.v(137): inferring latch(es) for variable \"Seg3\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Seg2 VGA_Paint.v(137) " "Verilog HDL Always Construct warning at VGA_Paint.v(137): inferring latch(es) for variable \"Seg2\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Seg1 VGA_Paint.v(137) " "Verilog HDL Always Construct warning at VGA_Paint.v(137): inferring latch(es) for variable \"Seg1\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "RGB VGA_Paint.v(137) " "Verilog HDL Always Construct warning at VGA_Paint.v(137): inferring latch(es) for variable \"RGB\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "h VGA_Paint.v(137) " "Verilog HDL Always Construct warning at VGA_Paint.v(137): inferring latch(es) for variable \"h\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d VGA_Paint.v(137) " "Verilog HDL Always Construct warning at VGA_Paint.v(137): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b VGA_Paint.v(137) " "Verilog HDL Always Construct warning at VGA_Paint.v(137): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 137 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "Encoder 0 VGA_Paint.v(216) " "Net \"Encoder\" at VGA_Paint.v(216) has no driver or initial value, using a default initial value '0'" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 216 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[0\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[0\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[1\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[1\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[2\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[2\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[3\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[3\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[4\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[4\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[5\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[5\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[6\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[6\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748493 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[7\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[7\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[8\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[8\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[9\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[9\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[10\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[10\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[11\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[11\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[12\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[12\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[13\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[13\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[14\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[14\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[15\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[15\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[16\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[16\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[17\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[17\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[18\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[18\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[19\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[19\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[20\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[20\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[21\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[21\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[22\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[22\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "RGB\[23\] VGA_Paint.v(142) " "Inferred latch for \"RGB\[23\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg1\[0\] VGA_Paint.v(142) " "Inferred latch for \"Seg1\[0\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg1\[1\] VGA_Paint.v(142) " "Inferred latch for \"Seg1\[1\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg1\[2\] VGA_Paint.v(142) " "Inferred latch for \"Seg1\[2\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg1\[3\] VGA_Paint.v(142) " "Inferred latch for \"Seg1\[3\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg1\[4\] VGA_Paint.v(142) " "Inferred latch for \"Seg1\[4\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg1\[5\] VGA_Paint.v(142) " "Inferred latch for \"Seg1\[5\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg1\[6\] VGA_Paint.v(142) " "Inferred latch for \"Seg1\[6\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg2\[0\] VGA_Paint.v(142) " "Inferred latch for \"Seg2\[0\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg2\[1\] VGA_Paint.v(142) " "Inferred latch for \"Seg2\[1\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg2\[2\] VGA_Paint.v(142) " "Inferred latch for \"Seg2\[2\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg2\[3\] VGA_Paint.v(142) " "Inferred latch for \"Seg2\[3\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg2\[4\] VGA_Paint.v(142) " "Inferred latch for \"Seg2\[4\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg2\[5\] VGA_Paint.v(142) " "Inferred latch for \"Seg2\[5\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg2\[6\] VGA_Paint.v(142) " "Inferred latch for \"Seg2\[6\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg3\[0\] VGA_Paint.v(142) " "Inferred latch for \"Seg3\[0\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg3\[1\] VGA_Paint.v(142) " "Inferred latch for \"Seg3\[1\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg3\[2\] VGA_Paint.v(142) " "Inferred latch for \"Seg3\[2\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg3\[3\] VGA_Paint.v(142) " "Inferred latch for \"Seg3\[3\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg3\[4\] VGA_Paint.v(142) " "Inferred latch for \"Seg3\[4\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg3\[5\] VGA_Paint.v(142) " "Inferred latch for \"Seg3\[5\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg3\[6\] VGA_Paint.v(142) " "Inferred latch for \"Seg3\[6\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg4\[0\] VGA_Paint.v(142) " "Inferred latch for \"Seg4\[0\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg4\[1\] VGA_Paint.v(142) " "Inferred latch for \"Seg4\[1\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg4\[2\] VGA_Paint.v(142) " "Inferred latch for \"Seg4\[2\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg4\[3\] VGA_Paint.v(142) " "Inferred latch for \"Seg4\[3\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg4\[4\] VGA_Paint.v(142) " "Inferred latch for \"Seg4\[4\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg4\[5\] VGA_Paint.v(142) " "Inferred latch for \"Seg4\[5\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748494 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg4\[6\] VGA_Paint.v(142) " "Inferred latch for \"Seg4\[6\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748495 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg5\[0\] VGA_Paint.v(142) " "Inferred latch for \"Seg5\[0\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748495 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg5\[1\] VGA_Paint.v(142) " "Inferred latch for \"Seg5\[1\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748495 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg5\[2\] VGA_Paint.v(142) " "Inferred latch for \"Seg5\[2\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748495 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg5\[3\] VGA_Paint.v(142) " "Inferred latch for \"Seg5\[3\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748495 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg5\[4\] VGA_Paint.v(142) " "Inferred latch for \"Seg5\[4\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748495 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg5\[5\] VGA_Paint.v(142) " "Inferred latch for \"Seg5\[5\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748495 "|VGA_Paint"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Seg5\[6\] VGA_Paint.v(142) " "Inferred latch for \"Seg5\[6\]\" at VGA_Paint.v(142)" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228748495 "|VGA_Paint"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "VGA_Paint.v" "Div0" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "VGA_Paint.v" "Div2" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "VGA_Paint.v" "Div6" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "VGA_Paint.v" "Div4" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "VGA_Paint.v" "Mod0" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "VGA_Paint.v" "Div1" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "VGA_Paint.v" "Mod2" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "VGA_Paint.v" "Div3" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod6\"" {  } { { "VGA_Paint.v" "Mod6" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "VGA_Paint.v" "Div7" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "VGA_Paint.v" "Mod4" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "VGA_Paint.v" "Div5" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "VGA_Paint.v" "Mod1" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "VGA_Paint.v" "Mod3" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 193 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod7\"" {  } { { "VGA_Paint.v" "Mod7" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 203 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod5\"" {  } { { "VGA_Paint.v" "Mod5" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 198 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1653228749360 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1653228749360 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653228749394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749394 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653228749394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "C:/FPGA/0509_Hw/Hw2/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228749431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228749431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/FPGA/0509_Hw/Hw2/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228749441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228749441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "C:/FPGA/0509_Hw/Hw2/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228749454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228749454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653228749473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749473 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653228749473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "C:/FPGA/0509_Hw/Hw2/db/lpm_divide_k3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228749511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228749511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div1 " "Elaborated megafunction instantiation \"lpm_divide:Div1\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653228749517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div1 " "Instantiated megafunction \"lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749517 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653228749517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "C:/FPGA/0509_Hw/Hw2/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228749555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228749555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/FPGA/0509_Hw/Hw2/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228749565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228749565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "C:/FPGA/0509_Hw/Hw2/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228749578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228749578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653228749608 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749608 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749608 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 188 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1653228749608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "C:/FPGA/0509_Hw/Hw2/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1653228749645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228749645 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[15\]\$latch RGB\[8\]\$latch " "Duplicate LATCH primitive \"RGB\[15\]\$latch\" merged with LATCH primitive \"RGB\[8\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[14\]\$latch RGB\[8\]\$latch " "Duplicate LATCH primitive \"RGB\[14\]\$latch\" merged with LATCH primitive \"RGB\[8\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[13\]\$latch RGB\[8\]\$latch " "Duplicate LATCH primitive \"RGB\[13\]\$latch\" merged with LATCH primitive \"RGB\[8\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[12\]\$latch RGB\[8\]\$latch " "Duplicate LATCH primitive \"RGB\[12\]\$latch\" merged with LATCH primitive \"RGB\[8\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[11\]\$latch RGB\[8\]\$latch " "Duplicate LATCH primitive \"RGB\[11\]\$latch\" merged with LATCH primitive \"RGB\[8\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[10\]\$latch RGB\[8\]\$latch " "Duplicate LATCH primitive \"RGB\[10\]\$latch\" merged with LATCH primitive \"RGB\[8\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[9\]\$latch RGB\[8\]\$latch " "Duplicate LATCH primitive \"RGB\[9\]\$latch\" merged with LATCH primitive \"RGB\[8\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[23\]\$latch RGB\[16\]\$latch " "Duplicate LATCH primitive \"RGB\[23\]\$latch\" merged with LATCH primitive \"RGB\[16\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[22\]\$latch RGB\[16\]\$latch " "Duplicate LATCH primitive \"RGB\[22\]\$latch\" merged with LATCH primitive \"RGB\[16\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[21\]\$latch RGB\[16\]\$latch " "Duplicate LATCH primitive \"RGB\[21\]\$latch\" merged with LATCH primitive \"RGB\[16\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[20\]\$latch RGB\[16\]\$latch " "Duplicate LATCH primitive \"RGB\[20\]\$latch\" merged with LATCH primitive \"RGB\[16\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[19\]\$latch RGB\[16\]\$latch " "Duplicate LATCH primitive \"RGB\[19\]\$latch\" merged with LATCH primitive \"RGB\[16\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[18\]\$latch RGB\[16\]\$latch " "Duplicate LATCH primitive \"RGB\[18\]\$latch\" merged with LATCH primitive \"RGB\[16\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "RGB\[17\]\$latch RGB\[16\]\$latch " "Duplicate LATCH primitive \"RGB\[17\]\$latch\" merged with LATCH primitive \"RGB\[16\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Seg4\[1\]\$latch Seg5\[0\]\$latch " "Duplicate LATCH primitive \"Seg4\[1\]\$latch\" merged with LATCH primitive \"Seg5\[0\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Seg5\[5\]\$latch Seg5\[0\]\$latch " "Duplicate LATCH primitive \"Seg5\[5\]\$latch\" merged with LATCH primitive \"Seg5\[0\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Seg5\[4\]\$latch Seg5\[0\]\$latch " "Duplicate LATCH primitive \"Seg5\[4\]\$latch\" merged with LATCH primitive \"Seg5\[0\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Seg5\[2\]\$latch Seg5\[1\]\$latch " "Duplicate LATCH primitive \"Seg5\[2\]\$latch\" merged with LATCH primitive \"Seg5\[1\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Seg4\[4\]\$latch Seg4\[0\]\$latch " "Duplicate LATCH primitive \"Seg4\[4\]\$latch\" merged with LATCH primitive \"Seg4\[0\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Seg4\[3\]\$latch Seg4\[0\]\$latch " "Duplicate LATCH primitive \"Seg4\[3\]\$latch\" merged with LATCH primitive \"Seg4\[0\]\$latch\"" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1653228749882 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1653228749882 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RGB\[8\]\$latch " "Latch RGB\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[6\] " "Ports D and ENA on the latch are fed by the same signal Sw\[6\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "RGB\[16\]\$latch " "Latch RGB\[16\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[6\] " "Ports D and ENA on the latch are fed by the same signal Sw\[6\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg5\[0\]\$latch " "Latch Seg5\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg5\[1\]\$latch " "Latch Seg5\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg5\[3\]\$latch " "Latch Seg5\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg5\[6\]\$latch " "Latch Seg5\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg4\[0\]\$latch " "Latch Seg4\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg4\[2\]\$latch " "Latch Seg4\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg4\[6\]\$latch " "Latch Seg4\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg3\[0\]\$latch " "Latch Seg3\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg3\[1\]\$latch " "Latch Seg3\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg3\[2\]\$latch " "Latch Seg3\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg3\[3\]\$latch " "Latch Seg3\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg3\[4\]\$latch " "Latch Seg3\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg3\[5\]\$latch " "Latch Seg3\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg3\[6\]\$latch " "Latch Seg3\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg2\[0\]\$latch " "Latch Seg2\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749887 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749887 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg2\[1\]\$latch " "Latch Seg2\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg2\[2\]\$latch " "Latch Seg2\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg2\[3\]\$latch " "Latch Seg2\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg2\[4\]\$latch " "Latch Seg2\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg2\[5\]\$latch " "Latch Seg2\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg2\[6\]\$latch " "Latch Seg2\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg1\[0\]\$latch " "Latch Seg1\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg1\[1\]\$latch " "Latch Seg1\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg1\[2\]\$latch " "Latch Seg1\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg1\[3\]\$latch " "Latch Seg1\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg1\[4\]\$latch " "Latch Seg1\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg1\[5\]\$latch " "Latch Seg1\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Seg1\[6\]\$latch " "Latch Seg1\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Sw\[4\] " "Ports D and ENA on the latch are fed by the same signal Sw\[4\]" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1653228749888 ""}  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1653228749888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[0\] GND " "Pin \"RGB\[0\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|RGB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[1\] GND " "Pin \"RGB\[1\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|RGB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[2\] GND " "Pin \"RGB\[2\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|RGB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[3\] GND " "Pin \"RGB\[3\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|RGB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[4\] GND " "Pin \"RGB\[4\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|RGB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[5\] GND " "Pin \"RGB\[5\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|RGB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[6\] GND " "Pin \"RGB\[6\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|RGB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RGB\[7\] GND " "Pin \"RGB\[7\]\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|RGB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "Seg4\[5\] VCC " "Pin \"Seg4\[5\]\" is stuck at VCC" {  } { { "VGA_Paint.v" "" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint.v" 142 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1653228750914 "|VGA_Paint|Seg4[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1653228750914 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1653228751044 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1653228753577 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1653228753577 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2533 " "Implemented 2533 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1653228753747 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1653228753747 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2414 " "Implemented 2414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1653228753747 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "42 " "Implemented 42 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1653228753747 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1653228753747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 113 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 113 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653228753769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 22:12:33 2022 " "Processing ended: Sun May 22 22:12:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653228753769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653228753769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653228753769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1653228753769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1653228754932 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653228754932 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 22:12:34 2022 " "Processing started: Sun May 22 22:12:34 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653228754932 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1653228754932 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_fit --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1653228754932 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1653228755014 ""}
{ "Info" "0" "" "Project  = VGA_Paint" {  } {  } 0 0 "Project  = VGA_Paint" 0 0 "Fitter" 0 0 1653228755015 ""}
{ "Info" "0" "" "Revision = VGA_Paint" {  } {  } 0 0 "Revision = VGA_Paint" 0 0 "Fitter" 0 0 1653228755015 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1653228755157 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1653228755158 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "VGA_Paint 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"VGA_Paint\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1653228755190 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653228755225 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1653228755225 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1653228755607 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1653228755626 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1653228755808 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1653228765062 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Clk_50MHz~inputCLKENA0 28 global CLKCTRL_G6 " "Clk_50MHz~inputCLKENA0 with 28 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1653228765246 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1653228765246 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653228765246 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1653228765293 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653228765294 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1653228765295 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1653228765297 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1653228765983 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Paint.sdc " "Synopsys Design Constraints File file not found: 'VGA_Paint.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1653228765985 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1653228765985 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~0  from: dataa  to: combout " "Cell: WideOr1~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653228765996 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1653228765996 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1653228766004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1653228766005 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1653228766005 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1653228766074 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1653228766074 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1653228766295 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "400 DSP block " "Packed 400 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1653228766296 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "400 " "Created 400 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1653228766296 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1653228766296 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653228766431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1653228769748 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1653228770276 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653228777832 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1653228788528 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1653228792033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653228792033 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1653228793377 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X56_Y11 X66_Y22 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22" {  } { { "loc" "" { Generic "C:/FPGA/0509_Hw/Hw2/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X56_Y11 to location X66_Y22"} { { 12 { 0 ""} 56 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1653228801087 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1653228801087 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1653228824447 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1653228824447 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:28 " "Fitter routing operations ending: elapsed time is 00:00:28" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653228824451 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.99 " "Total time spent on timing analysis during the Fitter is 4.99 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1653228828038 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653228828091 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653228829156 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1653228829157 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1653228830171 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1653228835831 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FPGA/0509_Hw/Hw2/output_files/VGA_Paint.fit.smsg " "Generated suppressed messages file C:/FPGA/0509_Hw/Hw2/output_files/VGA_Paint.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1653228836299 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6799 " "Peak virtual memory: 6799 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653228837193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 22:13:57 2022 " "Processing ended: Sun May 22 22:13:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653228837193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:23 " "Elapsed time: 00:01:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653228837193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:54 " "Total CPU time (on all processors): 00:02:54" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653228837193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1653228837193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1653228838243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653228838244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 22:13:58 2022 " "Processing started: Sun May 22 22:13:58 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653228838244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1653228838244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_asm --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1653228838244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1653228839012 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1653228844159 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4866 " "Peak virtual memory: 4866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653228844543 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 22:14:04 2022 " "Processing ended: Sun May 22 22:14:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653228844543 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653228844543 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653228844543 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1653228844543 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1653228845198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1653228845696 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653228845696 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 22:14:05 2022 " "Processing started: Sun May 22 22:14:05 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653228845696 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1653228845696 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta VGA_Paint -c VGA_Paint " "Command: quartus_sta VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1653228845696 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1653228845782 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1653228846453 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1653228846453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228846487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228846487 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "30 " "The Timing Analyzer is analyzing 30 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1653228847000 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "VGA_Paint.sdc " "Synopsys Design Constraints File file not found: 'VGA_Paint.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1653228847095 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228847095 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_2_16 CLK_2_16 " "create_clock -period 1.000 -name CLK_2_16 CLK_2_16" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653228847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz " "create_clock -period 1.000 -name Clk_50MHz Clk_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653228847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0 " "create_clock -period 1.000 -name VGA_CLK~reg0 VGA_CLK~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653228847099 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Sw\[0\] Sw\[0\] " "create_clock -period 1.000 -name Sw\[0\] Sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1653228847099 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653228847099 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~0  from: dataf  to: combout " "Cell: WideOr1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653228847106 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653228847106 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1653228847111 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653228847137 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1653228847137 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653228847148 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653228847300 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653228847300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.093 " "Worst-case setup slack is -19.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.093            -407.457 Sw\[0\]  " "  -19.093            -407.457 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.144           -2606.395 CLK_2_16  " "   -9.144           -2606.395 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.383             -95.210 Clk_50MHz  " "   -5.383             -95.210 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847301 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.286            -345.053 VGA_CLK~reg0  " "   -4.286            -345.053 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847301 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228847301 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.260 " "Worst-case hold slack is 0.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 Clk_50MHz  " "    0.260               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830               0.000 CLK_2_16  " "    0.830               0.000 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.833               0.000 VGA_CLK~reg0  " "    0.833               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847320 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.179               0.000 Sw\[0\]  " "    2.179               0.000 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847320 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228847320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653228847322 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653228847323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -767.524 CLK_2_16  " "   -2.225            -767.524 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -191.873 VGA_CLK~reg0  " "   -2.225            -191.873 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.990              -6.746 Sw\[0\]  " "   -0.990              -6.746 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847324 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.504             -16.320 Clk_50MHz  " "   -0.504             -16.320 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228847324 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228847324 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653228847369 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653228847401 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653228848841 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~0  from: dataf  to: combout " "Cell: WideOr1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653228849003 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653228849003 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653228849029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653228849058 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653228849058 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.211 " "Worst-case setup slack is -19.211" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.211            -408.871 Sw\[0\]  " "  -19.211            -408.871 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.073           -2476.003 CLK_2_16  " "   -9.073           -2476.003 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.439             -94.771 Clk_50MHz  " "   -5.439             -94.771 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849059 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.384            -333.646 VGA_CLK~reg0  " "   -4.384            -333.646 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849059 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228849059 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.242 " "Worst-case hold slack is 0.242" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 Clk_50MHz  " "    0.242               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.762               0.000 CLK_2_16  " "    0.762               0.000 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.766               0.000 VGA_CLK~reg0  " "    0.766               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.039               0.000 Sw\[0\]  " "    2.039               0.000 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228849077 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653228849079 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653228849080 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.225 " "Worst-case minimum pulse width slack is -2.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -766.704 CLK_2_16  " "   -2.225            -766.704 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.225            -191.682 VGA_CLK~reg0  " "   -2.225            -191.682 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.898              -6.098 Sw\[0\]  " "   -0.898              -6.098 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849082 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.502             -17.558 Clk_50MHz  " "   -0.502             -17.558 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228849082 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228849082 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1653228849125 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1653228849265 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1653228850627 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~0  from: dataf  to: combout " "Cell: WideOr1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653228850790 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653228850790 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653228850816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653228850833 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653228850833 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.583 " "Worst-case setup slack is -10.583" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.583            -219.626 Sw\[0\]  " "  -10.583            -219.626 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.149           -1553.096 CLK_2_16  " "   -5.149           -1553.096 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.215             -45.452 Clk_50MHz  " "   -3.215             -45.452 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850835 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.195            -180.507 VGA_CLK~reg0  " "   -2.195            -180.507 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850835 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228850835 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.150 " "Worst-case hold slack is 0.150" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.150               0.000 Clk_50MHz  " "    0.150               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.388               0.000 VGA_CLK~reg0  " "    0.388               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.394               0.000 CLK_2_16  " "    0.394               0.000 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.865               0.000 Sw\[0\]  " "    0.865               0.000 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228850853 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653228850854 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653228850855 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -551.321 CLK_2_16  " "   -1.702            -551.321 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -136.160 VGA_CLK~reg0  " "   -1.702            -136.160 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672              -3.596 Sw\[0\]  " "   -0.672              -3.596 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.510              -3.668 Clk_50MHz  " "   -0.510              -3.668 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228850857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228850857 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1653228850900 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: WideOr1~0  from: dataf  to: combout " "Cell: WideOr1~0  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1653228851123 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1653228851123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1653228851149 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1653228851166 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1653228851166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.500 " "Worst-case setup slack is -9.500" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.500            -198.152 Sw\[0\]  " "   -9.500            -198.152 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.599           -1342.546 CLK_2_16  " "   -4.599           -1342.546 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.901             -39.205 Clk_50MHz  " "   -2.901             -39.205 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851168 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.969            -153.525 VGA_CLK~reg0  " "   -1.969            -153.525 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851168 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228851168 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 Clk_50MHz  " "    0.139               0.000 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.352               0.000 VGA_CLK~reg0  " "    0.352               0.000 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 CLK_2_16  " "    0.392               0.000 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851186 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.806               0.000 Sw\[0\]  " "    0.806               0.000 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851186 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228851186 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653228851187 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1653228851189 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.702 " "Worst-case minimum pulse width slack is -1.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -548.548 CLK_2_16  " "   -1.702            -548.548 CLK_2_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.702            -136.160 VGA_CLK~reg0  " "   -1.702            -136.160 VGA_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.616              -3.222 Sw\[0\]  " "   -0.616              -3.222 Sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851190 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.495              -3.647 Clk_50MHz  " "   -0.495              -3.647 Clk_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1653228851190 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1653228851190 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653228852805 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1653228852808 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5210 " "Peak virtual memory: 5210 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653228852867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 22:14:12 2022 " "Processing ended: Sun May 22 22:14:12 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653228852867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653228852867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653228852867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1653228852867 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1653228853928 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653228853928 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 22:14:13 2022 " "Processing started: Sun May 22 22:14:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653228853928 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653228853928 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint " "Command: quartus_eda --read_settings_files=off --write_settings_files=off VGA_Paint -c VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1653228853928 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1653228854851 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1653228854941 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "VGA_Paint.vo C:/FPGA/0509_Hw/Hw2/simulation/modelsim/ simulation " "Generated file VGA_Paint.vo in folder \"C:/FPGA/0509_Hw/Hw2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1653228855214 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4757 " "Peak virtual memory: 4757 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653228855279 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 22:14:15 2022 " "Processing ended: Sun May 22 22:14:15 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653228855279 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653228855279 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653228855279 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1653228855279 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1653228856400 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1653228856400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 22 22:14:16 2022 " "Processing started: Sun May 22 22:14:16 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1653228856400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1653228856400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui VGA_Paint VGA_Paint " "Command: quartus_sh -t c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui VGA_Paint VGA_Paint" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1653228856400 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui VGA_Paint VGA_Paint " "Quartus(args): --block_on_gui VGA_Paint VGA_Paint" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1653228856400 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1653228856482 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1653228856584 ""}
{ "Warning" "0" "" "Warning: File VGA_Paint_run_msim_gate_verilog.do already exists - backing up current file as VGA_Paint_run_msim_gate_verilog.do.bak3" {  } {  } 0 0 "Warning: File VGA_Paint_run_msim_gate_verilog.do already exists - backing up current file as VGA_Paint_run_msim_gate_verilog.do.bak3" 0 0 "Shell" 0 0 1653228856657 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/FPGA/0509_Hw/Hw2/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" {  } { { "C:/FPGA/0509_Hw/Hw2/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" "0" { Text "C:/FPGA/0509_Hw/Hw2/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/FPGA/0509_Hw/Hw2/simulation/modelsim/VGA_Paint_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1653228856662 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim-Altera Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # do VGA_Paint_run_msim_gate_verilog.do" {  } {  } 0 0 "ModelSim-Altera Info: # do VGA_Paint_run_msim_gate_verilog.do" 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim-Altera Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim-Altera Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # \}" {  } {  } 0 0 "ModelSim-Altera Info: # \}" 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlib gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vlib gate_work" 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work" 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim-Altera Info: # vmap work gate_work " 0 0 "Shell" 0 0 1653229115884 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim-Altera Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{VGA_Paint.vo\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+. \{VGA_Paint.vo\}" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 22:14:21 on May 22,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 22:14:21 on May 22,2022" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" VGA_Paint.vo " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+.\" VGA_Paint.vo " 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module VGA_Paint" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module VGA_Paint" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     VGA_Paint" {  } {  } 0 0 "ModelSim-Altera Info: #     VGA_Paint" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 22:14:22 on May 22,2022, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 22:14:22 on May 22,2022, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0509_Hw/Hw2 \{C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v\}" {  } {  } 0 0 "ModelSim-Altera Info: # vlog -vlog01compat -work work +incdir+C:/FPGA/0509_Hw/Hw2 \{C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v\}" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim-Altera Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 22:14:22 on May 22,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 22:14:22 on May 22,2022" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0509_Hw/Hw2\" C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v " {  } {  } 0 0 "ModelSim-Altera Info: # vlog -reportprogress 300 -vlog01compat -work work \"+incdir+C:/FPGA/0509_Hw/Hw2\" C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v " 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # -- Compiling module VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: # -- Compiling module VGA_Paint_tb" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Top level modules:" {  } {  } 0 0 "ModelSim-Altera Info: # Top level modules:" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #     VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: #     VGA_Paint_tb" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 22:14:22 on May 22,2022, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 22:14:22 on May 22,2022, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  VGA_Paint_tb" 0 0 "Shell" 0 0 1653229115885 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" VGA_Paint_tb " {  } {  } 0 0 "ModelSim-Altera Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" VGA_Paint_tb " 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Start time: 22:14:22 on May 22,2022" {  } {  } 0 0 "ModelSim-Altera Info: # Start time: 22:14:22 on May 22,2022" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.VGA_Paint_tb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.VGA_Paint_tb" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading work.VGA_Paint" {  } {  } 0 0 "ModelSim-Altera Info: # Loading work.VGA_Paint" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_clkena" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" {  } {  } 0 0 "ModelSim-Altera Info: # Loading cyclonev_ver.cyclonev_mac" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-2685) \[TFMPC\] - Too few port connections for 'U1'.  Expected 14, found 9." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-2685) \[TFMPC\] - Too few port connections for 'U1'.  Expected 14, found 9." 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1 File: C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v Line: 10" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1 File: C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v Line: 10" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg5'." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg5'." 0 0 "Shell" 0 0 1653229115886 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg4'." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg4'." 0 0 "Shell" 0 0 1653229115886 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg3'." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg3'." 0 0 "Shell" 0 0 1653229115886 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg2'." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg2'." 0 0 "Shell" 0 0 1653229115886 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg1'." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3722) C:/FPGA/0509_Hw/Hw2/VGA_Paint_tb.v(10): \[TFMPC\] - Missing connection for port 'Seg1'." 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim-Altera Info: # Loading altera_ver.PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" 0 0 "Shell" 0 0 1653229115886 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115886 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~324  File: VGA_Paint.vo Line: 32622" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult7~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult7~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult7~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult7~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115887 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" 0 0 "Shell" 0 0 1653229115887 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~324  File: VGA_Paint.vo Line: 32985" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult9~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult9~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult9~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult9~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~324  File: VGA_Paint.vo Line: 33367" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult8~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult8~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115888 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult8~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult8~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac  File: VGA_Paint.vo Line: 33809" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult8~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac  File: VGA_Paint.vo Line: 33889" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115889 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult9~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac  File: VGA_Paint.vo Line: 33969" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult7~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" 0 0 "Shell" 0 0 1653229115890 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115890 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~324  File: VGA_Paint.vo Line: 34565" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac  File: VGA_Paint.vo Line: 34644" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult3~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115891 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" 0 0 "Shell" 0 0 1653229115891 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~324  File: VGA_Paint.vo Line: 35008" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac  File: VGA_Paint.vo Line: 35087" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115892 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult4~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~324  File: VGA_Paint.vo Line: 35451" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530" 0 0 "Shell" 0 0 1653229115893 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115893 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac  File: VGA_Paint.vo Line: 35530" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult2~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~324  File: VGA_Paint.vo Line: 36205" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115894 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac  File: VGA_Paint.vo Line: 36284" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult6~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115895 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" 0 0 "Shell" 0 0 1653229115895 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~324  File: VGA_Paint.vo Line: 36364" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac  File: VGA_Paint.vo Line: 36443" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult5~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115896 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" 0 0 "Shell" 0 0 1653229115896 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~324  File: VGA_Paint.vo Line: 38119" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115897 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac  File: VGA_Paint.vo Line: 38198" 0 0 "Shell" 0 0 1653229115897 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult1~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~324  File: VGA_Paint.vo Line: 38278" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115898 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357" 0 0 "Shell" 0 0 1653229115898 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac  File: VGA_Paint.vo Line: 38357" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult0~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add48~8  File: VGA_Paint.vo Line: 41471" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add48~8  File: VGA_Paint.vo Line: 41471" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add48~8  File: VGA_Paint.vo Line: 41471" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add48~8  File: VGA_Paint.vo Line: 41471" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add48~8  File: VGA_Paint.vo Line: 41471" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add48~8  File: VGA_Paint.vo Line: 41471" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add48~8  File: VGA_Paint.vo Line: 41471" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add48~8  File: VGA_Paint.vo Line: 41471" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add43~8  File: VGA_Paint.vo Line: 42641" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add43~8  File: VGA_Paint.vo Line: 42641" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115899 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add43~8  File: VGA_Paint.vo Line: 42641" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add43~8  File: VGA_Paint.vo Line: 42641" 0 0 "Shell" 0 0 1653229115899 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (10) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add43~8  File: VGA_Paint.vo Line: 42641" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add43~8  File: VGA_Paint.vo Line: 42641" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add43~8  File: VGA_Paint.vo Line: 42641" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Add43~8  File: VGA_Paint.vo Line: 42641" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~324  File: VGA_Paint.vo Line: 42986" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult23~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult23~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult23~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult23~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac  File: VGA_Paint.vo Line: 43065" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult23~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~324  File: VGA_Paint.vo Line: 43145" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult22~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult22~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult22~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult22~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac  File: VGA_Paint.vo Line: 43224" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult22~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~324  File: VGA_Paint.vo Line: 43304" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult21~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult21~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult21~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult21~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac  File: VGA_Paint.vo Line: 43383" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult21~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~324  File: VGA_Paint.vo Line: 44058" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult18~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult18~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult18~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult18~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137" 0 0 "Shell" 0 0 1653229115900 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115900 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137" 0 0 "Shell" 0 0 1653229115904 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115904 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137" 0 0 "Shell" 0 0 1653229115904 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115904 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac  File: VGA_Paint.vo Line: 44137" 0 0 "Shell" 0 0 1653229115904 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115904 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115904 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115904 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult18~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115904 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~324  File: VGA_Paint.vo Line: 44217" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult17~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult17~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult17~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult17~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115905 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296" 0 0 "Shell" 0 0 1653229115905 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac  File: VGA_Paint.vo Line: 44296" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult17~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~324  File: VGA_Paint.vo Line: 44376" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult16~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult16~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult16~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult16~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115906 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac  File: VGA_Paint.vo Line: 44455" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult16~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" 0 0 "Shell" 0 0 1653229115907 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115907 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~324  File: VGA_Paint.vo Line: 45130" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult19~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult19~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult19~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult19~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~324  File: VGA_Paint.vo Line: 45209" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult20~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult20~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult20~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult20~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115908 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115908 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac  File: VGA_Paint.vo Line: 45612" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult20~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac  File: VGA_Paint.vo Line: 45692" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115909 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult19~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~324  File: VGA_Paint.vo Line: 46969" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult14~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult14~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult14~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult14~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115910 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048" 0 0 "Shell" 0 0 1653229115910 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac  File: VGA_Paint.vo Line: 47048" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult14~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (18) for port 'bx'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4328)." 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (16) does not match connection size (19) for port 'by'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4329)." 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (18) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~324  File: VGA_Paint.vo Line: 47128" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult15~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult15~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult15~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult15~324 /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115911 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (26) for port 'az'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4326)." 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (1) does not match connection size (18) for port 'bz'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4330)." 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (14) does not match connection size (27) for port 'scanin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4332)." 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (64) does not match connection size (1) for port 'chainin'. The port definition is at: \$MODEL_TECH/../altera/verilog/src/cyclonev_atoms.v(4333)." 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Instance: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac  File: VGA_Paint.vo Line: 47207" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: (vsim-3015) \[PCDPC\] - Port size (<protected>) does not match connection size (<protected>) for <protected>.<protected>" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" {  } {  } 0 0 "ModelSim-Altera Info: #    Time: 0 ps  Iteration: 0  Protected: /VGA_Paint_tb/U1/\\Mult15~mult_hlmac /inst/<protected> File: \$MODEL_TECH/../altera/verilog/src/mentor/cyclonev_atoms_ncrypt.v Line: 38" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Warning" "0" "" "ModelSim-Altera Warning: # ** Warning: Design size of 19964 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." {  } {  } 0 0 "ModelSim-Altera Warning: # ** Warning: Design size of 19964 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity." 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Expect performance to be adversely affected." {  } {  } 0 0 "ModelSim-Altera Info: # Expect performance to be adversely affected." 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # " {  } {  } 0 0 "ModelSim-Altera Info: # " 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # add wave *" {  } {  } 0 0 "ModelSim-Altera Info: # add wave *" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view structure" {  } {  } 0 0 "ModelSim-Altera Info: # view structure" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.structure.interior.cs.body.struct" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # view signals" {  } {  } 0 0 "ModelSim-Altera Info: # view signals" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" {  } {  } 0 0 "ModelSim-Altera Info: # .main_pane.objects.interior.cs.body.tree" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # run 20 sec" {  } {  } 0 0 "ModelSim-Altera Info: # run 20 sec" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Break key hit" {  } {  } 0 0 "ModelSim-Altera Info: # Break key hit" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Simulation stop requested." {  } {  } 0 0 "ModelSim-Altera Info: # Simulation stop requested." 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # End time: 22:18:34 on May 22,2022, Elapsed time: 0:04:12" {  } {  } 0 0 "ModelSim-Altera Info: # End time: 22:18:34 on May 22,2022, Elapsed time: 0:04:12" 0 0 "Shell" 0 0 1653229115912 ""}
{ "Info" "0" "" "ModelSim-Altera Info: # Errors: 0, Warnings: 295" {  } {  } 0 0 "ModelSim-Altera Info: # Errors: 0, Warnings: 295" 0 0 "Shell" 0 0 1653229115913 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1653229116023 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/FPGA/0509_Hw/Hw2/VGA_Paint_nativelink_simulation.rpt" {  } { { "C:/FPGA/0509_Hw/Hw2/VGA_Paint_nativelink_simulation.rpt" "0" { Text "C:/FPGA/0509_Hw/Hw2/VGA_Paint_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/FPGA/0509_Hw/Hw2/VGA_Paint_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1653229116024 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1653229116024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 296 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 296 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1653229116024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 22 22:18:36 2022 " "Processing ended: Sun May 22 22:18:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1653229116024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:20 " "Elapsed time: 00:04:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1653229116024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:48 " "Total CPU time (on all processors): 00:04:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1653229116024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1653229116024 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 424 s " "Quartus Prime Full Compilation was successful. 0 errors, 424 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1653229116572 ""}
