#type; CPU_SUBSYS_CTRL_T507; T507 CPU Subsystem Control Register List
#base; CPU_SUBSYS_CTRL_T507 0x08100000

#regdef; GENER_CTRL_REG0; 0x0000; General Control Register0
#regdef; GENER_CTRL_REG1; 0x0004; General Control Register1
#regdef; GIC_JTAG_RST_CTRL; 0x000C; GIC and Jtag Reset Control Register
#regdef; C0_INT_EN; 0x0010; Cluster0 Interrupt Enable Control Register
#regdef; IRQ_FIQ_STATUS; 0x0014; IRQ/FIQ Status Register
#regdef; GENER_CTRL_REG2; 0x0018; General Control Register2
#regdef; DBG_STATE; 0x001C; Debug State Register
#regdef; CPUx_CTRL_REG; 0x0020 4; CPU0..CPU3 Control Register
#aggreg; RVBARADDR; 0x0040 4; Reset Vector Base Address Register for core [0..3]
#regdef; LOW; 0x000; Reset Vector Base Address Registerx_L
#regdef; HIGH; 0x004; Reset Vector Base Address Registerx_H
#aggregend;

#type; CPU_SUBSYS_CTRL_H616; H616 CPU Subsystem Control Register List
#base; CPU_SUBSYS_CTRL_H616 0x08100000

#regdef; GENER_CTRL_REG0; 0x0000; General Control Register0
#regdef; GENER_CTRL_REG1; 0x0004; General Control Register1
#regdef; GIC_JTAG_RST_CTRL; 0x000C; GIC and Jtag Reset Control Register
#regdef; C0_INT_EN; 0x0010; Cluster0 Interrupt Enable Control Register
#regdef; IRQ_FIQ_STATUS; 0x0014; IRQ/FIQ Status Register
#regdef; GENER_CTRL_REG2; 0x0018; General Control Register2
#regdef; DBG_STATE; 0x001C; Debug State Register
