import "primitives/core.futil";
component main(@go go: 1, @clk clk: 1, @reset reset: 1) -> (@done done: 1) {
  cells {
    a = std_reg(2);
  }
  wires {
    static group A<1> {
      a.in = 2'd0;
      a.write_en = %0 ? 1'd1;
    }
    static group static_repeat<6> {
      static_repeat0[go] = 1'd1;
    }
    static group static_repeat0<3> {
      A[go] = 1'd1;
    }
  }

  control {
    seq {
      static_repeat;
    }
  }
}
