// Copyright (C) 2016  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition"

// DATE "12/01/2017 18:25:12"

// 
// Device: Altera EP4CE22F17C6 Package FBGA256
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module flag_reg (
	en_carry,
	en_zero,
	clk,
	reset,
	op_code,
	carry_in,
	zero_in,
	comp1,
	carry_flag,
	zero_flag);
input 	en_carry;
input 	en_zero;
input 	clk;
input 	reset;
input 	[3:0] op_code;
input 	carry_in;
input 	zero_in;
input 	comp1;
output 	carry_flag;
output 	zero_flag;

// Design Ports Information
// carry_flag	=>  Location: PIN_J13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_flag	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// carry_in	=>  Location: PIN_E16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_carry	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_M2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// en_zero	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// comp1	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// zero_in	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[2]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[0]	=>  Location: PIN_E10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[1]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_code[3]	=>  Location: PIN_A12,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("test_v.sdo");
// synopsys translate_on

wire \carry_flag~output_o ;
wire \zero_flag~output_o ;
wire \clk~input_o ;
wire \clk~inputclkctrl_outclk ;
wire \en_carry~input_o ;
wire \carry_in~input_o ;
wire \carry_reg|dout~0_combout ;
wire \reset~input_o ;
wire \reset~inputclkctrl_outclk ;
wire \carry_reg|dout~q ;
wire \zero_in~input_o ;
wire \op_code[2]~input_o ;
wire \op_code[1]~input_o ;
wire \op_code[3]~input_o ;
wire \op_code[0]~input_o ;
wire \Equal0~0_combout ;
wire \comp1~input_o ;
wire \zero_reg|dout~0_combout ;
wire \en_zero~input_o ;
wire \zero_reg|dout~1_combout ;
wire \zero_reg|dout~q ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X53_Y16_N9
cycloneive_io_obuf \carry_flag~output (
	.i(\carry_reg|dout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\carry_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \carry_flag~output .bus_hold = "false";
defparam \carry_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y34_N9
cycloneive_io_obuf \zero_flag~output (
	.i(\zero_reg|dout~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\zero_flag~output_o ),
	.obar());
// synopsys translate_off
defparam \zero_flag~output .bus_hold = "false";
defparam \zero_flag~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N8
cycloneive_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \clk~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\clk~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~inputclkctrl_outclk ));
// synopsys translate_off
defparam \clk~inputclkctrl .clock_type = "global clock";
defparam \clk~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N1
cycloneive_io_ibuf \en_carry~input (
	.i(en_carry),
	.ibar(gnd),
	.o(\en_carry~input_o ));
// synopsys translate_off
defparam \en_carry~input .bus_hold = "false";
defparam \en_carry~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X53_Y17_N8
cycloneive_io_ibuf \carry_in~input (
	.i(carry_in),
	.ibar(gnd),
	.o(\carry_in~input_o ));
// synopsys translate_off
defparam \carry_in~input .bus_hold = "false";
defparam \carry_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X52_Y17_N8
cycloneive_lcell_comb \carry_reg|dout~0 (
// Equation(s):
// \carry_reg|dout~0_combout  = (\en_carry~input_o  & ((\carry_in~input_o ))) # (!\en_carry~input_o  & (\carry_reg|dout~q ))

	.dataa(gnd),
	.datab(\en_carry~input_o ),
	.datac(\carry_reg|dout~q ),
	.datad(\carry_in~input_o ),
	.cin(gnd),
	.combout(\carry_reg|dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \carry_reg|dout~0 .lut_mask = 16'hFC30;
defparam \carry_reg|dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y16_N15
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \reset~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\reset~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\reset~inputclkctrl_outclk ));
// synopsys translate_off
defparam \reset~inputclkctrl .clock_type = "global clock";
defparam \reset~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X52_Y17_N9
dffeas \carry_reg|dout (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\carry_reg|dout~0_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\carry_reg|dout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \carry_reg|dout .is_wysiwyg = "true";
defparam \carry_reg|dout .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N1
cycloneive_io_ibuf \zero_in~input (
	.i(zero_in),
	.ibar(gnd),
	.o(\zero_in~input_o ));
// synopsys translate_off
defparam \zero_in~input .bus_hold = "false";
defparam \zero_in~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N8
cycloneive_io_ibuf \op_code[2]~input (
	.i(op_code[2]),
	.ibar(gnd),
	.o(\op_code[2]~input_o ));
// synopsys translate_off
defparam \op_code[2]~input .bus_hold = "false";
defparam \op_code[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N1
cycloneive_io_ibuf \op_code[1]~input (
	.i(op_code[1]),
	.ibar(gnd),
	.o(\op_code[1]~input_o ));
// synopsys translate_off
defparam \op_code[1]~input .bus_hold = "false";
defparam \op_code[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X43_Y34_N15
cycloneive_io_ibuf \op_code[3]~input (
	.i(op_code[3]),
	.ibar(gnd),
	.o(\op_code[3]~input_o ));
// synopsys translate_off
defparam \op_code[3]~input .bus_hold = "false";
defparam \op_code[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X45_Y34_N15
cycloneive_io_ibuf \op_code[0]~input (
	.i(op_code[0]),
	.ibar(gnd),
	.o(\op_code[0]~input_o ));
// synopsys translate_off
defparam \op_code[0]~input .bus_hold = "false";
defparam \op_code[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X45_Y33_N28
cycloneive_lcell_comb \Equal0~0 (
// Equation(s):
// \Equal0~0_combout  = (\op_code[2]~input_o  & (!\op_code[1]~input_o  & (!\op_code[3]~input_o  & !\op_code[0]~input_o )))

	.dataa(\op_code[2]~input_o ),
	.datab(\op_code[1]~input_o ),
	.datac(\op_code[3]~input_o ),
	.datad(\op_code[0]~input_o ),
	.cin(gnd),
	.combout(\Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Equal0~0 .lut_mask = 16'h0002;
defparam \Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X49_Y34_N8
cycloneive_io_ibuf \comp1~input (
	.i(comp1),
	.ibar(gnd),
	.o(\comp1~input_o ));
// synopsys translate_off
defparam \comp1~input .bus_hold = "false";
defparam \comp1~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X49_Y33_N16
cycloneive_lcell_comb \zero_reg|dout~0 (
// Equation(s):
// \zero_reg|dout~0_combout  = (\Equal0~0_combout  & ((\comp1~input_o ))) # (!\Equal0~0_combout  & (\zero_in~input_o ))

	.dataa(\zero_in~input_o ),
	.datab(gnd),
	.datac(\Equal0~0_combout ),
	.datad(\comp1~input_o ),
	.cin(gnd),
	.combout(\zero_reg|dout~0_combout ),
	.cout());
// synopsys translate_off
defparam \zero_reg|dout~0 .lut_mask = 16'hFA0A;
defparam \zero_reg|dout~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X51_Y34_N22
cycloneive_io_ibuf \en_zero~input (
	.i(en_zero),
	.ibar(gnd),
	.o(\en_zero~input_o ));
// synopsys translate_off
defparam \en_zero~input .bus_hold = "false";
defparam \en_zero~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X51_Y33_N0
cycloneive_lcell_comb \zero_reg|dout~1 (
// Equation(s):
// \zero_reg|dout~1_combout  = (\en_zero~input_o  & (\zero_reg|dout~0_combout )) # (!\en_zero~input_o  & ((\zero_reg|dout~q )))

	.dataa(\zero_reg|dout~0_combout ),
	.datab(gnd),
	.datac(\zero_reg|dout~q ),
	.datad(\en_zero~input_o ),
	.cin(gnd),
	.combout(\zero_reg|dout~1_combout ),
	.cout());
// synopsys translate_off
defparam \zero_reg|dout~1 .lut_mask = 16'hAAF0;
defparam \zero_reg|dout~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X51_Y33_N1
dffeas \zero_reg|dout (
	.clk(\clk~inputclkctrl_outclk ),
	.d(\zero_reg|dout~1_combout ),
	.asdata(vcc),
	.clrn(!\reset~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\zero_reg|dout~q ),
	.prn(vcc));
// synopsys translate_off
defparam \zero_reg|dout .is_wysiwyg = "true";
defparam \zero_reg|dout .power_up = "low";
// synopsys translate_on

assign carry_flag = \carry_flag~output_o ;

assign zero_flag = \zero_flag~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
