Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design System_tl.ngc ...
WARNING:NetListWriters:298 - No output is written to System_tl.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file System_tl.edif ...
ngc2edif: Total memory usage is 22756 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design MB.ngc ...
WARNING:NetListWriters:298 - No output is written to MB.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file MB.edif ...
ngc2edif: Total memory usage is 28700 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design microblaze_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to microblaze_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/ex_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/mem_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/of_MSR_i<31 : 17> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Data_Flow_I/msr_reg_i/wb_MSR_cmb<30 : 28> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Decode_I/of_PipeRun_carry<8 : 1> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/control_reg<8 : 0> on
   block microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   microblaze_0/Performance.Use_Debug_Logic.Debug_Perf/status_reg<25 : 0> on
   block microblaze_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/ex_MSR<30 : 0> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus microblaze_0/mem_MSR<30 : 0> on block
   microblaze_0_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file microblaze_0_wrapper.edif ...
ngc2edif: Total memory usage is 28196 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design mb_plb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to mb_plb_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   mb_plb/GEN_SHARED.I_PLB_ARBITER_LOGIC/I_ARB_ENCODER/GTR_ONE_MASTER.FIXED_ARB_
   GEN.I_PRIOR_ENC/lutout<6 : 0> on block mb_plb_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mb_plb_wrapper.edif ...
ngc2edif: Total memory usage is 24272 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ilmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ilmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ilmb_wrapper.edif ...
ngc2edif: Total memory usage is 22640 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlmb_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to dlmb_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dlmb_wrapper.edif ...
ngc2edif: Total memory usage is 22632 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design dlmb_cntlr_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to dlmb_cntlr_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file dlmb_cntlr_wrapper.edif ...
ngc2edif: Total memory usage is 22720 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ilmb_cntlr_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to ilmb_cntlr_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file ilmb_cntlr_wrapper.edif ...
ngc2edif: Total memory usage is 22716 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design lmb_bram_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to lmb_bram_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file lmb_bram_wrapper.edif ...
ngc2edif: Total memory usage is 23508 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design push_buttons_5bit_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   push_buttons_5bit_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<15 : 12>
   on block push_buttons_5bit_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i<31 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Push_Buttons_5Bit/PLBV46_I/plb_be_muxed<3 : 0> on block
   push_buttons_5bit_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file push_buttons_5bit_wrapper.edif ...
ngc2edif: Total memory usage is 22980 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design ddr2_sdram_wrapper.ngc ...
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM/NPI_AddrAck<2 : 0> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM/NPI_RdFIFO_Pop<2 : 0> on
   block ddr2_sdram_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PI
   M_ADDRESS_DECODER/Madd_xfer_wdcnt_add0000_cy<4 : 0> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PI
   M_ADDRESS_DECODER/Maddsub_addr_tb0_q_mux0004_lut<30 : 0> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PI
   M_READ_MODULE/max_mpmc_pop_cnt<5 : 0> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PI
   M_READ_MODULE/sig_srl_fifo_rddata<67 : 0> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/PLB_0_INST.plbv46_pim_0/comp_plbv46_pim/GENERATE_PLB_PLBV46_PIM.PI
   M_WRITE_MODULE/word_count<7 : 2> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM/Rst_tocore<9 : 0> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM/Rst_topim<2 : 0> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.U
   CmdBuf/cmd_mem0<127 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.U
   CmdBuf/cmd_mem0_mux0000<127 : 0> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.U
   CmdBuf/cmd_mem1<127 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.U
   CmdBuf/cmd_mem1_mux0000<127 : 0> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.GEN_MULTI_PORT.U
   NewCmd/newcmd_data<31 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_
   extra_bursts_Madd_lut<6 : 0> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_
   o_with_carry_cy<9 : 7> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/Madd_
   x_with_carry_10_7_add0000_lut<2 : 0> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/mc_af
   _addr<32 : 2> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_BURST_CUT.UBurstCtrl/x_siz
   e_stage2<14 : 10> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_RDDATA_FIFOS[0].GEN_RDDATA
   _PORT_ENABLE.URdDataFifo/Cons_M<2 : 0> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/GEN_WRDATA_FIFOS[1].GEN_WRDATA
   _PORT_ENABLE.UWrDataFifo/Cons_M<2 : 0> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC/cmd_in_data<31 : 0> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem
   1/_varindex0001<32 : 2> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/VFBC2_INST.vfbc/VFBC1_PIM_NGC/UVFBC_BACKEND_CTRL/Address_fifo0/mem
   1/t_qb<32 : 2> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM/mpmc_core_0/InitDone_i2<2 :
   0> on block ddr2_sdram_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_addr_path_0/Addr_Reg<91 : 4> on block
   ddr2_sdram_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/Arb_WhichPort_Dec
   ode_i<2 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0
   /PI_ReqPending<2 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0
   /pi_addrack_i1<2 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0
   /pi_addrack_i2<2 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_acknowledge_0
   /pi_reqpending_i<2 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_
   0/PI_ArbPatternType_Pop_d1<2 : 0> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_pattern_type_
   0/instantiate_arb_pattern_type_fifos[2].arb_pattern_type_fifo_/gen_pi_arbrdmo
   dwr_noecc.pi_arbpatterntype_fifo/fifo_reg<5 : 0> on block ddr2_sdram_wrapper
   is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/arbiter_0/arb_which_port_0/
   instantiate_Arb_WhichPort_i_2to8ports.high_priority_select_0/pi_q_i<5 : 1> on
   block ddr2_sdram_wrapper is not reconstructed, because there are some missing
   bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_ctrl_path_0/ctrl_path_0/ctrl_bram_datao
   ut<17 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos
   .mpmc_read_fifo_0/lutaddr_baseaddr_i<2 : 0> on block ddr2_sdram_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_paths.mpmc_data_path_0/gen_read_fifos[0].gen_fifos
   .mpmc_read_fifo_0/lutaddr_highaddr_i<4 : 0> on block ddr2_sdram_wrapper is
   not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift0_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift1_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/calib_start
   _shift3_r<15 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/ddr_addr_r<
   11 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there are
   some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_
   r1<26 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_init_0/init_state_
   r2<23 : 0> on block ddr2_sdram_wrapper is not reconstructed, because there
   are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0
   /cal2_idel_tap_limit_hit_sub0000<4 : 1> on block ddr2_sdram_wrapper is not
   reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_io_0/u_phy_calib_0
   /calib_done_tmp<3 : 0> on block ddr2_sdram_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   DDR2_SDRAM/mpmc_core_0/gen_v5_ddr2_phy.mpmc_phy_if_0/u_phy_write/init_data_r_
   mux0000<11 : 0> on block ddr2_sdram_wrapper is not reconstructed, because
   there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file ddr2_sdram_wrapper.edif ...
ngc2edif: Total memory usage is 41544 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_timer_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to xps_timer_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/PLBv46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<6 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/COUNTER_0_I/load_load_reg_be<24 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/load_load_reg_be<24 : 0>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_CE<25 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   xps_timer_0/TC_CORE_I/TIMER_CONTROL_I/TCSR1_CE<25 : 0> on block
   xps_timer_0_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus xps_timer_0/TC_CORE_I/tCSR0_Reg<31 : 21>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus xps_timer_0/TC_CORE_I/tCSR1_Reg<31 : 21>
   on block xps_timer_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file xps_timer_0_wrapper.edif ...
ngc2edif: Total memory usage is 23688 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_bram_if_cntlr_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_bram_if_cntlr_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   xps_bram_if_cntlr_0/INCLUDE_BURST_SUPPORT.I_SLAVE_BURST_ATTACH/I_DBEAT_CONTRO
   L/almst_done_comp_value_reg_mux0000<3 : 1> on block
   xps_bram_if_cntlr_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file xps_bram_if_cntlr_0_wrapper.edif ...
ngc2edif: Total memory usage is 23212 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_bram_if_cntlr_0_block_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_bram_if_cntlr_0_block_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xps_bram_if_cntlr_0_block_wrapper.edif ...
ngc2edif: Total memory usage is 22928 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design clock_generator_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   clock_generator_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file clock_generator_0_wrapper.edif ...
ngc2edif: Total memory usage is 22624 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design mdm_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to mdm_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus Config_Reg<31 : 0> on block MDM_Core is
   not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file mdm_0_wrapper.edif ...
ngc2edif: Total memory usage is 23256 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design proc_sys_reset_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   proc_sys_reset_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/core_dec<2 : 0> on
   block proc_sys_reset_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus proc_sys_reset_0/SEQ/pr_dec<2 : 0> on
   block proc_sys_reset_0_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file proc_sys_reset_0_wrapper.edif ...
ngc2edif: Total memory usage is 22716 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design gpio_fifo_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to gpio_fifo_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce_expnd_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rdce_out_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wrce_out_i<15 : 12> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/bus2ip_be_i<3 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/plb_be_reg<3 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/plb_wrdbus_reg<31 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   gpio_FIFO/PLBV46_I/I_SLAVE_ATTACHMENT/sl_rddbus_i<31 : 0> on block
   gpio_fifo_wrapper is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus gpio_FIFO/PLBV46_I/plb_be_muxed<3 : 0>
   on block gpio_fifo_wrapper is not reconstructed, because there are some
   missing bus signals.
  finished :Prep
Writing EDIF netlist file gpio_fifo_wrapper.edif ...
ngc2edif: Total memory usage is 22932 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_intc_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to xps_intc_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus xps_intc_0/INTC_CORE_I/ivr_data_in<10 :
   0> on block xps_intc_0_wrapper is not reconstructed, because there are some
   missing bus signals.
WARNING:NetListWriters:306 - Signal bus xps_intc_0/read_data<10 : 0> on block
   xps_intc_0_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xps_intc_0_wrapper.edif ...
ngc2edif: Total memory usage is 22968 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_fifo_cam_data_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_fifo_cam_data_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file xps_fifo_cam_data_wrapper.edif ...
ngc2edif: Total memory usage is 23076 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_central_dma_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to
   xps_central_dma_0_wrapper.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/ce
   _expnd_i<12 : 0> on block xps_central_dma_0_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/rd
   ce_out_i<12 : 1> on block xps_central_dma_0_wrapper is not reconstructed,
   because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   xps_central_dma_0/SLAVE_ATTACHMENT_I/PLBV46_I/I_SLAVE_ATTACHMENT/I_DECODER/wr
   ce_out_i<12 : 0> on block xps_central_dma_0_wrapper is not reconstructed,
   because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file xps_central_dma_0_wrapper.edif ...
ngc2edif: Total memory usage is 25040 kilobytes

Release 13.1 - ngc2edif O.40d (lin)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design xps_epc_0_wrapper.ngc ...
WARNING:NetListWriters:298 - No output is written to xps_epc_0_wrapper.xncf,
   ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus
   xps_epc_0/PLBv46_IPIF_I/I_SLAVE_ATTACHMENT/plb_abus_reg<31 : 0> on block
   xps_epc_0_wrapper is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file xps_epc_0_wrapper.edif ...
ngc2edif: Total memory usage is 23272 kilobytes

Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design System_tl.ngc ...
WARNING:NetListWriters:298 - No output is written to System_tl.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM_VFBC2_Cmd_Data_pin<9 : 7> on
   block System_tl is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file System_tl.edif ...
ngc2edif: Total memory usage is 102956 kilobytes

Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design System_tl.ngc ...
WARNING:NetListWriters:298 - No output is written to System_tl.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus DDR2_SDRAM_VFBC2_Cmd_Data_pin<9 : 7> on
   block System_tl is not reconstructed, because there are some missing bus
   signals.
  finished :Prep
Writing EDIF netlist file System_tl.edif ...
ngc2edif: Total memory usage is 102952 kilobytes

Release 13.4 - ngc2edif O.87xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
Reading design MB.ngc ...
WARNING:NetListWriters:298 - No output is written to MB.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file MB.edif ...
ngc2edif: Total memory usage is 117416 kilobytes

