Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto 5d3a0f00303c46f0bf9b8dfd501f2917 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_maxp_behav xil_defaultlib.test_maxp xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.matrix_biggest
Compiling module xil_defaultlib.maxp_layer(PIX_W=9,PIX_H=9)
Compiling module xil_defaultlib.test_maxp
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_maxp_behav
