<stg><name>fir</name>


<trans_list>

<trans id="46" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="61" from="2" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="57" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="58" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="59" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="6" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="54" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="55" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_r

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %in_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_r

]]></Node>
<StgValue><ssdm name="in_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:6 %specmemcore_ln10 = specmemcore void @_ssdm_op_SpecMemCore, i32 %Acc, i64 666, i64 210, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln10"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln16 = br void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0 %j = phi i4 %add_ln16, void %.split, i4 15, void

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1 %icmp_ln16 = icmp_eq  i4 %j, i4 0

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln16 = br i1 %icmp_ln16, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="4">
<![CDATA[
.split:1 %zext_ln16 = zext i4 %j

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:4 %fir_int_int_w_addr = getelementptr i32 %fir_int_int_w, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="fir_int_int_w_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
.split:5 %fir_int_int_w_load = load i4 %fir_int_int_w_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_w_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="25" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split:0 %add_ln16 = add i4 %j, i4 15

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
.split:5 %fir_int_int_w_load = load i4 %fir_int_int_w_addr

]]></Node>
<StgValue><ssdm name="fir_int_int_w_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:6 %mul_ln20 = mul i32 %fir_int_int_w_load, i32 %in_read

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="4">
<![CDATA[
.split:7 %zext_ln20 = zext i4 %add_ln16

]]></Node>
<StgValue><ssdm name="zext_ln20"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:8 %Acc_addr = getelementptr i32 %Acc, i64 0, i64 %zext_ln20

]]></Node>
<StgValue><ssdm name="Acc_addr"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
.split:9 %Acc_load = load i4 %Acc_addr

]]></Node>
<StgValue><ssdm name="Acc_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:6 %mul_ln20 = mul i32 %fir_int_int_w_load, i32 %in_read

]]></Node>
<StgValue><ssdm name="mul_ln20"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
.split:9 %Acc_load = load i4 %Acc_addr

]]></Node>
<StgValue><ssdm name="Acc_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="33" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln14"/></StgValue>
</operation>

<operation id="34" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln14"/></StgValue>
</operation>

<operation id="35" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:10 %add_ln20 = add i32 %Acc_load, i32 %mul_ln20

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>

<operation id="36" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:11 %Acc_addr_1 = getelementptr i32 %Acc, i64 0, i64 %zext_ln16

]]></Node>
<StgValue><ssdm name="Acc_addr_1"/></StgValue>
</operation>

<operation id="37" st_id="6" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
.split:12 %store_ln20 = store i32 %add_ln20, i4 %Acc_addr_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="38" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
.split:13 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="39" st_id="7" stage="2" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %mul_ln22 = mul i32 %in_read, i32 11

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="40" st_id="8" stage="1" lat="2">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %mul_ln22 = mul i32 %in_read, i32 11

]]></Node>
<StgValue><ssdm name="mul_ln22"/></StgValue>
</operation>

<operation id="41" st_id="8" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
:2 %Acc_load_1 = load i32 15

]]></Node>
<StgValue><ssdm name="Acc_load_1"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="42" st_id="9" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %store_ln22 = store i32 %mul_ln22, i32 0

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="43" st_id="9" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32">
<![CDATA[
:2 %Acc_load_1 = load i32 15

]]></Node>
<StgValue><ssdm name="Acc_load_1"/></StgValue>
</operation>

<operation id="44" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3 %write_ln23 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_r, i32 %Acc_load_1

]]></Node>
<StgValue><ssdm name="write_ln23"/></StgValue>
</operation>

<operation id="45" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0">
<![CDATA[
:4 %ret_ln24 = ret

]]></Node>
<StgValue><ssdm name="ret_ln24"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="63" name="in_r" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_r"/></StgValue>
</port>
<port id="64" name="out_r" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_r"/></StgValue>
</port>
<port id="65" name="fir_int_int_w" dir="0" iftype="1">
<core>ROM</core><StgValue><ssdm name="fir_int_int_w"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
<port id="66" name="Acc" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="Acc"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="68" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="67" toId="10">
</dataflow>
<dataflow id="70" from="empty_1" to="spectopmodule_ln0" fromId="69" toId="10">
</dataflow>
<dataflow id="72" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="11">
</dataflow>
<dataflow id="73" from="in_r" to="specbitsmap_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="12">
</dataflow>
<dataflow id="76" from="in_r" to="specinterface_ln0" fromId="63" toId="12">
</dataflow>
<dataflow id="78" from="empty" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="81" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="83" from="empty_0" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="84" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="85" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="86" from="empty_0" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="87" from="empty_0" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="88" from="empty_0" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="93" from="empty_0" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="94" from="empty_0" to="specinterface_ln0" fromId="82" toId="12">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="71" toId="13">
</dataflow>
<dataflow id="96" from="out_r" to="specbitsmap_ln0" fromId="64" toId="13">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="74" toId="14">
</dataflow>
<dataflow id="98" from="out_r" to="specinterface_ln0" fromId="64" toId="14">
</dataflow>
<dataflow id="99" from="empty" to="specinterface_ln0" fromId="77" toId="14">
</dataflow>
<dataflow id="100" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="101" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="102" from="empty_0" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="103" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="104" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="105" from="empty_0" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="106" from="empty_0" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="107" from="empty_0" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="108" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="109" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="110" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="111" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="14">
</dataflow>
<dataflow id="112" from="empty_0" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="113" from="empty_0" to="specinterface_ln0" fromId="82" toId="14">
</dataflow>
<dataflow id="115" from="_ssdm_op_Read.ap_auto.i32" to="in_read" fromId="114" toId="15">
</dataflow>
<dataflow id="116" from="in_r" to="in_read" fromId="63" toId="15">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecMemCore" to="specmemcore_ln10" fromId="117" toId="16">
</dataflow>
<dataflow id="119" from="Acc" to="specmemcore_ln10" fromId="66" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_120" to="specmemcore_ln10" fromId="120" toId="16">
</dataflow>
<dataflow id="123" from="StgValue_122" to="specmemcore_ln10" fromId="122" toId="16">
</dataflow>
<dataflow id="125" from="StgValue_124" to="specmemcore_ln10" fromId="124" toId="16">
</dataflow>
<dataflow id="126" from="add_ln16" to="j" fromId="25" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="127" from="br_ln0" to="j" fromId="38" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="129" from="StgValue_128" to="j" fromId="128" toId="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="130" from="br_ln16" to="j" fromId="17" toId="18">
</dataflow>
<dataflow id="131" from="j" to="icmp_ln16" fromId="18" toId="19">
</dataflow>
<dataflow id="133" from="StgValue_132" to="icmp_ln16" fromId="132" toId="19">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="134" toId="20">
</dataflow>
<dataflow id="137" from="StgValue_136" to="empty" fromId="136" toId="20">
</dataflow>
<dataflow id="138" from="StgValue_136" to="empty" fromId="136" toId="20">
</dataflow>
<dataflow id="139" from="StgValue_136" to="empty" fromId="136" toId="20">
</dataflow>
<dataflow id="140" from="icmp_ln16" to="br_ln16" fromId="19" toId="21">
</dataflow>
<dataflow id="141" from="j" to="zext_ln16" fromId="18" toId="22">
</dataflow>
<dataflow id="142" from="fir_int_int_w" to="fir_int_int_w_addr" fromId="65" toId="23">
</dataflow>
<dataflow id="144" from="StgValue_143" to="fir_int_int_w_addr" fromId="143" toId="23">
</dataflow>
<dataflow id="145" from="zext_ln16" to="fir_int_int_w_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="146" from="fir_int_int_w_addr" to="fir_int_int_w_load" fromId="23" toId="24">
</dataflow>
<dataflow id="147" from="j" to="add_ln16" fromId="18" toId="25">
</dataflow>
<dataflow id="148" from="StgValue_128" to="add_ln16" fromId="128" toId="25">
</dataflow>
<dataflow id="149" from="fir_int_int_w_addr" to="fir_int_int_w_load" fromId="23" toId="26">
</dataflow>
<dataflow id="150" from="fir_int_int_w_load" to="mul_ln20" fromId="26" toId="27">
</dataflow>
<dataflow id="151" from="in_read" to="mul_ln20" fromId="15" toId="27">
</dataflow>
<dataflow id="152" from="add_ln16" to="zext_ln20" fromId="25" toId="28">
</dataflow>
<dataflow id="153" from="Acc" to="Acc_addr" fromId="66" toId="29">
</dataflow>
<dataflow id="154" from="StgValue_143" to="Acc_addr" fromId="143" toId="29">
</dataflow>
<dataflow id="155" from="zext_ln20" to="Acc_addr" fromId="28" toId="29">
</dataflow>
<dataflow id="156" from="Acc_addr" to="Acc_load" fromId="29" toId="30">
</dataflow>
<dataflow id="157" from="fir_int_int_w_load" to="mul_ln20" fromId="26" toId="31">
</dataflow>
<dataflow id="158" from="in_read" to="mul_ln20" fromId="15" toId="31">
</dataflow>
<dataflow id="159" from="Acc_addr" to="Acc_load" fromId="29" toId="32">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecPipeline" to="specpipeline_ln14" fromId="160" toId="33">
</dataflow>
<dataflow id="163" from="StgValue_162" to="specpipeline_ln14" fromId="162" toId="33">
</dataflow>
<dataflow id="164" from="StgValue_79" to="specpipeline_ln14" fromId="79" toId="33">
</dataflow>
<dataflow id="165" from="StgValue_79" to="specpipeline_ln14" fromId="79" toId="33">
</dataflow>
<dataflow id="166" from="StgValue_79" to="specpipeline_ln14" fromId="79" toId="33">
</dataflow>
<dataflow id="167" from="empty_0" to="specpipeline_ln14" fromId="82" toId="33">
</dataflow>
<dataflow id="169" from="_ssdm_op_SpecLoopName" to="specloopname_ln14" fromId="168" toId="34">
</dataflow>
<dataflow id="171" from="empty_2" to="specloopname_ln14" fromId="170" toId="34">
</dataflow>
<dataflow id="172" from="Acc_load" to="add_ln20" fromId="32" toId="35">
</dataflow>
<dataflow id="173" from="mul_ln20" to="add_ln20" fromId="31" toId="35">
</dataflow>
<dataflow id="174" from="Acc" to="Acc_addr_1" fromId="66" toId="36">
</dataflow>
<dataflow id="175" from="StgValue_143" to="Acc_addr_1" fromId="143" toId="36">
</dataflow>
<dataflow id="176" from="zext_ln16" to="Acc_addr_1" fromId="22" toId="36">
</dataflow>
<dataflow id="177" from="add_ln20" to="store_ln20" fromId="35" toId="37">
</dataflow>
<dataflow id="178" from="Acc_addr_1" to="store_ln20" fromId="36" toId="37">
</dataflow>
<dataflow id="179" from="in_read" to="mul_ln22" fromId="15" toId="39">
</dataflow>
<dataflow id="181" from="StgValue_180" to="mul_ln22" fromId="180" toId="39">
</dataflow>
<dataflow id="182" from="in_read" to="mul_ln22" fromId="15" toId="40">
</dataflow>
<dataflow id="183" from="StgValue_180" to="mul_ln22" fromId="180" toId="40">
</dataflow>
<dataflow id="185" from="StgValue_184" to="Acc_load_1" fromId="184" toId="41">
</dataflow>
<dataflow id="186" from="mul_ln22" to="store_ln22" fromId="40" toId="42">
</dataflow>
<dataflow id="188" from="StgValue_187" to="store_ln22" fromId="187" toId="42">
</dataflow>
<dataflow id="189" from="StgValue_184" to="Acc_load_1" fromId="184" toId="43">
</dataflow>
<dataflow id="191" from="_ssdm_op_Write.ap_auto.i32P0A" to="write_ln23" fromId="190" toId="44">
</dataflow>
<dataflow id="192" from="out_r" to="write_ln23" fromId="64" toId="44">
</dataflow>
<dataflow id="193" from="Acc_load_1" to="write_ln23" fromId="43" toId="44">
</dataflow>
<dataflow id="194" from="icmp_ln16" to="StgValue_2" fromId="19" toId="2">
</dataflow>
<dataflow id="195" from="icmp_ln16" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="196" from="icmp_ln16" to="StgValue_4" fromId="19" toId="4">
</dataflow>
<dataflow id="197" from="icmp_ln16" to="StgValue_5" fromId="19" toId="5">
</dataflow>
<dataflow id="198" from="icmp_ln16" to="StgValue_6" fromId="19" toId="6">
</dataflow>
</dataflows>


</stg>
