Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Mon Sep 25 09:23:48 2023


Cell Usage:
GTP_DFF                      27 uses
GTP_DFF_C                    22 uses
GTP_DFF_CE                  338 uses
GTP_DFF_P                     2 uses
GTP_DFF_PE                   91 uses
GTP_GRS                       1 use
GTP_INV                       2 uses
GTP_ISERDES                   5 uses
GTP_LUT1                      3 uses
GTP_LUT2                    134 uses
GTP_LUT3                     25 uses
GTP_LUT4                     52 uses
GTP_LUT5                    135 uses
GTP_LUT5CARRY                29 uses
GTP_LUT5M                    74 uses
GTP_MUX2LUT6                 16 uses
GTP_MUX2LUT7                  6 uses
GTP_OSERDES                   6 uses
GTP_PLL_E3                    1 use

I/O ports: 16
GTP_INBUF                   9 uses
GTP_OUTBUF                  1 use
GTP_OUTBUFT                 6 uses

Mapping Summary:
Total LUTs: 452 of 22560 (2.00%)
	LUTs as dram: 0 of 7568 (0.00%)
	LUTs as logic: 452
Total Registers: 480 of 33840 (1.42%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 60 (0.00%)

APMs:
Total APMs = 0.00 of 40 (0.00%)

Total I/O ports = 16 of 226 (7.08%)


Overview of Control Sets:

Number of unique control sets : 19

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 1        | 0                 1
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 2        | 0                 2
  [6, 8)      | 1        | 0                 1
  [8, 10)     | 4        | 0                 4
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 10       | 1                 9
--------------------------------------------------------------
  The maximum fanout: 81
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 27
  NO              NO                YES                24
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                429
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file eth_arp_test_controlsets.txt.


Device Utilization Summary Of Each Module:
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name            | LUT     | FF      | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| eth_arp_test                | 452     | 480     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 16     | 0           | 0           | 0            | 0        | 29            | 16           | 6            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + delay_u0                  | 25      | 26      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 24            | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_arp                     | 425     | 423     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 16           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp_rx                | 214     | 278     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 1            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_arp_tx                | 156     | 113     | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 5             | 15           | 6            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_crc32_d8              | 55      | 32      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_arp_ctrl                | 2       | 4       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_gmii_to_rgmii           | 0       | 27      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgmii_rx              | 0       | 9       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|     + U_pll_phase_shift     | 0       | 0       | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgmii_tx              | 0       | 18      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 6      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 0       | 0        | 0          | 0             | 0         | 0        | 0        
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                                                                                                                                              
*****************************************************************************************************************************************************************************************************************************
                                                                                                                                          Clock   Non-clock                                                                  
 Clock                                                                             Period       Waveform            Type                  Loads       Loads  Sources                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 eth_rxc                                                                           8.0000       {0.0000 4.0000}     Declared                  0           2  {eth_rxc}                                                       
   eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred  8.0000       {1.0000 5.0000}     Generated (eth_rxc)       2           0  {u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1} 
   eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred  8.0000       {1.4000 5.4000}     Generated (eth_rxc)     474           0  {u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0} 
 sys_clk                                                                           20.0000      {0.0000 10.0000}    Declared                 26           0  {sys_clk}                                                       
=============================================================================================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk                    50.0000 MHz    487.5670 MHz        20.0000         2.0510         17.949
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                           125.0000 MHz    164.8261 MHz         8.0000         6.0670          1.933
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                     17.949       0.000              0             51
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     1.933       0.000              0            866
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                sys_clk                      1.029       0.000              0             51
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                        eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     0.740       0.000              0            866
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk                                             9.380       0.000              0             26
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred
                                                     2.483       0.000              0              2
 eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
                                                     2.483       0.000              0            474
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : delay_u0/dly_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : delay_u0/dly_cnt[24]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204       4.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       delay_u0/dly_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         delay_u0/dly_cnt [1]
                                                                                   delay_u0/N5_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.287       5.584 f       delay_u0/N5_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.584         delay_u0/_N141   
                                                                                   delay_u0/N5_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.614 r       delay_u0/N5_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.614         delay_u0/_N142   
                                                                                   delay_u0/N5_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.644 r       delay_u0/N5_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.644         delay_u0/_N143   
                                                                                   delay_u0/N5_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.674 r       delay_u0/N5_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.674         delay_u0/_N144   
                                                                                   delay_u0/N5_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.704 r       delay_u0/N5_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.704         delay_u0/_N145   
                                                                                   delay_u0/N5_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.734 r       delay_u0/N5_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.734         delay_u0/_N146   
                                                                                   delay_u0/N5_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.764 r       delay_u0/N5_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.764         delay_u0/_N147   
                                                                                   delay_u0/N5_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.794 r       delay_u0/N5_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.794         delay_u0/_N148   
                                                                                   delay_u0/N5_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.824 r       delay_u0/N5_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.824         delay_u0/_N149   
                                                                                   delay_u0/N5_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.854 r       delay_u0/N5_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.854         delay_u0/_N150   
                                                                                   delay_u0/N5_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.884 r       delay_u0/N5_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.884         delay_u0/_N151   
                                                                                   delay_u0/N5_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.914 r       delay_u0/N5_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.914         delay_u0/_N152   
                                                                                   delay_u0/N5_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.944 r       delay_u0/N5_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.944         delay_u0/_N153   
                                                                                   delay_u0/N5_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.974 r       delay_u0/N5_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.974         delay_u0/_N154   
                                                                                   delay_u0/N5_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.004 r       delay_u0/N5_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.004         delay_u0/_N155   
                                                                                   delay_u0/N5_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.034 r       delay_u0/N5_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.034         delay_u0/_N156   
                                                                                   delay_u0/N5_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.064 r       delay_u0/N5_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.064         delay_u0/_N157   
                                                                                   delay_u0/N5_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.094 r       delay_u0/N5_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.094         delay_u0/_N158   
                                                                                   delay_u0/N5_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.124 r       delay_u0/N5_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.124         delay_u0/_N159   
                                                                                   delay_u0/N5_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.154 r       delay_u0/N5_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.154         delay_u0/_N160   
                                                                                   delay_u0/N5_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.184 r       delay_u0/N5_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.184         delay_u0/_N161   
                                                                                   delay_u0/N5_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.214 r       delay_u0/N5_1_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.214         delay_u0/_N162   
                                                                                   delay_u0/N5_1_24/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.450 r       delay_u0/N5_1_24/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.450         delay_u0/N13 [24]
                                                                           r       delay_u0/dly_cnt[24]/D (GTP_DFF_CE)

 Data arrival time                                                   6.450         Logic Levels: 6  
                                                                                   Logic: 1.482ns(72.826%), Route: 0.553ns(27.174%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204      24.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[24]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   6.450                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.949                          
====================================================================================================

====================================================================================================

Startpoint  : delay_u0/dly_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : delay_u0/dly_cnt[23]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204       4.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       delay_u0/dly_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         delay_u0/dly_cnt [1]
                                                                                   delay_u0/N5_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.287       5.584 f       delay_u0/N5_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.584         delay_u0/_N141   
                                                                                   delay_u0/N5_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.614 r       delay_u0/N5_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.614         delay_u0/_N142   
                                                                                   delay_u0/N5_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.644 r       delay_u0/N5_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.644         delay_u0/_N143   
                                                                                   delay_u0/N5_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.674 r       delay_u0/N5_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.674         delay_u0/_N144   
                                                                                   delay_u0/N5_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.704 r       delay_u0/N5_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.704         delay_u0/_N145   
                                                                                   delay_u0/N5_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.734 r       delay_u0/N5_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.734         delay_u0/_N146   
                                                                                   delay_u0/N5_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.764 r       delay_u0/N5_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.764         delay_u0/_N147   
                                                                                   delay_u0/N5_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.794 r       delay_u0/N5_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.794         delay_u0/_N148   
                                                                                   delay_u0/N5_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.824 r       delay_u0/N5_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.824         delay_u0/_N149   
                                                                                   delay_u0/N5_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.854 r       delay_u0/N5_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.854         delay_u0/_N150   
                                                                                   delay_u0/N5_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.884 r       delay_u0/N5_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.884         delay_u0/_N151   
                                                                                   delay_u0/N5_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.914 r       delay_u0/N5_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.914         delay_u0/_N152   
                                                                                   delay_u0/N5_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.944 r       delay_u0/N5_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.944         delay_u0/_N153   
                                                                                   delay_u0/N5_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.974 r       delay_u0/N5_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.974         delay_u0/_N154   
                                                                                   delay_u0/N5_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.004 r       delay_u0/N5_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.004         delay_u0/_N155   
                                                                                   delay_u0/N5_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.034 r       delay_u0/N5_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.034         delay_u0/_N156   
                                                                                   delay_u0/N5_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.064 r       delay_u0/N5_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.064         delay_u0/_N157   
                                                                                   delay_u0/N5_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.094 r       delay_u0/N5_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.094         delay_u0/_N158   
                                                                                   delay_u0/N5_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.124 r       delay_u0/N5_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.124         delay_u0/_N159   
                                                                                   delay_u0/N5_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.154 r       delay_u0/N5_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.154         delay_u0/_N160   
                                                                                   delay_u0/N5_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.184 r       delay_u0/N5_1_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.184         delay_u0/_N161   
                                                                                   delay_u0/N5_1_23/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.420 r       delay_u0/N5_1_23/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.420         delay_u0/N13 [23]
                                                                           r       delay_u0/dly_cnt[23]/D (GTP_DFF_CE)

 Data arrival time                                                   6.420         Logic Levels: 6  
                                                                                   Logic: 1.452ns(72.419%), Route: 0.553ns(27.581%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204      24.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[23]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   6.420                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        17.979                          
====================================================================================================

====================================================================================================

Startpoint  : delay_u0/dly_cnt[1]/CLK (GTP_DFF_CE)
Endpoint    : delay_u0/dly_cnt[22]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204       4.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[1]/CLK (GTP_DFF_CE)

                                   tco                   0.329       4.744 r       delay_u0/dly_cnt[1]/Q (GTP_DFF_CE)
                                   net (fanout=2)        0.553       5.297         delay_u0/dly_cnt [1]
                                                                                   delay_u0/N5_1_2/I1 (GTP_LUT5CARRY)
                                   td                    0.287       5.584 f       delay_u0/N5_1_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.584         delay_u0/_N141   
                                                                                   delay_u0/N5_1_3/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.614 r       delay_u0/N5_1_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.614         delay_u0/_N142   
                                                                                   delay_u0/N5_1_4/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.644 r       delay_u0/N5_1_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.644         delay_u0/_N143   
                                                                                   delay_u0/N5_1_5/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.674 r       delay_u0/N5_1_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.674         delay_u0/_N144   
                                                                                   delay_u0/N5_1_6/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.704 r       delay_u0/N5_1_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.704         delay_u0/_N145   
                                                                                   delay_u0/N5_1_7/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.734 r       delay_u0/N5_1_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.734         delay_u0/_N146   
                                                                                   delay_u0/N5_1_8/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.764 r       delay_u0/N5_1_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.764         delay_u0/_N147   
                                                                                   delay_u0/N5_1_9/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.794 r       delay_u0/N5_1_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.794         delay_u0/_N148   
                                                                                   delay_u0/N5_1_10/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.824 r       delay_u0/N5_1_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.824         delay_u0/_N149   
                                                                                   delay_u0/N5_1_11/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.854 r       delay_u0/N5_1_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.854         delay_u0/_N150   
                                                                                   delay_u0/N5_1_12/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.884 r       delay_u0/N5_1_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.884         delay_u0/_N151   
                                                                                   delay_u0/N5_1_13/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.914 r       delay_u0/N5_1_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.914         delay_u0/_N152   
                                                                                   delay_u0/N5_1_14/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.944 r       delay_u0/N5_1_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.944         delay_u0/_N153   
                                                                                   delay_u0/N5_1_15/CIN (GTP_LUT5CARRY)
                                   td                    0.030       5.974 r       delay_u0/N5_1_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.974         delay_u0/_N154   
                                                                                   delay_u0/N5_1_16/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.004 r       delay_u0/N5_1_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.004         delay_u0/_N155   
                                                                                   delay_u0/N5_1_17/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.034 r       delay_u0/N5_1_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.034         delay_u0/_N156   
                                                                                   delay_u0/N5_1_18/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.064 r       delay_u0/N5_1_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.064         delay_u0/_N157   
                                                                                   delay_u0/N5_1_19/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.094 r       delay_u0/N5_1_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.094         delay_u0/_N158   
                                                                                   delay_u0/N5_1_20/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.124 r       delay_u0/N5_1_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.124         delay_u0/_N159   
                                                                                   delay_u0/N5_1_21/CIN (GTP_LUT5CARRY)
                                   td                    0.030       6.154 r       delay_u0/N5_1_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.154         delay_u0/_N160   
                                                                                   delay_u0/N5_1_22/CIN (GTP_LUT5CARRY)
                                   td                    0.236       6.390 r       delay_u0/N5_1_22/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       6.390         delay_u0/N13 [22]
                                                                           r       delay_u0/dly_cnt[22]/D (GTP_DFF_CE)

 Data arrival time                                                   6.390         Logic Levels: 6  
                                                                                   Logic: 1.422ns(72.000%), Route: 0.553ns(28.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                            20.000      20.000 r                        
 sys_clk                                                 0.000      20.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000      20.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211      21.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204      24.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[22]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      24.415                          
 clock uncertainty                                      -0.050      24.365                          

 Setup time                                              0.034      24.399                          

 Data required time                                                 24.399                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 24.399                          
 Data arrival time                                                   6.390                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        18.009                          
====================================================================================================

====================================================================================================

Startpoint  : delay_u0/dly_cnt[3]/CLK (GTP_DFF_CE)
Endpoint    : delay_u0/dly_cnt[3]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204       4.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[3]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       delay_u0/dly_cnt[3]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         delay_u0/dly_cnt [3]
                                                                                   delay_u0/N5_1_3/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.483 r       delay_u0/N5_1_3/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.483         delay_u0/N13 [3] 
                                                                           r       delay_u0/dly_cnt[3]/D (GTP_DFF_CE)

 Data arrival time                                                   5.483         Logic Levels: 1  
                                                                                   Logic: 0.604ns(56.554%), Route: 0.464ns(43.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204       4.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[3]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.029                          
====================================================================================================

====================================================================================================

Startpoint  : delay_u0/dly_cnt[4]/CLK (GTP_DFF_CE)
Endpoint    : delay_u0/dly_cnt[4]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204       4.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[4]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       delay_u0/dly_cnt[4]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         delay_u0/dly_cnt [4]
                                                                                   delay_u0/N5_1_4/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.483 r       delay_u0/N5_1_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.483         delay_u0/N13 [4] 
                                                                           r       delay_u0/dly_cnt[4]/D (GTP_DFF_CE)

 Data arrival time                                                   5.483         Logic Levels: 1  
                                                                                   Logic: 0.604ns(56.554%), Route: 0.464ns(43.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204       4.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[4]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.029                          
====================================================================================================

====================================================================================================

Startpoint  : delay_u0/dly_cnt[5]/CLK (GTP_DFF_CE)
Endpoint    : delay_u0/dly_cnt[5]/D (GTP_DFF_CE)
Path Group  : sys_clk
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.415
  Launch Clock Delay      :  4.415
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204       4.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[5]/CLK (GTP_DFF_CE)

                                   tco                   0.323       4.738 f       delay_u0/dly_cnt[5]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       5.202         delay_u0/dly_cnt [5]
                                                                                   delay_u0/N5_1_5/I1 (GTP_LUT5CARRY)
                                   td                    0.281       5.483 r       delay_u0/N5_1_5/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000       5.483         delay_u0/N13 [5] 
                                                                           r       delay_u0/dly_cnt[5]/D (GTP_DFF_CE)

 Data arrival time                                                   5.483         Logic Levels: 1  
                                                                                   Logic: 0.604ns(56.554%), Route: 0.464ns(43.446%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk (rising edge)                             0.000       0.000 r                        
 sys_clk                                                 0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.000       0.000         sys_clk          
                                                                                   sys_clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       sys_clk_ibuf/O (GTP_INBUF)
                                   net (fanout=26)       3.204       4.415         nt_sys_clk       
                                                                           r       delay_u0/dly_cnt[5]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.415                          
 clock uncertainty                                       0.000       4.415                          

 Hold time                                               0.039       4.454                          

 Data required time                                                  4.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.454                          
 Data arrival time                                                   5.483                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.029                          
====================================================================================================

====================================================================================================

Startpoint  : u_arp/u_arp_rx/skip_en/CLK (GTP_DFF_C)
Endpoint    : u_arp/u_arp_rx/cnt[0]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.846
  Launch Clock Delay      :  3.846
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.400       1.400 r                        
 eth_rxc                                                 0.000       1.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       2.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450       5.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/skip_en/CLK (GTP_DFF_C)

                                   tco                   0.329       5.575 r       u_arp/u_arp_rx/skip_en/Q (GTP_DFF_C)
                                   net (fanout=13)       0.792       6.367         u_arp/u_arp_rx/skip_en
                                                                                   u_arp/u_arp_rx/cur_state_fsm[4:0]_39/I4 (GTP_LUT5)
                                   td                    0.302       6.669 f       u_arp/u_arp_rx/cur_state_fsm[4:0]_39/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.669         u_arp/u_arp_rx/_N2516
                                                                                   u_arp/u_arp_rx/cur_state_fsm[4:0]_40/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.669 f       u_arp/u_arp_rx/cur_state_fsm[4:0]_40/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.670       7.339         u_arp/u_arp_rx/next_state [4]
                                                                                   u_arp/u_arp_rx/N289_1/I3 (GTP_LUT5)
                                   td                    0.185       7.524 r       u_arp/u_arp_rx/N289_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       8.217         u_arp/u_arp_rx/_N1660
                                                                                   u_arp/u_arp_rx/N366_3/I3 (GTP_LUT5M)
                                   td                    0.300       8.517 f       u_arp/u_arp_rx/N366_3/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641       9.158         u_arp/u_arp_rx/N366
                                                                                   u_arp/u_arp_rx/N60_mux3_1/I1 (GTP_LUT2)
                                   td                    0.185       9.343 r       u_arp/u_arp_rx/N60_mux3_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       9.896         u_arp/u_arp_rx/N560
                                                                                   u_arp/u_arp_rx/N564_4/I0 (GTP_LUT5)
                                   td                    0.172      10.068 f       u_arp/u_arp_rx/N564_4/Z (GTP_LUT5)
                                   net (fanout=5)        0.553      10.621         u_arp/u_arp_rx/N564
                                                                           f       u_arp/u_arp_rx/cnt[0]/CE (GTP_DFF_CE)

 Data arrival time                                                  10.621         Logic Levels: 6  
                                                                                   Logic: 1.473ns(27.405%), Route: 3.902ns(72.595%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         9.400       9.400 r                        
 eth_rxc                                                 0.000       9.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       9.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      10.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      11.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      11.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450      13.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/cnt[0]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.246                          
 clock uncertainty                                      -0.150      13.096                          

 Setup time                                             -0.542      12.554                          

 Data required time                                                 12.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.554                          
 Data arrival time                                                  10.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_arp/u_arp_rx/skip_en/CLK (GTP_DFF_C)
Endpoint    : u_arp/u_arp_rx/cnt[1]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.846
  Launch Clock Delay      :  3.846
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.400       1.400 r                        
 eth_rxc                                                 0.000       1.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       2.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450       5.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/skip_en/CLK (GTP_DFF_C)

                                   tco                   0.329       5.575 r       u_arp/u_arp_rx/skip_en/Q (GTP_DFF_C)
                                   net (fanout=13)       0.792       6.367         u_arp/u_arp_rx/skip_en
                                                                                   u_arp/u_arp_rx/cur_state_fsm[4:0]_39/I4 (GTP_LUT5)
                                   td                    0.302       6.669 f       u_arp/u_arp_rx/cur_state_fsm[4:0]_39/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.669         u_arp/u_arp_rx/_N2516
                                                                                   u_arp/u_arp_rx/cur_state_fsm[4:0]_40/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.669 f       u_arp/u_arp_rx/cur_state_fsm[4:0]_40/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.670       7.339         u_arp/u_arp_rx/next_state [4]
                                                                                   u_arp/u_arp_rx/N289_1/I3 (GTP_LUT5)
                                   td                    0.185       7.524 r       u_arp/u_arp_rx/N289_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       8.217         u_arp/u_arp_rx/_N1660
                                                                                   u_arp/u_arp_rx/N366_3/I3 (GTP_LUT5M)
                                   td                    0.300       8.517 f       u_arp/u_arp_rx/N366_3/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641       9.158         u_arp/u_arp_rx/N366
                                                                                   u_arp/u_arp_rx/N60_mux3_1/I1 (GTP_LUT2)
                                   td                    0.185       9.343 r       u_arp/u_arp_rx/N60_mux3_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       9.896         u_arp/u_arp_rx/N560
                                                                                   u_arp/u_arp_rx/N564_4/I0 (GTP_LUT5)
                                   td                    0.172      10.068 f       u_arp/u_arp_rx/N564_4/Z (GTP_LUT5)
                                   net (fanout=5)        0.553      10.621         u_arp/u_arp_rx/N564
                                                                           f       u_arp/u_arp_rx/cnt[1]/CE (GTP_DFF_CE)

 Data arrival time                                                  10.621         Logic Levels: 6  
                                                                                   Logic: 1.473ns(27.405%), Route: 3.902ns(72.595%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         9.400       9.400 r                        
 eth_rxc                                                 0.000       9.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       9.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      10.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      11.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      11.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450      13.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/cnt[1]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.246                          
 clock uncertainty                                      -0.150      13.096                          

 Setup time                                             -0.542      12.554                          

 Data required time                                                 12.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.554                          
 Data arrival time                                                  10.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_arp/u_arp_rx/skip_en/CLK (GTP_DFF_C)
Endpoint    : u_arp/u_arp_rx/cnt[2]/CE (GTP_DFF_CE)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.846
  Launch Clock Delay      :  3.846
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.400       1.400 r                        
 eth_rxc                                                 0.000       1.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       2.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450       5.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/skip_en/CLK (GTP_DFF_C)

                                   tco                   0.329       5.575 r       u_arp/u_arp_rx/skip_en/Q (GTP_DFF_C)
                                   net (fanout=13)       0.792       6.367         u_arp/u_arp_rx/skip_en
                                                                                   u_arp/u_arp_rx/cur_state_fsm[4:0]_39/I4 (GTP_LUT5)
                                   td                    0.302       6.669 f       u_arp/u_arp_rx/cur_state_fsm[4:0]_39/Z (GTP_LUT5)
                                   net (fanout=1)        0.000       6.669         u_arp/u_arp_rx/_N2516
                                                                                   u_arp/u_arp_rx/cur_state_fsm[4:0]_40/I0 (GTP_MUX2LUT6)
                                   td                    0.000       6.669 f       u_arp/u_arp_rx/cur_state_fsm[4:0]_40/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.670       7.339         u_arp/u_arp_rx/next_state [4]
                                                                                   u_arp/u_arp_rx/N289_1/I3 (GTP_LUT5)
                                   td                    0.185       7.524 r       u_arp/u_arp_rx/N289_1/Z (GTP_LUT5)
                                   net (fanout=6)        0.693       8.217         u_arp/u_arp_rx/_N1660
                                                                                   u_arp/u_arp_rx/N366_3/I3 (GTP_LUT5M)
                                   td                    0.300       8.517 f       u_arp/u_arp_rx/N366_3/Z (GTP_LUT5M)
                                   net (fanout=4)        0.641       9.158         u_arp/u_arp_rx/N366
                                                                                   u_arp/u_arp_rx/N60_mux3_1/I1 (GTP_LUT2)
                                   td                    0.185       9.343 r       u_arp/u_arp_rx/N60_mux3_1/Z (GTP_LUT2)
                                   net (fanout=2)        0.553       9.896         u_arp/u_arp_rx/N560
                                                                                   u_arp/u_arp_rx/N564_4/I0 (GTP_LUT5)
                                   td                    0.172      10.068 f       u_arp/u_arp_rx/N564_4/Z (GTP_LUT5)
                                   net (fanout=5)        0.553      10.621         u_arp/u_arp_rx/N564
                                                                           f       u_arp/u_arp_rx/cnt[2]/CE (GTP_DFF_CE)

 Data arrival time                                                  10.621         Logic Levels: 6  
                                                                                   Logic: 1.473ns(27.405%), Route: 3.902ns(72.595%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         9.400       9.400 r                        
 eth_rxc                                                 0.000       9.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       9.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211      10.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091      11.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094      11.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450      13.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/cnt[2]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000      13.246                          
 clock uncertainty                                      -0.150      13.096                          

 Setup time                                             -0.542      12.554                          

 Data required time                                                 12.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 12.554                          
 Data arrival time                                                  10.621                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.933                          
====================================================================================================

====================================================================================================

Startpoint  : u_arp/u_arp_rx/src_ip_t[24]/CLK (GTP_DFF_CE)
Endpoint    : u_arp/u_arp_rx/src_ip[24]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.846
  Launch Clock Delay      :  3.846
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.400       1.400 r                        
 eth_rxc                                                 0.000       1.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       2.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450       5.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/src_ip_t[24]/CLK (GTP_DFF_CE)

                                   tco                   0.323       5.569 f       u_arp/u_arp_rx/src_ip_t[24]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       6.033         u_arp/u_arp_rx/src_ip_t [24]
                                                                           f       u_arp/u_arp_rx/src_ip[24]/D (GTP_DFF_CE)

 Data arrival time                                                   6.033         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.400       1.400 r                        
 eth_rxc                                                 0.000       1.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       2.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450       5.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/src_ip[24]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.246                          
 clock uncertainty                                       0.000       5.246                          

 Hold time                                               0.047       5.293                          

 Data required time                                                  5.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.293                          
 Data arrival time                                                   6.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_arp/u_arp_rx/src_ip_t[25]/CLK (GTP_DFF_CE)
Endpoint    : u_arp/u_arp_rx/src_ip[25]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.846
  Launch Clock Delay      :  3.846
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.400       1.400 r                        
 eth_rxc                                                 0.000       1.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       2.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450       5.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/src_ip_t[25]/CLK (GTP_DFF_CE)

                                   tco                   0.323       5.569 f       u_arp/u_arp_rx/src_ip_t[25]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       6.033         u_arp/u_arp_rx/src_ip_t [25]
                                                                           f       u_arp/u_arp_rx/src_ip[25]/D (GTP_DFF_CE)

 Data arrival time                                                   6.033         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.400       1.400 r                        
 eth_rxc                                                 0.000       1.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       2.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450       5.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/src_ip[25]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.246                          
 clock uncertainty                                       0.000       5.246                          

 Hold time                                               0.047       5.293                          

 Data required time                                                  5.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.293                          
 Data arrival time                                                   6.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_arp/u_arp_rx/src_ip_t[26]/CLK (GTP_DFF_CE)
Endpoint    : u_arp/u_arp_rx/src_ip[26]/D (GTP_DFF_CE)
Path Group  : eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.846
  Launch Clock Delay      :  3.846
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.400       1.400 r                        
 eth_rxc                                                 0.000       1.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       2.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450       5.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/src_ip_t[26]/CLK (GTP_DFF_CE)

                                   tco                   0.323       5.569 f       u_arp/u_arp_rx/src_ip_t[26]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.464       6.033         u_arp/u_arp_rx/src_ip_t [26]
                                                                           f       u_arp/u_arp_rx/src_ip[26]/D (GTP_DFF_CE)

 Data arrival time                                                   6.033         Logic Levels: 0  
                                                                                   Logic: 0.323ns(41.042%), Route: 0.464ns(58.958%)
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         1.400       1.400 r                        
 eth_rxc                                                 0.000       1.400 r       eth_rxc (port)   
                                   net (fanout=1)        0.000       1.400         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.211       2.611 r       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       3.702         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       3.796 r       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      1.450       5.246         gmii_tx_clk      
                                                                           r       u_arp/u_arp_rx/src_ip[26]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       5.246                          
 clock uncertainty                                       0.000       5.246                          

 Hold time                                               0.047       5.293                          

 Data required time                                                  5.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.293                          
 Data arrival time                                                   6.033                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.740                          
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)
Endpoint    : eth_tx_ctl (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      2.077       4.572         gmii_tx_clk      
                                                                           f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.254 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr1/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       6.345         u_gmii_to_rgmii/u_rgmii_tx/stx_ctr
                                                                                   u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/I (GTP_OUTBUFT)
                                   td                    2.803       9.148 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft1/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.148         eth_tx_ctl       
 eth_tx_ctl                                                                f       eth_tx_ctl (port)

 Data arrival time                                                   9.148         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr5/RCLK (GTP_OSERDES)
Endpoint    : eth_txd[0] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      2.077       4.572         gmii_tx_clk      
                                                                           f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr5/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.254 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr5/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       6.345         u_gmii_to_rgmii/u_rgmii_tx/stxd_rgm [0]
                                                                                   u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/I (GTP_OUTBUFT)
                                   td                    2.803       9.148 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft5/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.148         nt_eth_txd[0]    
 eth_txd[0]                                                                f       eth_txd[0] (port)

 Data arrival time                                                   9.148         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr4/RCLK (GTP_OSERDES)
Endpoint    : eth_txd[1] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred (falling edge)
                                                         0.000       0.000 f                        
 eth_rxc                                                 0.000       0.000 f       eth_rxc (port)   
                                   net (fanout=1)        0.000       0.000         eth_rxc          
                                                                                   eth_rxc_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       eth_rxc_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_eth_rxc       
                                                                                   u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=474)      2.077       4.572         gmii_tx_clk      
                                                                           f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr4/RCLK (GTP_OSERDES)

                                   tco                   0.682       5.254 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr4/DO (GTP_OSERDES)
                                   net (fanout=1)        1.091       6.345         u_gmii_to_rgmii/u_rgmii_tx/stxd_rgm [1]
                                                                                   u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/I (GTP_OUTBUFT)
                                   td                    2.803       9.148 f       u_gmii_to_rgmii/u_rgmii_tx/gtp_outbuft4/O (GTP_OUTBUFT)
                                   net (fanout=1)        0.000       9.148         nt_eth_txd[1]    
 eth_txd[1]                                                                f       eth_txd[1] (port)

 Data arrival time                                                   9.148         Logic Levels: 1  
                                                                                   Logic: 3.485ns(76.158%), Route: 1.091ns(23.842%)
====================================================================================================

====================================================================================================

Startpoint  : touch_key (port)
Endpoint    : u_arp_ctrl/touch_key_d0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 touch_key                                               0.000       0.000 r       touch_key (port) 
                                   net (fanout=1)        0.000       0.000         touch_key        
                                                                                   touch_key_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       touch_key_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_touch_key     
                                                                           r       u_arp_ctrl/touch_key_d0/D (GTP_DFF_C)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[0] (port)
Endpoint    : u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[0]                                              0.000       0.000 r       eth_rxd[0] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[0]       
                                                                                   eth_rxd_ibuf[0]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[0]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[0]    
                                                                           r       u_gmii_to_rgmii/u_rgmii_rx/igddr1/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

====================================================================================================

Startpoint  : eth_rxd[1] (port)
Endpoint    : u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 eth_rxd[1]                                              0.000       0.000 r       eth_rxd[1] (port)
                                   net (fanout=1)        0.000       0.000         eth_rxd[1]       
                                                                                   eth_rxd_ibuf[1]/I (GTP_INBUF)
                                   td                    1.211       1.211 r       eth_rxd_ibuf[1]/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_eth_rxd[1]    
                                                                           r       u_gmii_to_rgmii/u_rgmii_rx/igddr2/DI (GTP_ISERDES)

 Data arrival time                                                   2.302         Logic Levels: 1  
                                                                                   Logic: 1.211ns(52.606%), Route: 1.091ns(47.394%)
====================================================================================================

{sys_clk} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 9.380       10.000          0.620           High Pulse Width                          delay_u0/dly_cnt[0]/CLK
 9.380       10.000          0.620           Low Pulse Width                           delay_u0/dly_cnt[0]/CLK
 9.380       10.000          0.620           High Pulse Width                          delay_u0/dly_cnt[1]/CLK
====================================================================================================

{eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           High Pulse Width                          u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/RCLK
 3.272       4.000           0.728           High Pulse Width                          u_gmii_to_rgmii/u_rgmii_tx/gtp_ogddr6/SERCLK
====================================================================================================

{eth_rxc|u_gmii_to_rgmii/u_rgmii_rx/U_pll_phase_shift/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 2.483       4.000           1.517           Low Pulse Width                           u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           High Pulse Width                          u_gmii_to_rgmii/u_rgmii_rx/igddr1/RCLK
 2.483       4.000           1.517           Low Pulse Width                           u_gmii_to_rgmii/u_rgmii_rx/igddr2/RCLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+---------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                 
+---------------------------------------------------------------------------------------------------------+
| Input      | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/compile/eth_arp_test_comp.adf               
|            | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/eth_arp_test.fdc                            
| Output     | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/synthesize/eth_arp_test_syn.adf             
|            | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/synthesize/eth_arp_test_syn.vm              
|            | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/synthesize/eth_arp_test_controlsets.txt     
|            | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/synthesize/snr.db                           
|            | C:/Users/Admin/Desktop/25G/2_eth_arp_test/prj/synthesize/eth_arp_test.snr                 
+---------------------------------------------------------------------------------------------------------+


Flow Command: synthesize -dir {E:/PDS_2022.1/Pango/PDS_2022.1/syn/bin/synplify_pro.exe} -selected_syn_tool_opt 2 
Peak memory: 266 MB
Total CPU time to synthesize completion : 0h:0m:3s
Process Total CPU time to synthesize completion : 0h:0m:3s
Total real time to synthesize completion : 0h:0m:5s
