#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb 16 11:38:51 2019
# Process ID: 6620
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11372 C:\Users\FoersterGame\Documents\GitHub\ENES246\-7FourSevenSegDisplays\5_32bitsHexTo7seg\thirtyTwoBitsHexTo7segAnd16LEDs.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg/thirtyTwoBitsHexTo7segAnd16LEDs.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg'
INFO: [Project 1-313] Project file moved from 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab3-ReusableBCDhex7segDisplayCode/5_32bitsHexTo7seg' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg/thirtyTwoBitsHexTo7segAnd16LEDs.ip_user_files', nor could it be found using path 'C:/Users/SET253-17U.HCCMAIN/Documents/GitHub/ENES247/lab3-ReusableBCDhex7segDisplayCode/5_32bitsHexTo7seg/thirtyTwoBitsHexTo7segAnd16LEDs.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 12:29:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg/thirtyTwoBitsHexTo7segAnd16LEDs.runs/synth_1/runme.log
[Sat Feb 16 12:29:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg/thirtyTwoBitsHexTo7segAnd16LEDs.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1608.363 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1608.363 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1608.363 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:14 . Memory (MB): peak = 1729.379 ; gain = 963.973
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg/thirtyTwoBitsHexTo7segAnd16LEDs.runs/impl_1/thirtyTwobitHexTo16LEDs.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/-7FourSevenSegDisplays/5_32bitsHexTo7seg/thirtyTwoBitsHexTo7segAnd16LEDs.runs/impl_1/thirtyTwobitHexTo16LEDs.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
create_project 2_1_if_a C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
file mkdir C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/new/if_a.sv w ]
add_files C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/new/if_a.sv
import_files -fileset constrs_1 -force -norecurse C:/Users/FoersterGame/Documents/GitHub/FPGAintro/1_3_Non-blocking/Nexys4DDR_Master.xdc
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/new/if_a.sv] -no_script -reset -force -quiet
remove_files  C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/new/if_a.sv
import_files -norecurse C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/if_a.v
export_ip_user_files -of_objects  [get_files C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.v] -no_script -reset -force -quiet
remove_files  C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.v
import_files -norecurse C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/if_a.sv
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: if_a
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'if_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'if_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[15]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[14]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[13]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[12]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[11]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[10]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[9]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[8]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[7]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[6]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[5]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[4]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[3]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.973 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.973 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2699.973 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:15]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2699.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2699.973 ; gain = 0.000
5 Infos, 14 Warnings, 3 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2702.410 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'if_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'if_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[7]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[6]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[5]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[4]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[3]
WARNING: [Synth 8-3331] design if_a has unconnected port LED[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.855 ; gain = 20.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.855 ; gain = 20.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2722.855 ; gain = 20.445
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 2784.766 ; gain = 82.355
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2832.652 ; gain = 0.059
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'if_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'if_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2839.469 ; gain = 6.875
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2839.469 ; gain = 6.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2839.469 ; gain = 6.875
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[4]'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[5]'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[6]'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[7]'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 2903.297 ; gain = 70.703
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs synth_1 -jobs 4
[Sat Feb 16 13:14:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Feb 16 13:15:07 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 13:20:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/if_a.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/if_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:13]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict { PACKAGE_PIN V10   IOSTANDARD LVCMOS33 } [get_ports { c ]; #IO_L21P_T3_DQS_14 Sch=sw[15]


## LEDs

set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { LED[0] ... (truncated) ' found in constraint file. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:28]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3191.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'if_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'if_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3191.816 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3191.832 ; gain = 0.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3191.832 ; gain = 0.016
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Common 17-69] Command failed: Site cannot be assigned to more than one port [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict { PACKAGE_PIN V10   IOSTANDARD LVCMOS33 } [get_ports { c ]; #IO_L21P_T3_DQS_14 Sch=sw[15]


## LEDs

set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { LED[0] ... (truncated) ' found in constraint file. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:28]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3208.797 ; gain = 16.980
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict { PACKAGE_PIN J15   IOSTANDARD LVCMOS33 } [get_ports { a[0] ]; #IO_L24N_T3_RS0_15 Sch=sw[0]
set_property -dict { PACKAGE_PIN L16   IOSTANDARD LVCMOS33 } [get_ports { a[1] }]; #IO_L3 ... (truncated) ' found in constraint file. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:13]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Designutils 20-970] Unrecognized or unsupported command 'set_property -dict { PACKAGE_PIN V10   IOSTANDARD LVCMOS33 } [get_ports { c ]; #IO_L21P_T3_DQS_14 Sch=sw[15]


## LEDs

set_property -dict { PACKAGE_PIN H17   IOSTANDARD LVCMOS33 } [get_ports { LED[0] ... (truncated) ' found in constraint file. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:28]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'c'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 13:34:43 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/synth_1/runme.log
[Sat Feb 16 13:34:43 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/if_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'if_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'if_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3326.336 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 13:48:58 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/synth_1/runme.log
[Sat Feb 16 13:48:58 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/if_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 13:55:10 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/synth_1/runme.log
[Sat Feb 16 13:55:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 13:57:42 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/synth_1/runme.log
[Sat Feb 16 13:57:42 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/if_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 14:03:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/synth_1/runme.log
[Sat Feb 16 14:03:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/if_a.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'if_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'if_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
WARNING: [Synth 8-3331] design if_a has unconnected port c[3]
WARNING: [Synth 8-3331] design if_a has unconnected port c[2]
WARNING: [Synth 8-3331] design if_a has unconnected port c[1]
WARNING: [Synth 8-3331] design if_a has unconnected port c[0]
WARNING: [Synth 8-3331] design if_a has unconnected port select_long[1]
WARNING: [Synth 8-3331] design if_a has unconnected port select_long[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'select_long[0]'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3326.336 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'if_a' [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'if_a' (1#1) [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/sources_1/imports/2_1_if_a/if_a.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3326.336 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'select_long[0]'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'select_long[1]'. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 3326.336 ; gain = 0.000
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.srcs/constrs_1/imports/1_3_Non-blocking/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb 16 14:21:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/synth_1/runme.log
[Sat Feb 16 14:21:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.runs/impl_1/runme.log
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/FoersterGame/Documents/GitHub/FPGAintro/2_1_if_a/2_1_if_a.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Sat Feb 16 14:27:55 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Feb 16 14:27:55 2019...
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb 16 14:28:00 2019...
