// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Tracing implementation internals
#include "verilated_vcd_c.h"
#include "VTestHarness__Syms.h"


void VTestHarness::traceInitThis__1050(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_out_last_0", false,-1);
        vcdp->declBit(c+59696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+59696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+59697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28595,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28596,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28597,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28598,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28599,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28600,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28601,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28602,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28603,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 clock", false,-1);
        vcdp->declBus(c+59698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_in_last_0", false,-1);
        vcdp->declBus(c+59698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_out_last_0", false,-1);
        vcdp->declBit(c+59706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+59706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+59707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_out_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1051(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28604,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28605,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28606,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28607,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28608,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28609,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28610,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28611,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28612,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 clock", false,-1);
        vcdp->declBus(c+59708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_in_last_0", false,-1);
        vcdp->declBus(c+59708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_out_last_0", false,-1);
        vcdp->declBit(c+59716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+59716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+59717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 last_s", false,-1);
    }
}

void VTestHarness::traceInitThis__1052(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+62039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28613,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28614,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28615,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28616,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28617,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28618,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28619,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28620,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28621,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 clock", false,-1);
        vcdp->declBus(c+59718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_in_last_0", false,-1);
        vcdp->declBus(c+59718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_out_last_0", false,-1);
        vcdp->declBit(c+59726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+59726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+59727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28622,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28623,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28624,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28625,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28626,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28627,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28628,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28629,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28630,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 clock", false,-1);
        vcdp->declBus(c+59728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_in_last_0", false,-1);
        vcdp->declBus(c+59728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_out_control_0_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1053(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_out_last_0", false,-1);
        vcdp->declBit(c+59736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+59736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+59737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28631,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28632,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28633,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28634,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28635,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28636,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28637,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28638,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28639,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 clock", false,-1);
        vcdp->declBus(c+59738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_in_last_0", false,-1);
        vcdp->declBus(c+59738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_out_last_0", false,-1);
        vcdp->declBit(c+59746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+59746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+59747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0_io_bad_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1054(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28640,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28641,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28642,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28643,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28644,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28645,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28646,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28647,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28648,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 clock", false,-1);
        vcdp->declBus(c+59748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_in_last_0", false,-1);
        vcdp->declBus(c+59748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_out_last_0", false,-1);
        vcdp->declBit(c+59756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+59756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+59757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28649,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28650,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_c_point_five", false,-1);
    }
}

void VTestHarness::traceInitThis__1055(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+28651,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28652,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28653,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28654,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28655,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28656,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28657,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 clock", false,-1);
        vcdp->declBus(c+59758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_in_last_0", false,-1);
        vcdp->declBus(c+59758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_out_last_0", false,-1);
        vcdp->declBit(c+59766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+59766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+59767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28658,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28659,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28660,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28661,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28662,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28663,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28664,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28665,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28666,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_3_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 clock", false,-1);
        vcdp->declBus(c+59768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_in_last_0", false,-1);
        vcdp->declBus(c+59768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_out_last_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1056(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+59776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+59777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28667,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28668,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28669,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28670,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28671,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28672,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28673,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28674,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28675,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 clock", false,-1);
        vcdp->declBus(c+59778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_in_last_0", false,-1);
        vcdp->declBus(c+59778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_out_last_0", false,-1);
        vcdp->declBit(c+59786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+59786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+59787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_in_b", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1057(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28676,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28677,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28678,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 clock", false,-1);
        vcdp->declBus(c+59788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_in_last_0", false,-1);
        vcdp->declBus(c+59788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_out_last_0", false,-1);
        vcdp->declBit(c+59796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+59796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+59797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27680,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27679,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_c_r", false,-1);
    }
}

void VTestHarness::traceInitThis__1058(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+62088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 clock", false,-1);
        vcdp->declBus(c+59798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_in_last_0", false,-1);
        vcdp->declBus(c+59798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_out_last_0", false,-1);
        vcdp->declBit(c+59806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+59806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+59807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27682,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27681,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 clock", false,-1);
        vcdp->declBus(c+59808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_in_last_0", false,-1);
        vcdp->declBus(c+59808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_out_last_0", false,-1);
        vcdp->declBit(c+59816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+59816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+59817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 io_bad_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1059(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27684,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27683,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 clock", false,-1);
        vcdp->declBus(c+59818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_in_last_0", false,-1);
        vcdp->declBus(c+59818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_out_last_0", false,-1);
        vcdp->declBit(c+59826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+59826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+59827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27686,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_b", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1060(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27685,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 clock", false,-1);
        vcdp->declBus(c+59828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_in_last_0", false,-1);
        vcdp->declBus(c+59828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_out_last_0", false,-1);
        vcdp->declBit(c+59836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+59836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+59837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27688,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27687,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_c_point_five_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1061(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+28727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 clock", false,-1);
        vcdp->declBus(c+59838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_in_last_0", false,-1);
        vcdp->declBus(c+59838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_out_last_0", false,-1);
        vcdp->declBit(c+59846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+59846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+59847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27690,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27689,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 clock", false,-1);
        vcdp->declBus(c+59848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_in_last_0", false,-1);
        vcdp->declBus(c+59848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_out_last_0", false,-1);
        vcdp->declBit(c+59856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+59856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+59857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_in_b", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1062(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27692,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27691,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 clock", false,-1);
        vcdp->declBus(c+59858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_in_last_0", false,-1);
        vcdp->declBus(c+59858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_out_last_0", false,-1);
        vcdp->declBit(c+59866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+59866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+59867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27694,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27693,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_in_control_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1063(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 clock", false,-1);
        vcdp->declBus(c+59868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_in_last_0", false,-1);
        vcdp->declBus(c+59868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_out_last_0", false,-1);
        vcdp->declBit(c+59876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+59876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+59877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27696,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27695,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_10 tile_0_0 io_out_c_r_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1064(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 clock", false,-1);
        vcdp->declBus(c+59878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_in_last_0", false,-1);
        vcdp->declBus(c+59878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_out_last_0", false,-1);
        vcdp->declBit(c+59886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+59886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+59887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27698,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27697,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 clock", false,-1);
        vcdp->declBus(c+59888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_in_last_0", false,-1);
        vcdp->declBus(c+59888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_out_last_0", false,-1);
        vcdp->declBit(c+59896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+59896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+59897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_out_b", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1065(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27700,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27699,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 clock", false,-1);
        vcdp->declBus(c+59898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_in_last_0", false,-1);
        vcdp->declBus(c+59898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_out_last_0", false,-1);
        vcdp->declBit(c+59906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+59906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+59907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27702,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27701,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_control_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1066(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 clock", false,-1);
        vcdp->declBus(c+59908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_in_last_0", false,-1);
        vcdp->declBus(c+59908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_out_last_0", false,-1);
        vcdp->declBit(c+59916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+59916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+59917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27704,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27703,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 clock", false,-1);
        vcdp->declBus(c+59918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_in_b_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1067(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_in_last_0", false,-1);
        vcdp->declBus(c+59918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_out_last_0", false,-1);
        vcdp->declBit(c+59926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+59926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+59927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27706,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27705,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_4_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 clock", false,-1);
        vcdp->declBus(c+59928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_in_last_0", false,-1);
        vcdp->declBus(c+59928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_out_last_0", false,-1);
        vcdp->declBit(c+59936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+59936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+59937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_in_control_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1068(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27708,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27707,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 clock", false,-1);
        vcdp->declBus(c+59938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_in_last_0", false,-1);
        vcdp->declBus(c+59938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_out_last_0", false,-1);
        vcdp->declBit(c+59946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+59946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+59947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27710,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27709,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1069(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28821,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28822,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28823,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28824,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28825,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28826,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28827,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28828,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 clock", false,-1);
        vcdp->declBus(c+59948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_in_last_0", false,-1);
        vcdp->declBus(c+59948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_out_last_0", false,-1);
        vcdp->declBit(c+59956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+59956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+59957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27712,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27711,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28829,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28830,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28831,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28832,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28833,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28834,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28835,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28836,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28837,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 clock", false,-1);
        vcdp->declBus(c+59958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_in_control_0_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1070(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_in_last_0", false,-1);
        vcdp->declBus(c+59958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_out_last_0", false,-1);
        vcdp->declBit(c+59966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+59966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+59967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27714,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27713,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28838,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28839,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28840,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28841,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28842,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28843,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28844,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28845,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28846,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 clock", false,-1);
        vcdp->declBus(c+59968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_in_last_0", false,-1);
        vcdp->declBus(c+59968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_out_last_0", false,-1);
        vcdp->declBit(c+59976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+59976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+59977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_out_control_propagate", false,-1);
    }
}

void VTestHarness::traceInitThis__1071(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27716,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27715,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28847,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28848,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28849,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28850,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28851,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28852,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28853,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28854,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28855,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 clock", false,-1);
        vcdp->declBus(c+59978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_in_last_0", false,-1);
        vcdp->declBus(c+59978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_out_last_0", false,-1);
        vcdp->declBit(c+59986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+59986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+59987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27718,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27717,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_in_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1072(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+59986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28856,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28857,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28858,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28859,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28860,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28861,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28862,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28863,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28864,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 clock", false,-1);
        vcdp->declBus(c+59988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+59990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+59991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+59992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+59993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+59995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_in_last_0", false,-1);
        vcdp->declBus(c+59988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+59991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+59992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+59993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+59994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+59995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_out_last_0", false,-1);
        vcdp->declBit(c+59996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+59996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+59997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+59993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+59993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+59995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+59996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+59996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+59997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+59990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27720,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27719,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+59991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+59992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+59993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+59991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+59992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+59993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+59994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+59994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+59995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+59995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+59996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+59996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+59997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28865,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28866,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28867,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28868,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28869,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28870,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28871,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28872,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28873,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 clock", false,-1);
        vcdp->declBus(c+59998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+59999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_in_last_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1073(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+59998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_out_last_0", false,-1);
        vcdp->declBit(c+60006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+60006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+60007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+59998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+59998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+59999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+59998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27722,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27721,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28874,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28875,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28876,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28877,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28878,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28879,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28880,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28881,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28882,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 clock", false,-1);
        vcdp->declBus(c+60008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_in_last_0", false,-1);
        vcdp->declBus(c+60008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_out_last_0", false,-1);
        vcdp->declBit(c+60016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+60016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+60017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_out_id", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1074(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27724,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27723,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28883,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28884,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28885,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28886,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28887,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28888,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28889,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28890,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28891,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 clock", false,-1);
        vcdp->declBus(c+60018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_in_last_0", false,-1);
        vcdp->declBus(c+60018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_out_last_0", false,-1);
        vcdp->declBit(c+60026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+60026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+60027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27726,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27725,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 c1", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1075(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+62223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28892,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28893,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28894,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28895,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28896,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28897,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28898,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28899,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28900,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 clock", false,-1);
        vcdp->declBus(c+60028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_in_last_0", false,-1);
        vcdp->declBus(c+60028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_out_last_0", false,-1);
        vcdp->declBit(c+60036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+60036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+60037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27728,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27727,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28901,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28902,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28903,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28904,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28905,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28906,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28907,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28908,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28909,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 clock", false,-1);
        vcdp->declBus(c+60038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_in_last_0", false,-1);
        vcdp->declBus(c+60038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_out_b_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1076(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_out_last_0", false,-1);
        vcdp->declBit(c+60046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+60046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+60047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27730,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27729,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28910,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28911,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28912,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28913,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28914,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28915,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28916,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28917,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28918,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 clock", false,-1);
        vcdp->declBus(c+60048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_in_last_0", false,-1);
        vcdp->declBus(c+60048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_out_last_0", false,-1);
        vcdp->declBit(c+60056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+60056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+60057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_in_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1077(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27732,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27731,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28919,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28920,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28921,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28922,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28923,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28924,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28925,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28926,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28927,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 clock", false,-1);
        vcdp->declBus(c+60058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_in_last_0", false,-1);
        vcdp->declBus(c+60058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_out_last_0", false,-1);
        vcdp->declBit(c+60066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+60066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+60067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27734,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27733,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 flip", false,-1);
    }
}

void VTestHarness::traceInitThis__1078(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+28928,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28929,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28930,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28931,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28932,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28933,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28934,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28935,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28936,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 clock", false,-1);
        vcdp->declBus(c+60068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_in_last_0", false,-1);
        vcdp->declBus(c+60068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_out_last_0", false,-1);
        vcdp->declBit(c+60076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+60076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+60077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27736,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27735,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28937,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28938,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28939,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28940,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28941,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28942,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28943,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28944,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28945,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 clock", false,-1);
        vcdp->declBus(c+60078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_in_last_0", false,-1);
        vcdp->declBus(c+60078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_out_control_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1079(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_out_last_0", false,-1);
        vcdp->declBit(c+60086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+60086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+60087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27738,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27737,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28946,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28947,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28948,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28949,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28950,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28951,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28952,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28953,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28954,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_5_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 clock", false,-1);
        vcdp->declBus(c+60088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_in_last_0", false,-1);
        vcdp->declBus(c+60088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_out_last_0", false,-1);
        vcdp->declBit(c+60096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+60096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+60097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1080(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27740,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27739,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28955,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28956,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28957,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28958,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28959,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28960,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28961,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28962,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28963,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 clock", false,-1);
        vcdp->declBus(c+60098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_in_last_0", false,-1);
        vcdp->declBus(c+60098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_out_last_0", false,-1);
        vcdp->declBit(c+60106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+60106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+60107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27742,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27741,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28964,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28965,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28966,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_c_zeros", false,-1);
    }
}

void VTestHarness::traceInitThis__1081(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+28967,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28968,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28969,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28970,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28971,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28972,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 clock", false,-1);
        vcdp->declBus(c+60108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_in_last_0", false,-1);
        vcdp->declBus(c+60108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_out_last_0", false,-1);
        vcdp->declBit(c+60116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+60116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+60117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27744,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27743,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28973,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28974,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28975,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28976,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28977,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28978,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28979,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28980,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28981,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 clock", false,-1);
        vcdp->declBus(c+60118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_in_last_0", false,-1);
        vcdp->declBus(c+60118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_out_last_0", false,-1);
        vcdp->declBit(c+60126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_in_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1082(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+60127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27746,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27745,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28982,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28983,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28984,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28985,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28986,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28987,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28988,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28989,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28990,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 clock", false,-1);
        vcdp->declBus(c+60128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_in_last_0", false,-1);
        vcdp->declBus(c+60128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_out_last_0", false,-1);
        vcdp->declBit(c+60136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+60136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+60137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_in_d", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1083(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27748,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27747,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+28991,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+28992,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+28993,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+28994,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+28995,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+28996,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+28997,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+28998,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+28999,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 clock", false,-1);
        vcdp->declBus(c+60138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_in_last_0", false,-1);
        vcdp->declBus(c+60138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_out_last_0", false,-1);
        vcdp->declBit(c+60146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+60146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+60147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27750,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27749,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29000,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29001,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29002,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29003,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29004,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 c1_sign", false,-1);
    }
}

void VTestHarness::traceInitThis__1084(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+62299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29005,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29006,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29007,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29008,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 clock", false,-1);
        vcdp->declBus(c+60148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_in_last_0", false,-1);
        vcdp->declBus(c+60148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_out_last_0", false,-1);
        vcdp->declBit(c+60156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+60156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+60157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27752,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27751,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29009,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29010,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29011,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29012,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29013,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29014,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29015,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29016,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29017,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 clock", false,-1);
        vcdp->declBus(c+60158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_in_last_0", false,-1);
        vcdp->declBus(c+60158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_out_last_0", false,-1);
        vcdp->declBit(c+60166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+60166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+60167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1085(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27754,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27753,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29018,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29019,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29020,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29021,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29022,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29023,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29024,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29025,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29026,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 clock", false,-1);
        vcdp->declBus(c+60168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_in_last_0", false,-1);
        vcdp->declBus(c+60168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_out_last_0", false,-1);
        vcdp->declBit(c+60176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+60176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+60177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27756,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27755,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_c", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1086(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29027,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29028,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29029,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29030,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29031,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29032,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29033,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29034,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29035,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 clock", false,-1);
        vcdp->declBus(c+60178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_in_last_0", false,-1);
        vcdp->declBus(c+60178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_out_last_0", false,-1);
        vcdp->declBit(c+60186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+60186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+60187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27758,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27757,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29036,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29037,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29038,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29039,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29040,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29041,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29042,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_c_zeros_1", false,-1);
    }
}

void VTestHarness::traceInitThis__1087(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+29043,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29044,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 clock", false,-1);
        vcdp->declBus(c+60188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_in_last_0", false,-1);
        vcdp->declBus(c+60188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_out_last_0", false,-1);
        vcdp->declBit(c+60196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+60196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+60197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27760,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27759,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29045,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29046,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29047,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29048,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29049,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29050,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29051,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29052,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29053,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 clock", false,-1);
        vcdp->declBus(c+60198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_in_last_0", false,-1);
        vcdp->declBus(c+60198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_out_last_0", false,-1);
        vcdp->declBit(c+60206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+60206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+60207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_in_d", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1088(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27762,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27761,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29054,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29055,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29056,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29057,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29058,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29059,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29060,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29061,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29062,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 clock", false,-1);
        vcdp->declBus(c+60208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_in_last_0", false,-1);
        vcdp->declBus(c+60208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_out_last_0", false,-1);
        vcdp->declBit(c+60216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+60216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+60217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27764,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27763,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1089(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29063,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29064,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29065,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29066,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29067,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29068,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29069,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29070,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29071,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 clock", false,-1);
        vcdp->declBus(c+60218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_in_last_0", false,-1);
        vcdp->declBus(c+60218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_out_last_0", false,-1);
        vcdp->declBit(c+60226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+60226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+60227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27766,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27765,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29072,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29073,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29074,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29075,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29076,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29077,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29078,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29079,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29080,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 clock", false,-1);
    }
}

void VTestHarness::traceInitThis__1090(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_in_last_0", false,-1);
        vcdp->declBus(c+60228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_out_last_0", false,-1);
        vcdp->declBit(c+60236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+60236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+60237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27768,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27767,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29081,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29082,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29083,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29084,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29085,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29086,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29087,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29088,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29089,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 clock", false,-1);
        vcdp->declBus(c+60238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_in_last_0", false,-1);
        vcdp->declBus(c+60238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_out_last_0", false,-1);
        vcdp->declBit(c+60246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+60246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+60247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_out_c", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1091(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27770,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27769,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29090,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29091,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29092,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29093,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29094,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29095,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29096,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29097,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29098,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_6_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 clock", false,-1);
        vcdp->declBus(c+60248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_in_last_0", false,-1);
        vcdp->declBus(c+60248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_out_last_0", false,-1);
        vcdp->declBit(c+60256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+60256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+60257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27772,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27771,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1092(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29099,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29100,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29101,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29102,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29103,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29104,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29105,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29106,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29107,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 clock", false,-1);
        vcdp->declBus(c+60258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_in_last_0", false,-1);
        vcdp->declBus(c+60258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_out_last_0", false,-1);
        vcdp->declBit(c+60266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+60266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+60267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27774,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27773,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29108,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29109,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29110,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29111,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29112,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29113,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29114,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29115,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29116,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 clock", false,-1);
        vcdp->declBus(c+60268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_in_d_0", false,-1, 19,0);
    }
}

void VTestHarness::traceInitThis__1093(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_in_last_0", false,-1);
        vcdp->declBus(c+60268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_out_last_0", false,-1);
        vcdp->declBit(c+60276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+60276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+60277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27776,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27775,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29117,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29118,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29119,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29120,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29121,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29122,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29123,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29124,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29125,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 clock", false,-1);
        vcdp->declBus(c+60278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_in_last_0", false,-1);
        vcdp->declBus(c+60278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_out_last_0", false,-1);
        vcdp->declBit(c+60286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+60286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+60287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1094(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27778,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27777,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29126,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29127,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29128,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29129,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29130,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29131,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29132,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29133,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29134,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 clock", false,-1);
        vcdp->declBus(c+60288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_in_last_0", false,-1);
        vcdp->declBus(c+60288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_out_last_0", false,-1);
        vcdp->declBit(c+60296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+60296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+60297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27780,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27779,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_in_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1095(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29135,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29136,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29137,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29138,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29139,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29140,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29141,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29142,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29143,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 clock", false,-1);
        vcdp->declBus(c+60298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_in_last_0", false,-1);
        vcdp->declBus(c+60298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_out_last_0", false,-1);
        vcdp->declBit(c+60306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+60306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+60307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27782,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27781,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29144,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29145,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29146,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29147,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29148,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29149,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29150,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29151,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29152,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 clock", false,-1);
        vcdp->declBus(c+60308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_in_control_0_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1096(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_in_last_0", false,-1);
        vcdp->declBus(c+60308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_out_last_0", false,-1);
        vcdp->declBit(c+60316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+60316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_out_valid_0", false,-1);
        vcdp->declBit(c+60317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27784,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27783,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29153,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29154,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29155,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29156,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29157,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29158,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29159,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29160,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29161,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 clock", false,-1);
        vcdp->declBus(c+60318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_in_last_0", false,-1);
        vcdp->declBus(c+60318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_out_last_0", false,-1);
        vcdp->declBit(c+60326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+60326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+60327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1097(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60320,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27786,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27785,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60321,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60322,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60323,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60324,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60325,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60326,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29162,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29163,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29164,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29165,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29166,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29167,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29168,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29169,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29170,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 clock", false,-1);
        vcdp->declBus(c+60328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_in_last_0", false,-1);
        vcdp->declBus(c+60328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_out_last_0", false,-1);
        vcdp->declBit(c+60336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+60336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+60337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60329,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60330,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60328,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27788,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27787,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60331,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60332,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60333,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60334,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60335,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60336,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1098(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60337,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29171,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29172,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29173,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29174,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29175,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29176,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29177,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29178,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29179,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_8 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 clock", false,-1);
        vcdp->declBus(c+60338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_in_last_0", false,-1);
        vcdp->declBus(c+60338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_out_last_0", false,-1);
        vcdp->declBit(c+60346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_in_valid_0", false,-1);
        vcdp->declBit(c+60346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_out_valid_0", false,-1);
        vcdp->declBit(c+60347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60339,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60340,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60338,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27790,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27789,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60341,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60342,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60343,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60344,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60345,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60346,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60347,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29180,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29181,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29182,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29183,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29184,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29185,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29186,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29187,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29188,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_9 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 clock", false,-1);
        vcdp->declBus(c+60348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_in_last_0", false,-1);
        vcdp->declBus(c+60348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_out_a_0", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1099(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_out_last_0", false,-1);
        vcdp->declBit(c+60356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_in_valid_0", false,-1);
        vcdp->declBit(c+60356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_out_valid_0", false,-1);
        vcdp->declBit(c+60357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60349,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60350,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60348,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27792,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27791,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60351,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60352,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60353,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60354,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60355,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60356,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60357,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29189,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29190,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29191,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29192,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29193,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29194,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29195,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29196,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29197,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_10 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 clock", false,-1);
        vcdp->declBus(c+60358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_in_last_0", false,-1);
        vcdp->declBus(c+60358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_out_last_0", false,-1);
        vcdp->declBit(c+60366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_in_valid_0", false,-1);
        vcdp->declBit(c+60366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_out_valid_0", false,-1);
        vcdp->declBit(c+60367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_in_last", false,-1);
    }
}

void VTestHarness::traceInitThis__1100(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60359,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60360,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60358,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27794,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27793,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60361,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60362,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60363,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60364,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60365,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60366,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60367,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29198,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29199,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29200,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29201,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29202,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29203,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29204,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29205,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29206,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_11 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 clock", false,-1);
        vcdp->declBus(c+60368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_in_last_0", false,-1);
        vcdp->declBus(c+60368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_out_last_0", false,-1);
        vcdp->declBit(c+60376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_in_valid_0", false,-1);
        vcdp->declBit(c+60376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_out_valid_0", false,-1);
        vcdp->declBit(c+60377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60369,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60370,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60368,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27796,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27795,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60371,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60372,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60373,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60374,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60375,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60376,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60377,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 c2", false,-1, 31,0);
    }
}

void VTestHarness::traceInitThis__1101(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+62434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29207,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29208,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29209,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29210,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29211,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29212,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29213,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29214,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29215,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_12 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 clock", false,-1);
        vcdp->declBus(c+60378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_in_last_0", false,-1);
        vcdp->declBus(c+60378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_out_last_0", false,-1);
        vcdp->declBit(c+60386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_in_valid_0", false,-1);
        vcdp->declBit(c+60386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_out_valid_0", false,-1);
        vcdp->declBit(c+60387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60379,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60380,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60378,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27798,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27797,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60381,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60382,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60383,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60384,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60385,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60386,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60387,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29216,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29217,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29218,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29219,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29220,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29221,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29222,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29223,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29224,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_13 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 clock", false,-1);
        vcdp->declBus(c+60388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_in_last_0", false,-1);
        vcdp->declBus(c+60388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_out_control_0_dataflow", false,-1);
    }
}

void VTestHarness::traceInitThis__1102(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_out_last_0", false,-1);
        vcdp->declBit(c+60396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_in_valid_0", false,-1);
        vcdp->declBit(c+60396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_out_valid_0", false,-1);
        vcdp->declBit(c+60397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60389,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60390,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60388,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27800,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27799,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60391,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60392,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60393,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60394,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60395,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60396,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60397,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29225,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29226,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29227,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29228,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29229,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29230,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29231,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29232,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29233,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_14 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 clock", false,-1);
        vcdp->declBus(c+60398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_in_last_0", false,-1);
        vcdp->declBus(c+60398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_out_last_0", false,-1);
        vcdp->declBit(c+60406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_in_valid_0", false,-1);
        vcdp->declBit(c+60406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_out_valid_0", false,-1);
        vcdp->declBit(c+60407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_out_valid", false,-1);
    }
}

void VTestHarness::traceInitThis__1103(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60399,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60400,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60398,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27802,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27801,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60401,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60402,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60403,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60404,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60405,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60406,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60407,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29234,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29235,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29236,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29237,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29238,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29239,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29240,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29241,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29242,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_7_15 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 clock", false,-1);
        vcdp->declBus(c+60408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_in_last_0", false,-1);
        vcdp->declBus(c+60408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_out_last_0", false,-1);
        vcdp->declBit(c+60416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_in_valid_0", false,-1);
        vcdp->declBit(c+60416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_out_valid_0", false,-1);
        vcdp->declBit(c+60417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60409,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60410,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60408,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27804,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27803,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60411,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60412,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60413,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60414,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60415,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60416,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60417,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29243,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 shift_offset", false,-1, 4,0);
    }
}

void VTestHarness::traceInitThis__1104(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+29244,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29245,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29246,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29247,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29248,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29249,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29250,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29251,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_0 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 clock", false,-1);
        vcdp->declBus(c+60418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_in_last_0", false,-1);
        vcdp->declBus(c+60418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_out_last_0", false,-1);
        vcdp->declBit(c+60426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_in_valid_0", false,-1);
        vcdp->declBit(c+60426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_out_valid_0", false,-1);
        vcdp->declBit(c+60427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60419,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60420,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60418,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27806,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27805,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60421,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60422,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60423,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60424,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60425,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60426,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60427,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29252,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29253,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29254,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29255,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29256,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29257,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29258,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29259,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29260,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_1 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 clock", false,-1);
        vcdp->declBus(c+60428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_in_last_0", false,-1);
        vcdp->declBus(c+60428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_out_id_0", false,-1, 2,0);
    }
}

void VTestHarness::traceInitThis__1105(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_out_last_0", false,-1);
        vcdp->declBit(c+60436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_in_valid_0", false,-1);
        vcdp->declBit(c+60436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_out_valid_0", false,-1);
        vcdp->declBit(c+60437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60429,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60430,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60428,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27808,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27807,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60431,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60432,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60433,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60434,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60435,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60436,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60437,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29261,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29262,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29263,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29264,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29265,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29266,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29267,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29268,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29269,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_2 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 clock", false,-1);
        vcdp->declBus(c+60438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_in_last_0", false,-1);
        vcdp->declBus(c+60438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_out_last_0", false,-1);
        vcdp->declBit(c+60446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_in_valid_0", false,-1);
        vcdp->declBit(c+60446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_out_valid_0", false,-1);
        vcdp->declBit(c+60447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_in_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1106(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+60439,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60440,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60438,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27810,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27809,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60441,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60442,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60443,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60444,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60445,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60446,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60447,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29270,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29271,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29272,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29273,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29274,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29275,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29276,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29277,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29278,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_3 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 clock", false,-1);
        vcdp->declBus(c+60448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_in_last_0", false,-1);
        vcdp->declBus(c+60448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_out_last_0", false,-1);
        vcdp->declBit(c+60456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_in_valid_0", false,-1);
        vcdp->declBit(c+60456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_out_valid_0", false,-1);
        vcdp->declBit(c+60457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60449,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60450,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60448,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27812,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27811,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60451,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60452,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60453,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60454,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60455,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60456,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60457,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29279,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29280,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29281,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29282,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_c_ones_digit", false,-1);
    }
}

void VTestHarness::traceInitThis__1107(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+29283,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29284,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29285,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29286,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29287,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_4 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 clock", false,-1);
        vcdp->declBus(c+60458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_in_last_0", false,-1);
        vcdp->declBus(c+60458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_out_last_0", false,-1);
        vcdp->declBit(c+60466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_in_valid_0", false,-1);
        vcdp->declBit(c+60466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_out_valid_0", false,-1);
        vcdp->declBit(c+60467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60459,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60460,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60458,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27814,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27813,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60461,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60462,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60463,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60464,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60465,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60466,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60467,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29288,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29289,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29290,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29291,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29292,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29293,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29294,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29295,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29296,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_5 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 clock", false,-1);
        vcdp->declBus(c+60468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_in_last_0", false,-1);
        vcdp->declBus(c+60468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_out_last_0", false,-1);
        vcdp->declBit(c+60476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_in_valid_0", false,-1);
        vcdp->declBit(c+60476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_out_valid_0", false,-1);
    }
}

void VTestHarness::traceInitThis__1108(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBit(c+60477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60469,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60470,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60468,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27816,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27815,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60471,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60472,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60473,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60474,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60475,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60476,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60477,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29297,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29298,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29299,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29300,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29301,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29302,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29303,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29304,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29305,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_6 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 clock", false,-1);
        vcdp->declBus(c+60478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_in_last_0", false,-1);
        vcdp->declBus(c+60478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_out_last_0", false,-1);
        vcdp->declBit(c+60486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_in_valid_0", false,-1);
        vcdp->declBit(c+60486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_out_valid_0", false,-1);
        vcdp->declBit(c+60487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60479,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60480,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60478,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_a", false,-1, 7,0);
    }
}

void VTestHarness::traceInitThis__1109(VTestHarness__Syms* __restrict vlSymsp, VerilatedVcd* vcdp, uint32_t code) {
    VTestHarness* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    int c = code;
    if (false && vcdp && c) {}  // Prevent unused
    // Body
    {
        vcdp->declBus(c+27818,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27817,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60481,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60482,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60483,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60484,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60485,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60486,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60487,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62498,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62499,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62500,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62501,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29306,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29307,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29308,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29309,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29310,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62502,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62503,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 c1_lo", false,-1, 5,0);
        vcdp->declBit(c+29311,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_c_point_five_1", false,-1);
        vcdp->declBit(c+29312,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_c_zeros_1", false,-1);
        vcdp->declBit(c+29313,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_c_ones_digit_1", false,-1);
        vcdp->declBit(c+29314,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_7 tile_0_0 io_out_c_r_1", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 clock", false,-1);
        vcdp->declBus(c+60488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_in_a_0", false,-1, 7,0);
        vcdp->declBus(c+60489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_in_b_0", false,-1, 19,0);
        vcdp->declBus(c+60490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_in_d_0", false,-1, 19,0);
        vcdp->declBit(c+60491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_in_control_0_dataflow", false,-1);
        vcdp->declBit(c+60492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_in_control_0_propagate", false,-1);
        vcdp->declBus(c+60493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_in_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_in_id_0", false,-1, 2,0);
        vcdp->declBit(c+60495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_in_last_0", false,-1);
        vcdp->declBus(c+60488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_out_a_0", false,-1, 7,0);
        vcdp->declBus(c+27819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_out_c_0", false,-1, 19,0);
        vcdp->declBus(c+27820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_out_b_0", false,-1, 19,0);
        vcdp->declBit(c+60491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_out_control_0_dataflow", false,-1);
        vcdp->declBit(c+60492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_out_control_0_propagate", false,-1);
        vcdp->declBus(c+60493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_out_control_0_shift", false,-1, 4,0);
        vcdp->declBus(c+60494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_out_id_0", false,-1, 2,0);
        vcdp->declBit(c+60495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_out_last_0", false,-1);
        vcdp->declBit(c+60496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_in_valid_0", false,-1);
        vcdp->declBit(c+60496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_out_valid_0", false,-1);
        vcdp->declBit(c+60497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_clock", false,-1);
        vcdp->declBus(c+60488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_in_control_propagate", false,-1);
        vcdp->declBus(c+60493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_out_control_propagate", false,-1);
        vcdp->declBus(c+60493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_in_last", false,-1);
        vcdp->declBit(c+60495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_out_last", false,-1);
        vcdp->declBit(c+60496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_in_valid", false,-1);
        vcdp->declBit(c+60496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_out_valid", false,-1);
        vcdp->declBit(c+60497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0_io_bad_dataflow", false,-1);
        vcdp->declBit(c+1327,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 clock", false,-1);
        vcdp->declBus(c+60488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_in_a", false,-1, 7,0);
        vcdp->declBus(c+60489,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_in_b", false,-1, 19,0);
        vcdp->declBus(c+60490,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_in_d", false,-1, 19,0);
        vcdp->declBus(c+60488,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_a", false,-1, 7,0);
        vcdp->declBus(c+27820,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_b", false,-1, 19,0);
        vcdp->declBus(c+27819,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_c", false,-1, 19,0);
        vcdp->declBit(c+60491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_in_control_dataflow", false,-1);
        vcdp->declBit(c+60492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_in_control_propagate", false,-1);
        vcdp->declBus(c+60493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_in_control_shift", false,-1, 4,0);
        vcdp->declBit(c+60491,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_control_dataflow", false,-1);
        vcdp->declBit(c+60492,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_control_propagate", false,-1);
        vcdp->declBus(c+60493,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_control_shift", false,-1, 4,0);
        vcdp->declBus(c+60494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_in_id", false,-1, 2,0);
        vcdp->declBus(c+60494,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_id", false,-1, 2,0);
        vcdp->declBit(c+60495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_in_last", false,-1);
        vcdp->declBit(c+60495,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_last", false,-1);
        vcdp->declBit(c+60496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_in_valid", false,-1);
        vcdp->declBit(c+60496,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_valid", false,-1);
        vcdp->declBit(c+60497,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_bad_dataflow", false,-1);
        vcdp->declBus(c+62504,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 c1", false,-1, 31,0);
        vcdp->declBus(c+62505,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 c2", false,-1, 31,0);
        vcdp->declBit(c+62506,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 last_s", false,-1);
        vcdp->declBit(c+62507,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 flip", false,-1);
        vcdp->declBus(c+29315,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 shift_offset", false,-1, 4,0);
        vcdp->declBit(c+29316,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_c_point_five", false,-1);
        vcdp->declBit(c+29317,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_c_zeros", false,-1);
        vcdp->declBit(c+29318,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_c_ones_digit", false,-1);
        vcdp->declBit(c+29319,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 io_out_c_r", false,-1);
        vcdp->declBit(c+62508,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 c1_sign", false,-1);
        vcdp->declBus(c+62509,"TestHarness chiptop system tile_prci_domain tile_reset_domain tile gemmini ex_controller mesh mesh mesh_8_8 tile_0_0 c1_lo", false,-1, 5,0);
    }
}
