$comment
	File created using the following command:
		vcd file Aula08.msim.vcd -direction
$end
$date
	Mon Apr  8 13:51:24 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula08_vhd_vec_tst $end
$var wire 1 ! bolso [7] $end
$var wire 1 " bolso [6] $end
$var wire 1 # bolso [5] $end
$var wire 1 $ bolso [4] $end
$var wire 1 % bolso [3] $end
$var wire 1 & bolso [2] $end
$var wire 1 ' bolso [1] $end
$var wire 1 ( bolso [0] $end
$var wire 1 ) CLOCK_50 $end
$var wire 1 * FPGA_RESET_N $end
$var wire 1 + HEX0 [6] $end
$var wire 1 , HEX0 [5] $end
$var wire 1 - HEX0 [4] $end
$var wire 1 . HEX0 [3] $end
$var wire 1 / HEX0 [2] $end
$var wire 1 0 HEX0 [1] $end
$var wire 1 1 HEX0 [0] $end
$var wire 1 2 HEX1 [6] $end
$var wire 1 3 HEX1 [5] $end
$var wire 1 4 HEX1 [4] $end
$var wire 1 5 HEX1 [3] $end
$var wire 1 6 HEX1 [2] $end
$var wire 1 7 HEX1 [1] $end
$var wire 1 8 HEX1 [0] $end
$var wire 1 9 HEX2 [6] $end
$var wire 1 : HEX2 [5] $end
$var wire 1 ; HEX2 [4] $end
$var wire 1 < HEX2 [3] $end
$var wire 1 = HEX2 [2] $end
$var wire 1 > HEX2 [1] $end
$var wire 1 ? HEX2 [0] $end
$var wire 1 @ HEX3 [6] $end
$var wire 1 A HEX3 [5] $end
$var wire 1 B HEX3 [4] $end
$var wire 1 C HEX3 [3] $end
$var wire 1 D HEX3 [2] $end
$var wire 1 E HEX3 [1] $end
$var wire 1 F HEX3 [0] $end
$var wire 1 G HEX4 [6] $end
$var wire 1 H HEX4 [5] $end
$var wire 1 I HEX4 [4] $end
$var wire 1 J HEX4 [3] $end
$var wire 1 K HEX4 [2] $end
$var wire 1 L HEX4 [1] $end
$var wire 1 M HEX4 [0] $end
$var wire 1 N HEX5 [6] $end
$var wire 1 O HEX5 [5] $end
$var wire 1 P HEX5 [4] $end
$var wire 1 Q HEX5 [3] $end
$var wire 1 R HEX5 [2] $end
$var wire 1 S HEX5 [1] $end
$var wire 1 T HEX5 [0] $end
$var wire 1 U KEY [3] $end
$var wire 1 V KEY [2] $end
$var wire 1 W KEY [1] $end
$var wire 1 X KEY [0] $end
$var wire 1 Y LEDR [9] $end
$var wire 1 Z LEDR [8] $end
$var wire 1 [ LEDR [7] $end
$var wire 1 \ LEDR [6] $end
$var wire 1 ] LEDR [5] $end
$var wire 1 ^ LEDR [4] $end
$var wire 1 _ LEDR [3] $end
$var wire 1 ` LEDR [2] $end
$var wire 1 a LEDR [1] $end
$var wire 1 b LEDR [0] $end
$var wire 1 c MEM [7] $end
$var wire 1 d MEM [6] $end
$var wire 1 e MEM [5] $end
$var wire 1 f MEM [4] $end
$var wire 1 g MEM [3] $end
$var wire 1 h MEM [2] $end
$var wire 1 i MEM [1] $end
$var wire 1 j MEM [0] $end
$var wire 1 k PC_OUT [8] $end
$var wire 1 l PC_OUT [7] $end
$var wire 1 m PC_OUT [6] $end
$var wire 1 n PC_OUT [5] $end
$var wire 1 o PC_OUT [4] $end
$var wire 1 p PC_OUT [3] $end
$var wire 1 q PC_OUT [2] $end
$var wire 1 r PC_OUT [1] $end
$var wire 1 s PC_OUT [0] $end
$var wire 1 t SW [9] $end
$var wire 1 u SW [8] $end
$var wire 1 v SW [7] $end
$var wire 1 w SW [6] $end
$var wire 1 x SW [5] $end
$var wire 1 y SW [4] $end
$var wire 1 z SW [3] $end
$var wire 1 { SW [2] $end
$var wire 1 | SW [1] $end
$var wire 1 } SW [0] $end

$scope module i1 $end
$var wire 1 ~ gnd $end
$var wire 1 !! vcc $end
$var wire 1 "! unknown $end
$var wire 1 #! devoe $end
$var wire 1 $! devclrn $end
$var wire 1 %! devpor $end
$var wire 1 &! ww_devoe $end
$var wire 1 '! ww_devclrn $end
$var wire 1 (! ww_devpor $end
$var wire 1 )! ww_CLOCK_50 $end
$var wire 1 *! ww_KEY [3] $end
$var wire 1 +! ww_KEY [2] $end
$var wire 1 ,! ww_KEY [1] $end
$var wire 1 -! ww_KEY [0] $end
$var wire 1 .! ww_SW [9] $end
$var wire 1 /! ww_SW [8] $end
$var wire 1 0! ww_SW [7] $end
$var wire 1 1! ww_SW [6] $end
$var wire 1 2! ww_SW [5] $end
$var wire 1 3! ww_SW [4] $end
$var wire 1 4! ww_SW [3] $end
$var wire 1 5! ww_SW [2] $end
$var wire 1 6! ww_SW [1] $end
$var wire 1 7! ww_SW [0] $end
$var wire 1 8! ww_FPGA_RESET_N $end
$var wire 1 9! ww_LEDR [9] $end
$var wire 1 :! ww_LEDR [8] $end
$var wire 1 ;! ww_LEDR [7] $end
$var wire 1 <! ww_LEDR [6] $end
$var wire 1 =! ww_LEDR [5] $end
$var wire 1 >! ww_LEDR [4] $end
$var wire 1 ?! ww_LEDR [3] $end
$var wire 1 @! ww_LEDR [2] $end
$var wire 1 A! ww_LEDR [1] $end
$var wire 1 B! ww_LEDR [0] $end
$var wire 1 C! ww_PC_OUT [8] $end
$var wire 1 D! ww_PC_OUT [7] $end
$var wire 1 E! ww_PC_OUT [6] $end
$var wire 1 F! ww_PC_OUT [5] $end
$var wire 1 G! ww_PC_OUT [4] $end
$var wire 1 H! ww_PC_OUT [3] $end
$var wire 1 I! ww_PC_OUT [2] $end
$var wire 1 J! ww_PC_OUT [1] $end
$var wire 1 K! ww_PC_OUT [0] $end
$var wire 1 L! ww_HEX0 [6] $end
$var wire 1 M! ww_HEX0 [5] $end
$var wire 1 N! ww_HEX0 [4] $end
$var wire 1 O! ww_HEX0 [3] $end
$var wire 1 P! ww_HEX0 [2] $end
$var wire 1 Q! ww_HEX0 [1] $end
$var wire 1 R! ww_HEX0 [0] $end
$var wire 1 S! ww_HEX1 [6] $end
$var wire 1 T! ww_HEX1 [5] $end
$var wire 1 U! ww_HEX1 [4] $end
$var wire 1 V! ww_HEX1 [3] $end
$var wire 1 W! ww_HEX1 [2] $end
$var wire 1 X! ww_HEX1 [1] $end
$var wire 1 Y! ww_HEX1 [0] $end
$var wire 1 Z! ww_HEX2 [6] $end
$var wire 1 [! ww_HEX2 [5] $end
$var wire 1 \! ww_HEX2 [4] $end
$var wire 1 ]! ww_HEX2 [3] $end
$var wire 1 ^! ww_HEX2 [2] $end
$var wire 1 _! ww_HEX2 [1] $end
$var wire 1 `! ww_HEX2 [0] $end
$var wire 1 a! ww_HEX3 [6] $end
$var wire 1 b! ww_HEX3 [5] $end
$var wire 1 c! ww_HEX3 [4] $end
$var wire 1 d! ww_HEX3 [3] $end
$var wire 1 e! ww_HEX3 [2] $end
$var wire 1 f! ww_HEX3 [1] $end
$var wire 1 g! ww_HEX3 [0] $end
$var wire 1 h! ww_HEX4 [6] $end
$var wire 1 i! ww_HEX4 [5] $end
$var wire 1 j! ww_HEX4 [4] $end
$var wire 1 k! ww_HEX4 [3] $end
$var wire 1 l! ww_HEX4 [2] $end
$var wire 1 m! ww_HEX4 [1] $end
$var wire 1 n! ww_HEX4 [0] $end
$var wire 1 o! ww_HEX5 [6] $end
$var wire 1 p! ww_HEX5 [5] $end
$var wire 1 q! ww_HEX5 [4] $end
$var wire 1 r! ww_HEX5 [3] $end
$var wire 1 s! ww_HEX5 [2] $end
$var wire 1 t! ww_HEX5 [1] $end
$var wire 1 u! ww_HEX5 [0] $end
$var wire 1 v! ww_MEM [7] $end
$var wire 1 w! ww_MEM [6] $end
$var wire 1 x! ww_MEM [5] $end
$var wire 1 y! ww_MEM [4] $end
$var wire 1 z! ww_MEM [3] $end
$var wire 1 {! ww_MEM [2] $end
$var wire 1 |! ww_MEM [1] $end
$var wire 1 }! ww_MEM [0] $end
$var wire 1 ~! ww_bolso [7] $end
$var wire 1 !" ww_bolso [6] $end
$var wire 1 "" ww_bolso [5] $end
$var wire 1 #" ww_bolso [4] $end
$var wire 1 $" ww_bolso [3] $end
$var wire 1 %" ww_bolso [2] $end
$var wire 1 &" ww_bolso [1] $end
$var wire 1 '" ww_bolso [0] $end
$var wire 1 (" \KEY[0]~input_o\ $end
$var wire 1 )" \MEM[0]~output_o\ $end
$var wire 1 *" \MEM[1]~output_o\ $end
$var wire 1 +" \MEM[2]~output_o\ $end
$var wire 1 ," \MEM[3]~output_o\ $end
$var wire 1 -" \MEM[4]~output_o\ $end
$var wire 1 ." \MEM[5]~output_o\ $end
$var wire 1 /" \MEM[6]~output_o\ $end
$var wire 1 0" \MEM[7]~output_o\ $end
$var wire 1 1" \LEDR[0]~output_o\ $end
$var wire 1 2" \LEDR[1]~output_o\ $end
$var wire 1 3" \LEDR[2]~output_o\ $end
$var wire 1 4" \LEDR[3]~output_o\ $end
$var wire 1 5" \LEDR[4]~output_o\ $end
$var wire 1 6" \LEDR[5]~output_o\ $end
$var wire 1 7" \LEDR[6]~output_o\ $end
$var wire 1 8" \LEDR[7]~output_o\ $end
$var wire 1 9" \LEDR[8]~output_o\ $end
$var wire 1 :" \LEDR[9]~output_o\ $end
$var wire 1 ;" \PC_OUT[0]~output_o\ $end
$var wire 1 <" \PC_OUT[1]~output_o\ $end
$var wire 1 =" \PC_OUT[2]~output_o\ $end
$var wire 1 >" \PC_OUT[3]~output_o\ $end
$var wire 1 ?" \PC_OUT[4]~output_o\ $end
$var wire 1 @" \PC_OUT[5]~output_o\ $end
$var wire 1 A" \PC_OUT[6]~output_o\ $end
$var wire 1 B" \PC_OUT[7]~output_o\ $end
$var wire 1 C" \PC_OUT[8]~output_o\ $end
$var wire 1 D" \HEX0[0]~output_o\ $end
$var wire 1 E" \HEX0[1]~output_o\ $end
$var wire 1 F" \HEX0[2]~output_o\ $end
$var wire 1 G" \HEX0[3]~output_o\ $end
$var wire 1 H" \HEX0[4]~output_o\ $end
$var wire 1 I" \HEX0[5]~output_o\ $end
$var wire 1 J" \HEX0[6]~output_o\ $end
$var wire 1 K" \HEX1[0]~output_o\ $end
$var wire 1 L" \HEX1[1]~output_o\ $end
$var wire 1 M" \HEX1[2]~output_o\ $end
$var wire 1 N" \HEX1[3]~output_o\ $end
$var wire 1 O" \HEX1[4]~output_o\ $end
$var wire 1 P" \HEX1[5]~output_o\ $end
$var wire 1 Q" \HEX1[6]~output_o\ $end
$var wire 1 R" \HEX2[0]~output_o\ $end
$var wire 1 S" \HEX2[1]~output_o\ $end
$var wire 1 T" \HEX2[2]~output_o\ $end
$var wire 1 U" \HEX2[3]~output_o\ $end
$var wire 1 V" \HEX2[4]~output_o\ $end
$var wire 1 W" \HEX2[5]~output_o\ $end
$var wire 1 X" \HEX2[6]~output_o\ $end
$var wire 1 Y" \HEX3[0]~output_o\ $end
$var wire 1 Z" \HEX3[1]~output_o\ $end
$var wire 1 [" \HEX3[2]~output_o\ $end
$var wire 1 \" \HEX3[3]~output_o\ $end
$var wire 1 ]" \HEX3[4]~output_o\ $end
$var wire 1 ^" \HEX3[5]~output_o\ $end
$var wire 1 _" \HEX3[6]~output_o\ $end
$var wire 1 `" \HEX4[0]~output_o\ $end
$var wire 1 a" \HEX4[1]~output_o\ $end
$var wire 1 b" \HEX4[2]~output_o\ $end
$var wire 1 c" \HEX4[3]~output_o\ $end
$var wire 1 d" \HEX4[4]~output_o\ $end
$var wire 1 e" \HEX4[5]~output_o\ $end
$var wire 1 f" \HEX4[6]~output_o\ $end
$var wire 1 g" \HEX5[0]~output_o\ $end
$var wire 1 h" \HEX5[1]~output_o\ $end
$var wire 1 i" \HEX5[2]~output_o\ $end
$var wire 1 j" \HEX5[3]~output_o\ $end
$var wire 1 k" \HEX5[4]~output_o\ $end
$var wire 1 l" \HEX5[5]~output_o\ $end
$var wire 1 m" \HEX5[6]~output_o\ $end
$var wire 1 n" \bolso[0]~output_o\ $end
$var wire 1 o" \bolso[1]~output_o\ $end
$var wire 1 p" \bolso[2]~output_o\ $end
$var wire 1 q" \bolso[3]~output_o\ $end
$var wire 1 r" \bolso[4]~output_o\ $end
$var wire 1 s" \bolso[5]~output_o\ $end
$var wire 1 t" \bolso[6]~output_o\ $end
$var wire 1 u" \bolso[7]~output_o\ $end
$var wire 1 v" \CLOCK_50~input_o\ $end
$var wire 1 w" \CPU|incrementaPC|Add0~2\ $end
$var wire 1 x" \CPU|incrementaPC|Add0~6\ $end
$var wire 1 y" \CPU|incrementaPC|Add0~10\ $end
$var wire 1 z" \CPU|incrementaPC|Add0~14\ $end
$var wire 1 {" \CPU|incrementaPC|Add0~17_sumout\ $end
$var wire 1 |" \CPU|MUX2|saida_MUX[4]~6_combout\ $end
$var wire 1 }" \ROM1|memROM~9_combout\ $end
$var wire 1 ~" \ROM1|memROM~10_combout\ $end
$var wire 1 !# \ROM1|memROM~11_combout\ $end
$var wire 1 "# \ROM1|memROM~12_combout\ $end
$var wire 1 ## \CPU|MUX2|saida_MUX[3]~1_combout\ $end
$var wire 1 $# \CPU|incrementaPC|Add0~13_sumout\ $end
$var wire 1 %# \CPU|MUX2|saida_MUX[3]~5_combout\ $end
$var wire 1 &# \CPU|MUX2|saida_MUX[8]~0_combout\ $end
$var wire 1 '# \CPU|incrementaPC|Add0~18\ $end
$var wire 1 (# \CPU|incrementaPC|Add0~22\ $end
$var wire 1 )# \CPU|incrementaPC|Add0~26\ $end
$var wire 1 *# \CPU|incrementaPC|Add0~29_sumout\ $end
$var wire 1 +# \CPU|MUX2|saida_MUX[7]~9_combout\ $end
$var wire 1 ,# \CPU|incrementaPC|Add0~30\ $end
$var wire 1 -# \CPU|incrementaPC|Add0~33_sumout\ $end
$var wire 1 .# \CPU|MUX2|saida_MUX[8]~10_combout\ $end
$var wire 1 /# \ROM1|memROM~4_combout\ $end
$var wire 1 0# \ROM1|memROM~5_combout\ $end
$var wire 1 1# \ROM1|memROM~6_combout\ $end
$var wire 1 2# \ROM1|memROM~7_combout\ $end
$var wire 1 3# \CPU|incrementaPC|Add0~25_sumout\ $end
$var wire 1 4# \CPU|MUX2|saida_MUX[6]~8_combout\ $end
$var wire 1 5# \ROM1|memROM~19_combout\ $end
$var wire 1 6# \ROM1|memROM~8_combout\ $end
$var wire 1 7# \CPU|incrementaPC|Add0~9_sumout\ $end
$var wire 1 8# \CPU|MUX2|saida_MUX[2]~4_combout\ $end
$var wire 1 9# \ROM1|memROM~2_combout\ $end
$var wire 1 :# \ROM1|memROM~14_combout\ $end
$var wire 1 ;# \CPU|incrementaPC|Add0~5_sumout\ $end
$var wire 1 <# \CPU|MUX2|saida_MUX[1]~3_combout\ $end
$var wire 1 =# \ROM1|memROM~3_combout\ $end
$var wire 1 ># \CPU|incrementaPC|Add0~21_sumout\ $end
$var wire 1 ?# \CPU|MUX2|saida_MUX[5]~7_combout\ $end
$var wire 1 @# \ROM1|memROM~1_combout\ $end
$var wire 1 A# \ROM1|memROM~13_combout\ $end
$var wire 1 B# \CPU|incrementaPC|Add0~1_sumout\ $end
$var wire 1 C# \CPU|MUX2|saida_MUX[0]~2_combout\ $end
$var wire 1 D# \ROM1|memROM~0_combout\ $end
$var wire 1 E# \comb~0_combout\ $end
$var wire 1 F# \SW[0]~input_o\ $end
$var wire 1 G# \CPU|decoderInstru|saida[5]~0_combout\ $end
$var wire 1 H# \RAM4|dado_out[0]~22_combout\ $end
$var wire 1 I# \RAM4|dado_out[0]~8_combout\ $end
$var wire 1 J# \buff3_7_0|saida[0]~0_combout\ $end
$var wire 1 K# \KEY[3]~input_o\ $end
$var wire 1 L# \buff3_K3|saida~0_combout\ $end
$var wire 1 M# \FPGA_RESET_N~input_o\ $end
$var wire 1 N# \buff3_K4|saida~0_combout\ $end
$var wire 1 O# \RAM4|dado_out[0]~9_combout\ $end
$var wire 1 P# \comb~3_combout\ $end
$var wire 1 Q# \KEY[1]~input_o\ $end
$var wire 1 R# \buff3_K1|saida~0_combout\ $end
$var wire 1 S# \comb~4_combout\ $end
$var wire 1 T# \KEY[2]~input_o\ $end
$var wire 1 U# \buff3_K2|saida~0_combout\ $end
$var wire 1 V# \SW[8]~input_o\ $end
$var wire 1 W# \buff3_8|saida~0_combout\ $end
$var wire 1 X# \SW[9]~input_o\ $end
$var wire 1 Y# \buff3_9|saida~0_combout\ $end
$var wire 1 Z# \RAM4|dado_out[0]~10_combout\ $end
$var wire 1 [# \RAM4|dado_out[0]~11_combout\ $end
$var wire 1 \# \RAM4|dado_out[0]~12_combout\ $end
$var wire 1 ]# \SW[1]~input_o\ $end
$var wire 1 ^# \RAM4|dado_out[1]~13_combout\ $end
$var wire 1 _# \comb~12_combout\ $end
$var wire 1 `# \SW[2]~input_o\ $end
$var wire 1 a# \RAM4|dado_out[2]~14_combout\ $end
$var wire 1 b# \SW[3]~input_o\ $end
$var wire 1 c# \RAM4|dado_out[3]~15_combout\ $end
$var wire 1 d# \SW[4]~input_o\ $end
$var wire 1 e# \RAM4|dado_out[4]~16_combout\ $end
$var wire 1 f# \SW[5]~input_o\ $end
$var wire 1 g# \RAM4|dado_out[5]~17_combout\ $end
$var wire 1 h# \SW[6]~input_o\ $end
$var wire 1 i# \RAM4|dado_out[6]~18_combout\ $end
$var wire 1 j# \SW[7]~input_o\ $end
$var wire 1 k# \RAM4|dado_out[7]~19_combout\ $end
$var wire 1 l# \ROM1|memROM~15_combout\ $end
$var wire 1 m# \ROM1|memROM~16_combout\ $end
$var wire 1 n# \ROM1|memROM~17_combout\ $end
$var wire 1 o# \ROM1|memROM~18_combout\ $end
$var wire 1 p# \CPU|decoderInstru|saida~1_combout\ $end
$var wire 1 q# \comb~13_combout\ $end
$var wire 1 r# \RAM4|dado_out[0]~20_combout\ $end
$var wire 1 s# \CPU|ULA1|saida~0_combout\ $end
$var wire 1 t# \CPU|decoderInstru|Equal11~1_combout\ $end
$var wire 1 u# \CPU|decoderInstru|saida~2_combout\ $end
$var wire 1 v# \CPU|decoderInstru|saida[4]~3_combout\ $end
$var wire 1 w# \CPU|decoderInstru|Equal11~0_combout\ $end
$var wire 1 x# \comb~1_combout\ $end
$var wire 1 y# \CPU|MUX1|saida_MUX[1]~0_combout\ $end
$var wire 1 z# \CPU|ULA1|saida[1]~1_combout\ $end
$var wire 1 {# \CPU|MUX1|saida_MUX[2]~1_combout\ $end
$var wire 1 |# \CPU|ULA1|saida[2]~2_combout\ $end
$var wire 1 }# \CPU|ULA1|saida[3]~3_combout\ $end
$var wire 1 ~# \CPU|ULA1|saida[4]~4_combout\ $end
$var wire 1 !$ \CPU|MUX1|saida_MUX[5]~2_combout\ $end
$var wire 1 "$ \CPU|ULA1|saida[5]~5_combout\ $end
$var wire 1 #$ \CPU|MUX1|saida_MUX[6]~3_combout\ $end
$var wire 1 $$ \CPU|ULA1|saida[6]~6_combout\ $end
$var wire 1 %$ \RAM4|dado_out[7]~21_combout\ $end
$var wire 1 &$ \CPU|ULA1|saida[7]~7_combout\ $end
$var wire 1 '$ \comb~2_combout\ $end
$var wire 1 ($ \REGled2|DOUT~0_combout\ $end
$var wire 1 )$ \REGled2|DOUT~q\ $end
$var wire 1 *$ \REGled1|DOUT~0_combout\ $end
$var wire 1 +$ \REGled1|DOUT~q\ $end
$var wire 1 ,$ \comb~5_combout\ $end
$var wire 1 -$ \conv0|rascSaida7seg[0]~0_combout\ $end
$var wire 1 .$ \conv0|rascSaida7seg[1]~1_combout\ $end
$var wire 1 /$ \conv0|rascSaida7seg[2]~2_combout\ $end
$var wire 1 0$ \conv0|rascSaida7seg[3]~3_combout\ $end
$var wire 1 1$ \conv0|rascSaida7seg[4]~4_combout\ $end
$var wire 1 2$ \conv0|rascSaida7seg[5]~5_combout\ $end
$var wire 1 3$ \conv0|rascSaida7seg[6]~6_combout\ $end
$var wire 1 4$ \comb~6_combout\ $end
$var wire 1 5$ \conv1|rascSaida7seg[0]~0_combout\ $end
$var wire 1 6$ \conv1|rascSaida7seg[1]~1_combout\ $end
$var wire 1 7$ \conv1|rascSaida7seg[2]~2_combout\ $end
$var wire 1 8$ \conv1|rascSaida7seg[3]~3_combout\ $end
$var wire 1 9$ \conv1|rascSaida7seg[4]~4_combout\ $end
$var wire 1 :$ \conv1|rascSaida7seg[5]~5_combout\ $end
$var wire 1 ;$ \conv1|rascSaida7seg[6]~6_combout\ $end
$var wire 1 <$ \comb~7_combout\ $end
$var wire 1 =$ \conv2|rascSaida7seg[0]~0_combout\ $end
$var wire 1 >$ \conv2|rascSaida7seg[1]~1_combout\ $end
$var wire 1 ?$ \conv2|rascSaida7seg[2]~2_combout\ $end
$var wire 1 @$ \conv2|rascSaida7seg[3]~3_combout\ $end
$var wire 1 A$ \conv2|rascSaida7seg[4]~4_combout\ $end
$var wire 1 B$ \conv2|rascSaida7seg[5]~5_combout\ $end
$var wire 1 C$ \conv2|rascSaida7seg[6]~6_combout\ $end
$var wire 1 D$ \comb~8_combout\ $end
$var wire 1 E$ \comb~9_combout\ $end
$var wire 1 F$ \conv3|rascSaida7seg[0]~0_combout\ $end
$var wire 1 G$ \conv3|rascSaida7seg[1]~1_combout\ $end
$var wire 1 H$ \conv3|rascSaida7seg[2]~2_combout\ $end
$var wire 1 I$ \conv3|rascSaida7seg[3]~3_combout\ $end
$var wire 1 J$ \conv3|rascSaida7seg[4]~4_combout\ $end
$var wire 1 K$ \conv3|rascSaida7seg[5]~5_combout\ $end
$var wire 1 L$ \conv3|rascSaida7seg[6]~6_combout\ $end
$var wire 1 M$ \comb~10_combout\ $end
$var wire 1 N$ \conv4|rascSaida7seg[0]~0_combout\ $end
$var wire 1 O$ \conv4|rascSaida7seg[1]~1_combout\ $end
$var wire 1 P$ \conv4|rascSaida7seg[2]~2_combout\ $end
$var wire 1 Q$ \conv4|rascSaida7seg[3]~3_combout\ $end
$var wire 1 R$ \conv4|rascSaida7seg[4]~4_combout\ $end
$var wire 1 S$ \conv4|rascSaida7seg[5]~5_combout\ $end
$var wire 1 T$ \conv4|rascSaida7seg[6]~6_combout\ $end
$var wire 1 U$ \comb~11_combout\ $end
$var wire 1 V$ \conv5|rascSaida7seg[0]~0_combout\ $end
$var wire 1 W$ \conv5|rascSaida7seg[1]~1_combout\ $end
$var wire 1 X$ \conv5|rascSaida7seg[2]~2_combout\ $end
$var wire 1 Y$ \conv5|rascSaida7seg[3]~3_combout\ $end
$var wire 1 Z$ \conv5|rascSaida7seg[4]~4_combout\ $end
$var wire 1 [$ \conv5|rascSaida7seg[5]~5_combout\ $end
$var wire 1 \$ \conv5|rascSaida7seg[6]~6_combout\ $end
$var wire 1 ]$ \reg4b5|DOUT\ [3] $end
$var wire 1 ^$ \reg4b5|DOUT\ [2] $end
$var wire 1 _$ \reg4b5|DOUT\ [1] $end
$var wire 1 `$ \reg4b5|DOUT\ [0] $end
$var wire 1 a$ \reg4b4|DOUT\ [3] $end
$var wire 1 b$ \reg4b4|DOUT\ [2] $end
$var wire 1 c$ \reg4b4|DOUT\ [1] $end
$var wire 1 d$ \reg4b4|DOUT\ [0] $end
$var wire 1 e$ \reg4b3|DOUT\ [3] $end
$var wire 1 f$ \reg4b3|DOUT\ [2] $end
$var wire 1 g$ \reg4b3|DOUT\ [1] $end
$var wire 1 h$ \reg4b3|DOUT\ [0] $end
$var wire 1 i$ \reg4b1|DOUT\ [3] $end
$var wire 1 j$ \reg4b1|DOUT\ [2] $end
$var wire 1 k$ \reg4b1|DOUT\ [1] $end
$var wire 1 l$ \reg4b1|DOUT\ [0] $end
$var wire 1 m$ \CPU|REGA|DOUT\ [7] $end
$var wire 1 n$ \CPU|REGA|DOUT\ [6] $end
$var wire 1 o$ \CPU|REGA|DOUT\ [5] $end
$var wire 1 p$ \CPU|REGA|DOUT\ [4] $end
$var wire 1 q$ \CPU|REGA|DOUT\ [3] $end
$var wire 1 r$ \CPU|REGA|DOUT\ [2] $end
$var wire 1 s$ \CPU|REGA|DOUT\ [1] $end
$var wire 1 t$ \CPU|REGA|DOUT\ [0] $end
$var wire 1 u$ \REGleds|DOUT\ [7] $end
$var wire 1 v$ \REGleds|DOUT\ [6] $end
$var wire 1 w$ \REGleds|DOUT\ [5] $end
$var wire 1 x$ \REGleds|DOUT\ [4] $end
$var wire 1 y$ \REGleds|DOUT\ [3] $end
$var wire 1 z$ \REGleds|DOUT\ [2] $end
$var wire 1 {$ \REGleds|DOUT\ [1] $end
$var wire 1 |$ \REGleds|DOUT\ [0] $end
$var wire 1 }$ \reg4b0|DOUT\ [3] $end
$var wire 1 ~$ \reg4b0|DOUT\ [2] $end
$var wire 1 !% \reg4b0|DOUT\ [1] $end
$var wire 1 "% \reg4b0|DOUT\ [0] $end
$var wire 1 #% \reg4b2|DOUT\ [3] $end
$var wire 1 $% \reg4b2|DOUT\ [2] $end
$var wire 1 %% \reg4b2|DOUT\ [1] $end
$var wire 1 &% \reg4b2|DOUT\ [0] $end
$var wire 1 '% \CPU|PC|DOUT\ [8] $end
$var wire 1 (% \CPU|PC|DOUT\ [7] $end
$var wire 1 )% \CPU|PC|DOUT\ [6] $end
$var wire 1 *% \CPU|PC|DOUT\ [5] $end
$var wire 1 +% \CPU|PC|DOUT\ [4] $end
$var wire 1 ,% \CPU|PC|DOUT\ [3] $end
$var wire 1 -% \CPU|PC|DOUT\ [2] $end
$var wire 1 .% \CPU|PC|DOUT\ [1] $end
$var wire 1 /% \CPU|PC|DOUT\ [0] $end
$var wire 1 0% \CPU|REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 1% \ALT_INV_SW[7]~input_o\ $end
$var wire 1 2% \ALT_INV_SW[6]~input_o\ $end
$var wire 1 3% \ALT_INV_SW[5]~input_o\ $end
$var wire 1 4% \ALT_INV_SW[4]~input_o\ $end
$var wire 1 5% \ALT_INV_SW[3]~input_o\ $end
$var wire 1 6% \ALT_INV_SW[2]~input_o\ $end
$var wire 1 7% \ALT_INV_SW[1]~input_o\ $end
$var wire 1 8% \ALT_INV_SW[9]~input_o\ $end
$var wire 1 9% \ALT_INV_SW[8]~input_o\ $end
$var wire 1 :% \ALT_INV_KEY[2]~input_o\ $end
$var wire 1 ;% \ALT_INV_KEY[1]~input_o\ $end
$var wire 1 <% \ALT_INV_FPGA_RESET_N~input_o\ $end
$var wire 1 =% \ALT_INV_KEY[3]~input_o\ $end
$var wire 1 >% \ALT_INV_SW[0]~input_o\ $end
$var wire 1 ?% \CPU|decoderInstru|ALT_INV_Equal11~1_combout\ $end
$var wire 1 @% \RAM4|ALT_INV_dado_out[0]~22_combout\ $end
$var wire 1 A% \ROM1|ALT_INV_memROM~19_combout\ $end
$var wire 1 B% \RAM4|ALT_INV_dado_out[7]~21_combout\ $end
$var wire 1 C% \CPU|MUX1|ALT_INV_saida_MUX[6]~3_combout\ $end
$var wire 1 D% \CPU|MUX1|ALT_INV_saida_MUX[5]~2_combout\ $end
$var wire 1 E% \CPU|MUX1|ALT_INV_saida_MUX[2]~1_combout\ $end
$var wire 1 F% \CPU|MUX1|ALT_INV_saida_MUX[1]~0_combout\ $end
$var wire 1 G% \CPU|decoderInstru|ALT_INV_saida~2_combout\ $end
$var wire 1 H% \RAM4|ALT_INV_dado_out[0]~20_combout\ $end
$var wire 1 I% \ALT_INV_comb~13_combout\ $end
$var wire 1 J% \CPU|decoderInstru|ALT_INV_saida~1_combout\ $end
$var wire 1 K% \ROM1|ALT_INV_memROM~18_combout\ $end
$var wire 1 L% \ROM1|ALT_INV_memROM~17_combout\ $end
$var wire 1 M% \ROM1|ALT_INV_memROM~16_combout\ $end
$var wire 1 N% \ROM1|ALT_INV_memROM~15_combout\ $end
$var wire 1 O% \RAM4|ALT_INV_dado_out[4]~16_combout\ $end
$var wire 1 P% \RAM4|ALT_INV_dado_out[3]~15_combout\ $end
$var wire 1 Q% \ALT_INV_comb~12_combout\ $end
$var wire 1 R% \RAM4|ALT_INV_dado_out[0]~12_combout\ $end
$var wire 1 S% \RAM4|ALT_INV_dado_out[0]~10_combout\ $end
$var wire 1 T% \buff3_9|ALT_INV_saida~0_combout\ $end
$var wire 1 U% \buff3_8|ALT_INV_saida~0_combout\ $end
$var wire 1 V% \buff3_K2|ALT_INV_saida~0_combout\ $end
$var wire 1 W% \buff3_K1|ALT_INV_saida~0_combout\ $end
$var wire 1 X% \RAM4|ALT_INV_dado_out[0]~9_combout\ $end
$var wire 1 Y% \buff3_K4|ALT_INV_saida~0_combout\ $end
$var wire 1 Z% \buff3_K3|ALT_INV_saida~0_combout\ $end
$var wire 1 [% \buff3_7_0|ALT_INV_saida[0]~0_combout\ $end
$var wire 1 \% \RAM4|ALT_INV_dado_out[0]~8_combout\ $end
$var wire 1 ]% \CPU|decoderInstru|ALT_INV_saida[5]~0_combout\ $end
$var wire 1 ^% \ALT_INV_comb~8_combout\ $end
$var wire 1 _% \ROM1|ALT_INV_memROM~14_combout\ $end
$var wire 1 `% \CPU|MUX2|ALT_INV_saida_MUX[3]~1_combout\ $end
$var wire 1 a% \ROM1|ALT_INV_memROM~13_combout\ $end
$var wire 1 b% \ALT_INV_comb~4_combout\ $end
$var wire 1 c% \ALT_INV_comb~3_combout\ $end
$var wire 1 d% \ALT_INV_comb~2_combout\ $end
$var wire 1 e% \CPU|decoderInstru|ALT_INV_Equal11~0_combout\ $end
$var wire 1 f% \ROM1|ALT_INV_memROM~12_combout\ $end
$var wire 1 g% \ROM1|ALT_INV_memROM~11_combout\ $end
$var wire 1 h% \ROM1|ALT_INV_memROM~10_combout\ $end
$var wire 1 i% \ROM1|ALT_INV_memROM~9_combout\ $end
$var wire 1 j% \ROM1|ALT_INV_memROM~8_combout\ $end
$var wire 1 k% \CPU|MUX2|ALT_INV_saida_MUX[8]~0_combout\ $end
$var wire 1 l% \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 m% \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 n% \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 o% \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 p% \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 q% \ALT_INV_comb~0_combout\ $end
$var wire 1 r% \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 s% \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 t% \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 u% \reg4b5|ALT_INV_DOUT\ [3] $end
$var wire 1 v% \reg4b5|ALT_INV_DOUT\ [2] $end
$var wire 1 w% \reg4b5|ALT_INV_DOUT\ [1] $end
$var wire 1 x% \reg4b5|ALT_INV_DOUT\ [0] $end
$var wire 1 y% \reg4b4|ALT_INV_DOUT\ [3] $end
$var wire 1 z% \reg4b4|ALT_INV_DOUT\ [2] $end
$var wire 1 {% \reg4b4|ALT_INV_DOUT\ [1] $end
$var wire 1 |% \reg4b4|ALT_INV_DOUT\ [0] $end
$var wire 1 }% \reg4b3|ALT_INV_DOUT\ [3] $end
$var wire 1 ~% \reg4b3|ALT_INV_DOUT\ [2] $end
$var wire 1 !& \reg4b3|ALT_INV_DOUT\ [1] $end
$var wire 1 "& \reg4b3|ALT_INV_DOUT\ [0] $end
$var wire 1 #& \reg4b2|ALT_INV_DOUT\ [3] $end
$var wire 1 $& \reg4b2|ALT_INV_DOUT\ [2] $end
$var wire 1 %& \reg4b2|ALT_INV_DOUT\ [1] $end
$var wire 1 && \reg4b2|ALT_INV_DOUT\ [0] $end
$var wire 1 '& \reg4b1|ALT_INV_DOUT\ [3] $end
$var wire 1 (& \reg4b1|ALT_INV_DOUT\ [2] $end
$var wire 1 )& \reg4b1|ALT_INV_DOUT\ [1] $end
$var wire 1 *& \reg4b1|ALT_INV_DOUT\ [0] $end
$var wire 1 +& \reg4b0|ALT_INV_DOUT\ [3] $end
$var wire 1 ,& \reg4b0|ALT_INV_DOUT\ [2] $end
$var wire 1 -& \reg4b0|ALT_INV_DOUT\ [1] $end
$var wire 1 .& \reg4b0|ALT_INV_DOUT\ [0] $end
$var wire 1 /& \CPU|PC|ALT_INV_DOUT\ [8] $end
$var wire 1 0& \CPU|PC|ALT_INV_DOUT\ [7] $end
$var wire 1 1& \CPU|PC|ALT_INV_DOUT\ [6] $end
$var wire 1 2& \CPU|PC|ALT_INV_DOUT\ [5] $end
$var wire 1 3& \CPU|PC|ALT_INV_DOUT\ [4] $end
$var wire 1 4& \CPU|PC|ALT_INV_DOUT\ [3] $end
$var wire 1 5& \CPU|PC|ALT_INV_DOUT\ [2] $end
$var wire 1 6& \CPU|PC|ALT_INV_DOUT\ [1] $end
$var wire 1 7& \CPU|PC|ALT_INV_DOUT\ [0] $end
$var wire 1 8& \REGled1|ALT_INV_DOUT~q\ $end
$var wire 1 9& \REGled2|ALT_INV_DOUT~q\ $end
$var wire 1 :& \CPU|incrementaPC|ALT_INV_Add0~33_sumout\ $end
$var wire 1 ;& \CPU|incrementaPC|ALT_INV_Add0~29_sumout\ $end
$var wire 1 <& \CPU|incrementaPC|ALT_INV_Add0~25_sumout\ $end
$var wire 1 =& \CPU|incrementaPC|ALT_INV_Add0~21_sumout\ $end
$var wire 1 >& \CPU|incrementaPC|ALT_INV_Add0~17_sumout\ $end
$var wire 1 ?& \CPU|incrementaPC|ALT_INV_Add0~13_sumout\ $end
$var wire 1 @& \CPU|incrementaPC|ALT_INV_Add0~9_sumout\ $end
$var wire 1 A& \CPU|incrementaPC|ALT_INV_Add0~5_sumout\ $end
$var wire 1 B& \CPU|incrementaPC|ALT_INV_Add0~1_sumout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0*
0Y
0Z
0[
0\
0]
0^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
0o
0p
0q
0r
0s
0~
1!!
x"!
1#!
1$!
1%!
1&!
1'!
1(!
0)!
08!
1("
0)"
0*"
0+"
0,"
0-"
0."
0/"
00"
01"
02"
03"
04"
05"
06"
07"
08"
09"
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
1J"
0K"
0L"
0M"
0N"
0O"
0P"
1Q"
0R"
0S"
0T"
0U"
0V"
0W"
1X"
0Y"
0Z"
0["
0\"
0]"
0^"
1_"
0`"
0a"
0b"
0c"
0d"
0e"
1f"
0g"
0h"
0i"
0j"
0k"
0l"
1m"
0n"
0o"
0p"
0q"
0r"
0s"
0t"
0u"
0v"
0w"
0x"
0y"
0z"
0{"
0|"
0}"
1~"
0!#
0"#
0##
0$#
0%#
1&#
0'#
0(#
0)#
0*#
0+#
0,#
0-#
0.#
0/#
10#
11#
12#
03#
04#
05#
06#
07#
08#
09#
0:#
0;#
0<#
0=#
0>#
0?#
1@#
0A#
1B#
1C#
0D#
0E#
0F#
1G#
1H#
1I#
1J#
0K#
0L#
0M#
0N#
0O#
0P#
0Q#
0R#
0S#
0T#
0U#
0V#
0W#
0X#
0Y#
0Z#
0[#
1\#
0]#
0^#
1_#
0`#
0a#
0b#
0c#
0d#
0e#
0f#
0g#
0h#
0i#
0j#
0k#
0l#
0m#
0n#
1o#
0p#
1q#
0r#
0s#
0t#
0u#
1v#
0w#
0x#
0y#
0z#
0{#
0|#
0}#
0~#
0!$
0"$
0#$
0$$
0%$
0&$
0'$
0($
0)$
0*$
0+$
0,$
0-$
0.$
0/$
00$
01$
02$
13$
04$
05$
06$
07$
08$
09$
0:$
1;$
0<$
0=$
0>$
0?$
0@$
0A$
0B$
1C$
0D$
0E$
0F$
0G$
0H$
0I$
0J$
0K$
1L$
0M$
0N$
0O$
0P$
0Q$
0R$
0S$
1T$
0U$
0V$
0W$
0X$
0Y$
0Z$
0[$
1\$
11%
12%
13%
14%
15%
16%
17%
18%
19%
1:%
1;%
1<%
1=%
1>%
1?%
0@%
1A%
1B%
1C%
1D%
1E%
1F%
1G%
1H%
0I%
1J%
0K%
1L%
1M%
1N%
1O%
1P%
0Q%
0R%
1S%
1T%
1U%
1V%
1W%
1X%
1Y%
1Z%
0[%
0\%
0]%
1^%
1_%
1`%
1a%
1b%
1c%
1d%
1e%
1f%
1g%
0h%
1i%
1j%
0k%
0l%
0m%
0n%
1o%
1p%
1q%
1r%
0s%
1t%
18&
19&
1:&
1;&
1<&
1=&
1>&
1?&
1@&
1A&
0B&
0U
0V
0W
1X
0t
0u
0v
0w
0x
0y
0z
0{
0|
0}
0*!
0+!
0,!
1-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
0T!
0U!
0V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
0^!
0_!
0`!
1a!
0b!
0c!
0d!
0e!
0f!
0g!
1h!
0i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
0u!
0v!
0w!
0x!
0y!
0z!
0{!
0|!
0}!
0~!
0!"
0""
0#"
0$"
0%"
0&"
0'"
0]$
0^$
0_$
0`$
0a$
0b$
0c$
0d$
0e$
0f$
0g$
0h$
0i$
0j$
0k$
0l$
0m$
0n$
0o$
0p$
0q$
0r$
0s$
0t$
0u$
0v$
0w$
0x$
0y$
0z$
0{$
0|$
0}$
0~$
0!%
0"%
0#%
0$%
0%%
0&%
0'%
0(%
0)%
0*%
0+%
0,%
0-%
0.%
0/%
10%
1u%
1v%
1w%
1x%
1y%
1z%
1{%
1|%
1}%
1~%
1!&
1"&
1#&
1$&
1%&
1&&
1'&
1(&
1)&
1*&
1+&
1,&
1-&
1.&
1/&
10&
11&
12&
13&
14&
15&
16&
17&
0!
0"
0#
0$
0%
0&
0'
0(
1+
0,
0-
0.
0/
00
01
12
03
04
05
06
07
08
19
0:
0;
0<
0=
0>
0?
1@
0A
0B
0C
0D
0E
0F
1G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
$end
#10000
1)
1)!
1v"
1/%
07&
0B#
1w"
1}"
1/#
00#
1=#
0H#
1@%
0p%
1n%
0o%
0i%
1B&
1;"
1;#
0C#
0G#
1m#
1w#
02#
0J#
1^#
0_#
1a#
1c#
1e#
1g#
1i#
1k#
0q#
0I#
0A&
1K!
1\%
1I%
0O%
0P%
1Q%
1[%
1l%
0e%
0M%
1]%
1s
1<#
0v#
1,$
1[#
1y#
1{#
1!$
1#$
1%$
1}#
1~#
1r#
0\#
1R%
0H%
0B%
0C%
0D%
0E%
0F%
z+"
z,"
z-"
z."
z/"
z0"
z*"
1z#
1|#
1"$
1$$
1&$
1s#
z{!
zz!
zy!
zx!
zw!
zv!
z|!
zi
zh
zg
zf
ze
zd
zc
z)"
z}!
zj
#20000
0)
0)!
0v"
#30000
1)
1)!
1v"
1.%
0/%
17&
06&
0;#
1x"
1B#
0w"
0}"
0/#
10#
0=#
1D#
1H#
0@%
0t%
1p%
0n%
1o%
1i%
0B&
1A&
0;"
1<"
1;#
0x"
17#
0<#
1C#
1G#
0m#
0w#
12#
1x#
1'$
0,$
1A#
1E#
1P#
1W#
1I#
0@&
0A&
0K!
1J!
07#
0\%
0U%
0c%
0q%
0a%
0d%
0l%
1e%
1M%
0]%
0s
1r
1<#
18#
1@&
1v#
0'$
0x#
1Z#
1\#
1q#
08#
0I%
0R%
0S%
1d%
0[#
0r#
1H%
1)"
0s#
1}!
1j
0)"
0}!
0j
#40000
0)
0)!
0v"
#50000
1)
1)!
1v"
1/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
07&
0B#
1w"
1!#
1"#
0&#
1/#
00#
0D#
0H#
1@%
1t%
1n%
0o%
1k%
0f%
0g%
1B&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1;"
0;#
1x"
0C#
1n#
0G#
1l#
02#
0A#
0E#
0P#
0W#
0I#
1A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
1K!
17#
1\%
1U%
1c%
1q%
1a%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
1s
0<#
0@&
0v#
1p#
1u#
1r#
0Z#
0\#
0q#
18#
1I%
1R%
1S%
0H%
0G%
0J%
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
1[#
z)"
z}!
zj
#60000
0)
0)!
0v"
#70000
1)
1)!
1v"
1-%
0.%
0/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
17&
16&
05&
07#
1y"
1;#
0x"
1B#
0w"
1}"
0!#
0"#
1&#
1=#
1D#
0t%
0p%
0k%
1f%
1g%
0i%
0B&
0A&
1@&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0;"
0<"
1="
0;#
17#
0y"
1$#
08#
1<#
1C#
1m#
0n#
0l#
1w#
1A#
1E#
1P#
1W#
0?&
0@&
1A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
0K!
0J!
1I!
0$#
0U%
0c%
0q%
0a%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
0s
0r
1q
0<#
18#
1%#
1?&
0p#
0u#
14$
0%#
1G%
1J%
1s#
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
#80000
0)
0)!
0v"
#90000
1)
1)!
1v"
1/%
07&
0B#
1w"
0}"
0/#
10#
19#
0=#
0D#
1H#
0@%
1t%
1p%
0r%
0n%
1o%
1i%
1B&
1;"
1;#
0C#
1G#
0m#
0w#
12#
1:#
1'$
04$
0A#
0P#
1S#
0W#
1Y#
1I#
0A&
1K!
0\%
0T%
1U%
0b%
1c%
1a%
0d%
0_%
0l%
1e%
1M%
0]%
1s
1<#
1v#
0'$
1Z#
1\#
1q#
0I%
0R%
0S%
1d%
0[#
0r#
1H%
1)"
0s#
1}!
1j
0)"
0}!
0j
#100000
0)
0)!
0v"
#110000
1)
1)!
1v"
1.%
0/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
17&
06&
0;#
1x"
1B#
0w"
1!#
1"#
0&#
1/#
00#
09#
0H#
1@%
1r%
1n%
0o%
1k%
0f%
0g%
0B&
1A&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
0;"
1<"
1;#
0x"
07#
1y"
0<#
1C#
1n#
0G#
1l#
02#
0:#
0E#
0S#
0Y#
0I#
1@&
0A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
0K!
1J!
1$#
17#
0y"
1\%
1T%
1b%
1q%
1_%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
0s
1r
1<#
08#
0@&
0?&
0v#
1p#
1u#
1r#
0Z#
0\#
0q#
0$#
1%#
18#
1?&
1I%
1R%
1S%
0H%
0G%
0J%
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
1[#
0%#
z)"
z}!
zj
#120000
0)
0)!
0v"
#130000
1)
1)!
1v"
1/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
07&
0B#
1w"
1}"
0~"
0!#
0"#
1&#
0/#
19#
1=#
0p%
0r%
1o%
0k%
1f%
1g%
1h%
0i%
1B&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
1;"
0;#
1x"
0C#
1m#
0n#
0l#
1w#
1:#
1E#
1S#
1Y#
1A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
1K!
07#
1y"
0T%
0b%
0q%
0_%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
1s
0<#
1@&
0p#
0u#
1<$
1$#
08#
0?&
1G%
1J%
1s#
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
1%#
#140000
0)
0)!
0v"
#150000
1)
1)!
1v"
1,%
0-%
0.%
0/%
17&
16&
15&
04&
0$#
1z"
17#
0y"
1;#
0x"
1B#
0w"
0}"
10#
09#
1H#
0@%
1r%
0n%
1i%
0B&
0A&
0@&
1?&
0;"
0<"
0="
1>"
0;#
07#
1$#
0z"
1{"
0%#
18#
1<#
1C#
1G#
0m#
0w#
12#
0:#
0E#
0S#
0Y#
1I#
0>&
0?&
1@&
1A&
0K!
0J!
0I!
1H!
0{"
0\%
1T%
1b%
1q%
1_%
0l%
1e%
1M%
0]%
0s
0r
0q
1p
0<#
08#
1%#
1|"
1>&
1v#
0<$
1\#
0|"
0R%
1)"
1}!
1j
#160000
0)
0)!
0v"
#170000
1)
1)!
1v"
1/%
1t$
1s$
1r$
1q$
1p$
1o$
1n$
1m$
00%
07&
0B#
1w"
1!#
1"#
0&#
1/#
00#
0=#
0H#
1@%
1p%
1n%
0o%
1k%
0f%
0g%
1B&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1n"
1;"
1;#
0C#
1n#
0G#
1l#
02#
1J#
0^#
1_#
0a#
0c#
0e#
0g#
0i#
0k#
1q#
0I#
0A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1K!
1\%
0I%
1O%
1P%
0Q%
0[%
1l%
0N%
1]%
0L%
1(
1'
1&
1%
1$
1#
1"
1!
1s
1<#
0v#
1p#
1u#
0[#
0y#
0{#
0!$
0#$
0%$
0}#
0~#
0r#
0J#
0\#
1^#
0_#
1a#
1c#
1e#
1g#
1i#
1k#
0q#
1I%
0O%
0P%
1Q%
1R%
1[%
1H%
1B%
1C%
1D%
1E%
1F%
0G%
0J%
0+"
0,"
0-"
0."
0/"
00"
0*"
1v#
0z#
0|#
0"$
0$$
0&$
1[#
1y#
1{#
1!$
1#$
1%$
1r#
0{!
0z!
0y!
0x!
0w!
0v!
0|!
0H%
0B%
0C%
0D%
0E%
0F%
0i
0h
0g
0f
0e
0d
0c
z+"
z,"
z-"
z."
z/"
z0"
z*"
z)"
z{!
zz!
zy!
zx!
zw!
zv!
z|!
z}!
zj
zi
zh
zg
zf
ze
zd
zc
#180000
0)
0)!
0v"
#190000
1)
1)!
1v"
1.%
0/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
17&
06&
0;#
1x"
1B#
0w"
1}"
0!#
0"#
1&#
0/#
19#
1=#
1D#
0t%
0p%
0r%
1o%
0k%
1f%
1g%
0i%
0B&
1A&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0;"
1<"
1;#
0x"
17#
0<#
1C#
1m#
0n#
0l#
1w#
1:#
1A#
1E#
1D$
0@&
0A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
0K!
1J!
07#
0^%
0q%
0a%
0_%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
0s
1r
1<#
18#
1@&
0p#
0u#
1E$
08#
1G%
1J%
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
#200000
0)
0)!
0v"
#210000
1)
1)!
1v"
1/%
1h$
0"&
07&
0B#
1w"
0}"
1/#
10#
09#
1H#
1F$
1I$
1J$
1K$
0@%
1r%
0n%
0o%
1i%
1B&
1;"
0;#
1x"
0C#
1G#
0m#
0w#
12#
0:#
1P#
1W#
0D$
1I#
1A&
1K!
17#
0\%
1^%
0U%
0c%
1_%
0l%
1e%
1M%
0]%
1s
1^"
1]"
1\"
1Y"
0<#
0@&
1v#
0E$
1\#
1b!
1c!
1d!
1g!
18#
0R%
1F
1C
1B
1A
1)"
1}!
1j
#220000
0)
0)!
0v"
#230000
1)
1)!
1v"
1-%
0.%
0/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
17&
16&
05&
07#
1y"
1;#
0x"
1B#
0w"
1!#
1"#
0&#
00#
0=#
0D#
0H#
1@%
1t%
1p%
1n%
1k%
0f%
0g%
0B&
0A&
1@&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
0;"
0<"
1="
0;#
17#
0y"
0$#
1z"
08#
1<#
1C#
1n#
0G#
1l#
02#
1Z#
1q#
0A#
0E#
0P#
0W#
0I#
1?&
0@&
1A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
0K!
0J!
1I!
1{"
1$#
0z"
1\%
1U%
1c%
1q%
1a%
0I%
0S%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
0s
0r
1q
0<#
18#
0%#
0?&
0>&
0v#
1p#
1u#
0[#
0Z#
0\#
0q#
0{"
1|"
1%#
1>&
1I%
1R%
1S%
0G%
0J%
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
1[#
0|"
z)"
z}!
zj
#240000
0)
0)!
0v"
#250000
1)
1)!
1v"
1/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
07&
0B#
1w"
1}"
0!#
0"#
1&#
0/#
15#
1=#
0p%
0A%
1o%
0k%
1f%
1g%
0i%
1B&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
1;"
1;#
0C#
1m#
0n#
0l#
1w#
16#
0A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
1K!
0j%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
1s
1<#
0p#
0u#
1M$
1G%
1J%
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
#260000
0)
0)!
0v"
#270000
1)
1)!
1v"
1.%
0/%
1d$
0|%
17&
06&
0;#
1x"
06#
1B#
0w"
0}"
1/#
10#
05#
19#
1H#
1N$
1Q$
1R$
1S$
0@%
0r%
1A%
0n%
0o%
1i%
0B&
1j%
1A&
0;"
1<"
1;#
0x"
07#
1y"
0<#
1,$
0M$
1C#
1G#
0m#
0w#
12#
1:#
1E#
1S#
1Y#
1I#
1@&
0A&
0K!
1J!
0$#
1z"
17#
0y"
0\%
0T%
0b%
0q%
0_%
0l%
1e%
1M%
0]%
0s
1r
1e"
1d"
1c"
1`"
1<#
08#
0@&
1?&
1v#
0,$
1\#
1$#
0z"
1{"
1i!
1j!
1k!
1n!
0%#
18#
0>&
0?&
0R%
1M
1J
1I
1H
0{"
1%#
1|"
1>&
1)"
0|"
1}!
1j
#280000
0)
0)!
0v"
#290000
1)
1)!
1v"
1/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
07&
0B#
1w"
1!#
1"#
0&#
0/#
00#
15#
09#
0=#
0H#
1@%
1p%
1r%
0A%
1n%
1o%
1k%
0f%
0g%
1B&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1;"
0;#
1x"
0C#
1n#
0G#
1l#
02#
0:#
0E#
0S#
0Y#
1Z#
1q#
0I#
1A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
1K!
07#
1y"
1\%
0I%
0S%
1T%
1b%
1q%
1_%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
1s
0<#
1@&
0v#
1p#
1u#
0[#
0Z#
0\#
0q#
0$#
1z"
08#
1?&
1I%
1R%
1S%
0G%
0J%
1{"
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
1[#
0%#
0>&
z)"
1|"
z}!
zj
#300000
0)
0)!
0v"
#310000
1)
1)!
1v"
1+%
0,%
0-%
0.%
0/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
17&
16&
15&
14&
03&
0{"
1'#
01#
0o#
1$#
0z"
17#
0y"
1;#
0x"
16#
1B#
0w"
1}"
1~"
0!#
0"#
1&#
10#
1=#
1D#
0t%
0p%
0n%
0k%
1f%
1g%
0h%
0i%
0B&
0j%
0A&
0@&
0?&
1K%
1m%
1>&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0;"
0<"
0="
0>"
1?"
0;#
07#
0$#
1{"
0'#
1>#
0|"
0p#
0u#
1%#
1<#
18#
1C#
1m#
1o#
0n#
0l#
1w#
1A#
1E#
1P#
1W#
0=&
0>&
1?&
1@&
1A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
0K!
0J!
0I!
0H!
1G!
0>#
0U%
0c%
0q%
0a%
0e%
1N%
1L%
0K%
0M%
1G%
1J%
0'
0&
0%
0$
0#
0"
0!
0s
0r
0q
0p
1o
0<#
08#
0%#
1|"
1?#
1=&
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
1U$
0?#
#320000
0)
0)!
0v"
#330000
1)
1)!
1v"
1/%
1`$
0x%
07&
0B#
1w"
0}"
1/#
00#
05#
19#
1H#
1V$
1Y$
1Z$
1[$
0@%
0r%
1A%
1n%
0o%
1i%
1B&
1;"
1;#
0C#
1G#
0m#
0w#
12#
06#
1:#
0P#
0W#
1D$
1I#
0A&
1K!
0\%
0^%
1U%
1c%
0_%
1j%
0l%
1e%
1M%
0]%
1s
1l"
1k"
1j"
1g"
1<#
1v#
0U$
1\#
1p!
1q!
1r!
1u!
0R%
1T
1Q
1P
1O
1)"
1}!
1j
#340000
0)
0)!
0v"
#350000
1)
1)!
1v"
1.%
0/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
17&
06&
0;#
1x"
02#
1B#
0w"
1!#
1"#
0&#
0/#
10#
15#
09#
0=#
0D#
0H#
1@%
1t%
1p%
1r%
0A%
0n%
1o%
1k%
0f%
0g%
0B&
1l%
1A&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
0;"
1<"
1;#
0x"
17#
0<#
1C#
1n#
0G#
1l#
0:#
0\#
1q#
0A#
0E#
0D$
0I#
0@&
0A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
0K!
1J!
07#
1\%
1^%
1q%
1a%
0I%
1R%
1_%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
0s
1r
1<#
18#
1@&
0v#
1p#
1u#
0q#
08#
1I%
0G%
0J%
z)"
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
z}!
zj
#360000
0)
0)!
0v"
#370000
1)
1)!
1v"
1/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
07&
0B#
1w"
1}"
0!#
0"#
1&#
1/#
00#
05#
1D#
0t%
1A%
1n%
0o%
0k%
1f%
1g%
0i%
1B&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
1;"
0;#
1x"
0C#
1m#
0n#
0l#
1w#
1A#
1E#
1P#
1W#
1A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
1K!
17#
0U%
0c%
0q%
0a%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
1s
0<#
0@&
0p#
0u#
1'$
18#
0d%
1G%
1J%
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
1($
#380000
0)
0)!
0v"
#390000
1)
1)!
1v"
1-%
0.%
0/%
1)$
09&
17&
16&
05&
07#
1y"
1;#
0x"
12#
1B#
0w"
0}"
15#
1=#
0D#
1H#
0@%
1t%
0p%
0A%
1i%
0B&
0l%
0A&
1@&
19"
0;"
0<"
1="
0;#
17#
0y"
1$#
08#
1<#
1C#
1G#
0m#
0w#
16#
0'$
0A#
0E#
0P#
0W#
1I#
0?&
0@&
1A&
1:!
0K!
0J!
1I!
0$#
0\%
1U%
1c%
1q%
1a%
1d%
0j%
1e%
1M%
0]%
1Z
0s
0r
1q
0<#
18#
1%#
1?&
1v#
1\#
0%#
0R%
1)"
1}!
1j
#400000
0)
0)!
0v"
#410000
1)
1)!
1v"
1/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
07&
0B#
1w"
1!#
1"#
0&#
0/#
10#
05#
0=#
0H#
1@%
1p%
1A%
0n%
1o%
1k%
0f%
0g%
1B&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1;"
1;#
0C#
1n#
0G#
1l#
02#
06#
0\#
0I#
0A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
1K!
1\%
1R%
1j%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
1s
1<#
0v#
1p#
1u#
0G%
0J%
z)"
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
z}!
zj
#420000
0)
0)!
0v"
#430000
1)
1)!
1v"
1.%
0/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
17&
06&
0;#
1x"
1B#
0w"
1}"
0!#
0"#
1&#
1/#
00#
15#
19#
0r%
0A%
1n%
0o%
0k%
1f%
1g%
0i%
0B&
1A&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0;"
1<"
1;#
0x"
07#
1y"
0<#
1C#
1m#
0n#
0l#
1w#
1:#
1E#
1S#
1Y#
1@&
0A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
0K!
1J!
1$#
17#
0y"
0T%
0b%
0q%
0_%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
0s
1r
1<#
08#
0@&
0?&
0p#
0u#
1'$
0$#
1%#
18#
1?&
0d%
1G%
1J%
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
1*$
0%#
#440000
0)
0)!
0v"
#450000
1)
1)!
1v"
1/%
1+$
08&
07&
0B#
1w"
0~"
1!#
0&#
0/#
05#
09#
1r%
1A%
1o%
1k%
0g%
1h%
1B&
1:"
1;"
0;#
1x"
0C#
0o#
1##
1n#
0w#
0'$
0:#
0E#
0S#
0Y#
1A&
19!
1K!
07#
1y"
1T%
1b%
1q%
1_%
1d%
1e%
0L%
0`%
1K%
1Y
1s
0<#
1@&
0|"
08#
1$#
0?&
#460000
0)
0)!
0v"
#470000
1)
1)!
1v"
0+%
0-%
0.%
0/%
17&
16&
15&
13&
0{"
0##
11#
1o#
17#
0y"
1;#
0x"
1B#
0w"
0}"
1~"
0!#
1&#
10#
1H#
0@%
0n%
0k%
1g%
0h%
1i%
0B&
0A&
0@&
0K%
0m%
1`%
1>&
0;"
0<"
0="
0?"
0;#
07#
0$#
1%#
18#
1<#
1C#
0m#
1G#
0n#
12#
1I#
1?&
1@&
1A&
0K!
0J!
0I!
0G!
0\%
0l%
1L%
0]%
1M%
0s
0r
0q
0o
0<#
08#
0%#
1v#
1J#
1\#
0^#
1_#
0a#
0c#
0e#
0g#
0i#
0k#
1q#
0I%
1O%
1P%
0Q%
0R%
0[%
0[#
0y#
0{#
0!$
0#$
0%$
0}#
0~#
0r#
1H%
1B%
1C%
1D%
1E%
1F%
0+"
0,"
0-"
0."
0/"
00"
0*"
1)"
0z#
0|#
0"$
0$$
0&$
0s#
0{!
0z!
0y!
0x!
0w!
0v!
0|!
1}!
1j
0i
0h
0g
0f
0e
0d
0c
0)"
0}!
0j
#480000
0)
0)!
0v"
#490000
1)
1)!
1v"
1/%
0t$
10%
07&
0B#
1w"
1}"
1/#
00#
1=#
0H#
1@%
0p%
1n%
0o%
0i%
1B&
0n"
1;"
1;#
0C#
0G#
1m#
1w#
02#
0J#
1^#
0_#
1a#
1c#
1e#
1g#
1i#
1k#
0q#
0I#
0A&
0'"
1K!
1\%
1I%
0O%
0P%
1Q%
1[%
1l%
0e%
0M%
1]%
0(
1s
1<#
0v#
1,$
1[#
1y#
1{#
1!$
1#$
1%$
1}#
1~#
1r#
0\#
1R%
0H%
0B%
0C%
0D%
0E%
0F%
z+"
z,"
z-"
z."
z/"
z0"
z*"
1z#
1|#
1"$
1$$
1&$
1s#
z{!
zz!
zy!
zx!
zw!
zv!
z|!
zi
zh
zg
zf
ze
zd
zc
z)"
z}!
zj
#500000
0)
0)!
0v"
#510000
1)
1)!
1v"
1.%
0/%
17&
06&
0;#
1x"
1B#
0w"
0}"
0/#
10#
0=#
1D#
1H#
0@%
0t%
1p%
0n%
1o%
1i%
0B&
1A&
0;"
1<"
1;#
0x"
17#
0<#
1C#
1G#
0m#
0w#
12#
1x#
1'$
0,$
1A#
1E#
1P#
1W#
1I#
0@&
0A&
0K!
1J!
07#
0\%
0U%
0c%
0q%
0a%
0d%
0l%
1e%
1M%
0]%
0s
1r
1<#
18#
1@&
1v#
0'$
0x#
0($
1Z#
1\#
1q#
08#
0I%
0R%
0S%
1d%
1($
0[#
0r#
1H%
1)"
0s#
1}!
1j
0)"
0}!
0j
#520000
0)
0)!
0v"
#530000
1)
1)!
1v"
1/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
07&
0B#
1w"
1!#
1"#
0&#
1/#
00#
0D#
0H#
1@%
1t%
1n%
0o%
1k%
0f%
0g%
1B&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1;"
0;#
1x"
0C#
1n#
0G#
1l#
02#
0A#
0E#
0P#
0W#
0I#
1A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
1K!
17#
1\%
1U%
1c%
1q%
1a%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
1s
0<#
0@&
0v#
1p#
1u#
1r#
0Z#
0\#
0q#
18#
1I%
1R%
1S%
0H%
0G%
0J%
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
1[#
z)"
z}!
zj
#540000
0)
0)!
0v"
#550000
1)
1)!
1v"
1-%
0.%
0/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
17&
16&
05&
07#
1y"
1;#
0x"
1B#
0w"
1}"
0!#
0"#
1&#
1=#
1D#
0t%
0p%
0k%
1f%
1g%
0i%
0B&
0A&
1@&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0;"
0<"
1="
0;#
17#
0y"
1$#
08#
1<#
1C#
1m#
0n#
0l#
1w#
1A#
1E#
1P#
1W#
0?&
0@&
1A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
0K!
0J!
1I!
0$#
0U%
0c%
0q%
0a%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
0s
0r
1q
0<#
18#
1%#
1?&
0p#
0u#
14$
0%#
1G%
1J%
1s#
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
#560000
0)
0)!
0v"
#570000
1)
1)!
1v"
1/%
07&
0B#
1w"
0}"
0/#
10#
19#
0=#
0D#
1H#
0@%
1t%
1p%
0r%
0n%
1o%
1i%
1B&
1;"
1;#
0C#
1G#
0m#
0w#
12#
1:#
1'$
04$
0A#
0P#
1S#
0W#
1Y#
1I#
0A&
1K!
0\%
0T%
1U%
0b%
1c%
1a%
0d%
0_%
0l%
1e%
1M%
0]%
1s
1<#
1v#
0'$
0*$
1Z#
1\#
1q#
0I%
0R%
0S%
1d%
1*$
0[#
0r#
1H%
1)"
0s#
1}!
1j
0)"
0}!
0j
#580000
0)
0)!
0v"
#590000
1)
1)!
1v"
1.%
0/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
17&
06&
0;#
1x"
1B#
0w"
1!#
1"#
0&#
1/#
00#
09#
0H#
1@%
1r%
1n%
0o%
1k%
0f%
0g%
0B&
1A&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
0;"
1<"
1;#
0x"
07#
1y"
0<#
1C#
1n#
0G#
1l#
02#
0:#
0E#
0S#
0Y#
0I#
1@&
0A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
0K!
1J!
1$#
17#
0y"
1\%
1T%
1b%
1q%
1_%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
0s
1r
1<#
08#
0@&
0?&
0v#
1p#
1u#
1r#
0Z#
0\#
0q#
0$#
1%#
18#
1?&
1I%
1R%
1S%
0H%
0G%
0J%
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
1[#
0%#
z)"
z}!
zj
#600000
0)
0)!
0v"
#610000
1)
1)!
1v"
1/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
07&
0B#
1w"
1}"
0~"
0!#
0"#
1&#
0/#
19#
1=#
0p%
0r%
1o%
0k%
1f%
1g%
1h%
0i%
1B&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
1;"
0;#
1x"
0C#
1m#
0n#
0l#
1w#
1:#
1E#
1S#
1Y#
1A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
1K!
07#
1y"
0T%
0b%
0q%
0_%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
1s
0<#
1@&
0p#
0u#
1<$
1$#
08#
0?&
1G%
1J%
1s#
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
1%#
#620000
0)
0)!
0v"
#630000
1)
1)!
1v"
1,%
0-%
0.%
0/%
17&
16&
15&
04&
0$#
1z"
17#
0y"
1;#
0x"
1B#
0w"
0}"
10#
09#
1H#
0@%
1r%
0n%
1i%
0B&
0A&
0@&
1?&
0;"
0<"
0="
1>"
0;#
07#
1$#
0z"
1{"
0%#
18#
1<#
1C#
1G#
0m#
0w#
12#
0:#
0E#
0S#
0Y#
1I#
0>&
0?&
1@&
1A&
0K!
0J!
0I!
1H!
0{"
0\%
1T%
1b%
1q%
1_%
0l%
1e%
1M%
0]%
0s
0r
0q
1p
0<#
08#
1%#
1|"
1>&
1v#
0<$
1\#
0|"
0R%
1)"
1}!
1j
#640000
0)
0)!
0v"
#650000
1)
1)!
1v"
1/%
1t$
1s$
1r$
1q$
1p$
1o$
1n$
1m$
00%
07&
0B#
1w"
1!#
1"#
0&#
1/#
00#
0=#
0H#
1@%
1p%
1n%
0o%
1k%
0f%
0g%
1B&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1n"
1;"
1;#
0C#
1n#
0G#
1l#
02#
1J#
0^#
1_#
0a#
0c#
0e#
0g#
0i#
0k#
1q#
0I#
0A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
1'"
1K!
1\%
0I%
1O%
1P%
0Q%
0[%
1l%
0N%
1]%
0L%
1(
1'
1&
1%
1$
1#
1"
1!
1s
1<#
0v#
1p#
1u#
0[#
0y#
0{#
0!$
0#$
0%$
0}#
0~#
0r#
0J#
0\#
1^#
0_#
1a#
1c#
1e#
1g#
1i#
1k#
0q#
1I%
0O%
0P%
1Q%
1R%
1[%
1H%
1B%
1C%
1D%
1E%
1F%
0G%
0J%
0+"
0,"
0-"
0."
0/"
00"
0*"
1v#
0z#
0|#
0"$
0$$
0&$
1[#
1y#
1{#
1!$
1#$
1%$
1r#
0{!
0z!
0y!
0x!
0w!
0v!
0|!
0H%
0B%
0C%
0D%
0E%
0F%
0i
0h
0g
0f
0e
0d
0c
z+"
z,"
z-"
z."
z/"
z0"
z*"
z)"
z{!
zz!
zy!
zx!
zw!
zv!
z|!
z}!
zj
zi
zh
zg
zf
ze
zd
zc
#660000
0)
0)!
0v"
#670000
1)
1)!
1v"
1.%
0/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
17&
06&
0;#
1x"
1B#
0w"
1}"
0!#
0"#
1&#
0/#
19#
1=#
1D#
0t%
0p%
0r%
1o%
0k%
1f%
1g%
0i%
0B&
1A&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0;"
1<"
1;#
0x"
17#
0<#
1C#
1m#
0n#
0l#
1w#
1:#
1A#
1E#
1D$
0@&
0A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
0K!
1J!
07#
0^%
0q%
0a%
0_%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
0s
1r
1<#
18#
1@&
0p#
0u#
1E$
08#
1G%
1J%
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
#680000
0)
0)!
0v"
#690000
1)
1)!
1v"
1/%
07&
0B#
1w"
0}"
1/#
10#
09#
1H#
0@%
1r%
0n%
0o%
1i%
1B&
1;"
0;#
1x"
0C#
1G#
0m#
0w#
12#
0:#
1P#
1W#
0D$
1I#
1A&
1K!
17#
0\%
1^%
0U%
0c%
1_%
0l%
1e%
1M%
0]%
1s
0<#
0@&
1v#
0E$
1\#
18#
0R%
1)"
1}!
1j
#700000
0)
0)!
0v"
#710000
1)
1)!
1v"
1-%
0.%
0/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
17&
16&
05&
07#
1y"
1;#
0x"
1B#
0w"
1!#
1"#
0&#
00#
0=#
0D#
0H#
1@%
1t%
1p%
1n%
1k%
0f%
0g%
0B&
0A&
1@&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
0;"
0<"
1="
0;#
17#
0y"
0$#
1z"
08#
1<#
1C#
1n#
0G#
1l#
02#
1Z#
1q#
0A#
0E#
0P#
0W#
0I#
1?&
0@&
1A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
0K!
0J!
1I!
1{"
1$#
0z"
1\%
1U%
1c%
1q%
1a%
0I%
0S%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
0s
0r
1q
0<#
18#
0%#
0?&
0>&
0v#
1p#
1u#
0[#
0Z#
0\#
0q#
0{"
1|"
1%#
1>&
1I%
1R%
1S%
0G%
0J%
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
1[#
0|"
z)"
z}!
zj
#720000
0)
0)!
0v"
#730000
1)
1)!
1v"
1/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
07&
0B#
1w"
1}"
0!#
0"#
1&#
0/#
15#
1=#
0p%
0A%
1o%
0k%
1f%
1g%
0i%
1B&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
1;"
1;#
0C#
1m#
0n#
0l#
1w#
16#
0A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
1K!
0j%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
1s
1<#
0p#
0u#
1M$
1G%
1J%
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
#740000
0)
0)!
0v"
#750000
1)
1)!
1v"
1.%
0/%
17&
06&
0;#
1x"
06#
1B#
0w"
0}"
1/#
10#
05#
19#
1H#
0@%
0r%
1A%
0n%
0o%
1i%
0B&
1j%
1A&
0;"
1<"
1;#
0x"
07#
1y"
0<#
1,$
0M$
1C#
1G#
0m#
0w#
12#
1:#
1E#
1S#
1Y#
1I#
1@&
0A&
0K!
1J!
0$#
1z"
17#
0y"
0\%
0T%
0b%
0q%
0_%
0l%
1e%
1M%
0]%
0s
1r
1<#
08#
0@&
1?&
1v#
0,$
1\#
1$#
0z"
1{"
0%#
18#
0>&
0?&
0R%
0{"
1%#
1|"
1>&
1)"
0|"
1}!
1j
#760000
0)
0)!
0v"
#770000
1)
1)!
1v"
1/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
07&
0B#
1w"
1!#
1"#
0&#
0/#
00#
15#
09#
0=#
0H#
1@%
1p%
1r%
0A%
1n%
1o%
1k%
0f%
0g%
1B&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1;"
0;#
1x"
0C#
1n#
0G#
1l#
02#
0:#
0E#
0S#
0Y#
1Z#
1q#
0I#
1A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
1K!
07#
1y"
1\%
0I%
0S%
1T%
1b%
1q%
1_%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
1s
0<#
1@&
0v#
1p#
1u#
0[#
0Z#
0\#
0q#
0$#
1z"
08#
1?&
1I%
1R%
1S%
0G%
0J%
1{"
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
1[#
0%#
0>&
z)"
1|"
z}!
zj
#780000
0)
0)!
0v"
#790000
1)
1)!
1v"
1+%
0,%
0-%
0.%
0/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
17&
16&
15&
14&
03&
0{"
1'#
01#
0o#
1$#
0z"
17#
0y"
1;#
0x"
16#
1B#
0w"
1}"
1~"
0!#
0"#
1&#
10#
1=#
1D#
0t%
0p%
0n%
0k%
1f%
1g%
0h%
0i%
0B&
0j%
0A&
0@&
0?&
1K%
1m%
1>&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0;"
0<"
0="
0>"
1?"
0;#
07#
0$#
1{"
0'#
1>#
0|"
0p#
0u#
1%#
1<#
18#
1C#
1m#
1o#
0n#
0l#
1w#
1A#
1E#
1P#
1W#
0=&
0>&
1?&
1@&
1A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
0K!
0J!
0I!
0H!
1G!
0>#
0U%
0c%
0q%
0a%
0e%
1N%
1L%
0K%
0M%
1G%
1J%
0'
0&
0%
0$
0#
0"
0!
0s
0r
0q
0p
1o
0<#
08#
0%#
1|"
1?#
1=&
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
1U$
0?#
#800000
0)
0)!
0v"
#810000
1)
1)!
1v"
1/%
07&
0B#
1w"
0}"
1/#
00#
05#
19#
1H#
0@%
0r%
1A%
1n%
0o%
1i%
1B&
1;"
1;#
0C#
1G#
0m#
0w#
12#
06#
1:#
0P#
0W#
1D$
1I#
0A&
1K!
0\%
0^%
1U%
1c%
0_%
1j%
0l%
1e%
1M%
0]%
1s
1<#
1v#
0U$
1\#
0R%
1)"
1}!
1j
#820000
0)
0)!
0v"
#830000
1)
1)!
1v"
1.%
0/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
17&
06&
0;#
1x"
02#
1B#
0w"
1!#
1"#
0&#
0/#
10#
15#
09#
0=#
0D#
0H#
1@%
1t%
1p%
1r%
0A%
0n%
1o%
1k%
0f%
0g%
0B&
1l%
1A&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
0;"
1<"
1;#
0x"
17#
0<#
1C#
1n#
0G#
1l#
0:#
0\#
1q#
0A#
0E#
0D$
0I#
0@&
0A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
0K!
1J!
07#
1\%
1^%
1q%
1a%
0I%
1R%
1_%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
0s
1r
1<#
18#
1@&
0v#
1p#
1u#
0q#
08#
1I%
0G%
0J%
z)"
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
z}!
zj
#840000
0)
0)!
0v"
#850000
1)
1)!
1v"
1/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
07&
0B#
1w"
1}"
0!#
0"#
1&#
1/#
00#
05#
1D#
0t%
1A%
1n%
0o%
0k%
1f%
1g%
0i%
1B&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
1;"
0;#
1x"
0C#
1m#
0n#
0l#
1w#
1A#
1E#
1P#
1W#
1A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
1K!
17#
0U%
0c%
0q%
0a%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
1s
0<#
0@&
0p#
0u#
1'$
18#
0d%
1G%
1J%
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
#860000
0)
0)!
0v"
#870000
1)
1)!
1v"
1-%
0.%
0/%
17&
16&
05&
07#
1y"
1;#
0x"
12#
1B#
0w"
0}"
15#
1=#
0D#
1H#
0@%
1t%
0p%
0A%
1i%
0B&
0l%
0A&
1@&
0;"
0<"
1="
0;#
17#
0y"
1$#
08#
1<#
1C#
1G#
0m#
0w#
16#
0'$
0A#
0E#
0P#
0W#
1I#
0?&
0@&
1A&
0K!
0J!
1I!
0$#
0\%
1U%
1c%
1q%
1a%
1d%
0j%
1e%
1M%
0]%
0s
0r
1q
0<#
18#
1%#
1?&
1v#
1\#
0%#
0R%
1)"
1}!
1j
#880000
0)
0)!
0v"
#890000
1)
1)!
1v"
1/%
1s$
1r$
1q$
1p$
1o$
1n$
1m$
07&
0B#
1w"
1!#
1"#
0&#
0/#
10#
05#
0=#
0H#
1@%
1p%
1A%
0n%
1o%
1k%
0f%
0g%
1B&
1u"
1t"
1s"
1r"
1q"
1p"
1o"
1;"
1;#
0C#
1n#
0G#
1l#
02#
06#
0\#
0I#
0A&
1~!
1!"
1""
1#"
1$"
1%"
1&"
1K!
1\%
1R%
1j%
1l%
0N%
1]%
0L%
1'
1&
1%
1$
1#
1"
1!
1s
1<#
0v#
1p#
1u#
0G%
0J%
z)"
0z#
0|#
0}#
0~#
0"$
0$$
0&$
1v#
z}!
zj
#900000
0)
0)!
0v"
#910000
1)
1)!
1v"
1.%
0/%
0s$
0r$
0q$
0p$
0o$
0n$
0m$
17&
06&
0;#
1x"
1B#
0w"
1}"
0!#
0"#
1&#
1/#
00#
15#
19#
0r%
0A%
1n%
0o%
0k%
1f%
1g%
0i%
0B&
1A&
0u"
0t"
0s"
0r"
0q"
0p"
0o"
0;"
1<"
1;#
0x"
07#
1y"
0<#
1C#
1m#
0n#
0l#
1w#
1:#
1E#
1S#
1Y#
1@&
0A&
0~!
0!"
0""
0#"
0$"
0%"
0&"
0K!
1J!
1$#
17#
0y"
0T%
0b%
0q%
0_%
0e%
1N%
1L%
0M%
0'
0&
0%
0$
0#
0"
0!
0s
1r
1<#
08#
0@&
0?&
0p#
0u#
1'$
0$#
1%#
18#
1?&
0d%
1G%
1J%
1z#
1|#
1}#
1~#
1"$
1$$
1&$
0v#
0%#
#920000
0)
0)!
0v"
#930000
1)
1)!
1v"
1/%
07&
0B#
1w"
0~"
1!#
0&#
0/#
05#
09#
1r%
1A%
1o%
1k%
0g%
1h%
1B&
1;"
0;#
1x"
0C#
0o#
1##
1n#
0w#
0'$
0:#
0E#
0S#
0Y#
1A&
1K!
07#
1y"
1T%
1b%
1q%
1_%
1d%
1e%
0L%
0`%
1K%
1s
0<#
1@&
0|"
08#
1$#
0?&
#940000
0)
0)!
0v"
#950000
1)
1)!
1v"
0+%
0-%
0.%
0/%
17&
16&
15&
13&
0{"
0##
11#
1o#
17#
0y"
1;#
0x"
1B#
0w"
0}"
1~"
0!#
1&#
10#
1H#
0@%
0n%
0k%
1g%
0h%
1i%
0B&
0A&
0@&
0K%
0m%
1`%
1>&
0;"
0<"
0="
0?"
0;#
07#
0$#
1%#
18#
1<#
1C#
0m#
1G#
0n#
12#
1I#
1?&
1@&
1A&
0K!
0J!
0I!
0G!
0\%
0l%
1L%
0]%
1M%
0s
0r
0q
0o
0<#
08#
0%#
1v#
1J#
1\#
0^#
1_#
0a#
0c#
0e#
0g#
0i#
0k#
1q#
0I%
1O%
1P%
0Q%
0R%
0[%
0[#
0y#
0{#
0!$
0#$
0%$
0}#
0~#
0r#
1H%
1B%
1C%
1D%
1E%
1F%
0+"
0,"
0-"
0."
0/"
00"
0*"
1)"
0z#
0|#
0"$
0$$
0&$
0s#
0{!
0z!
0y!
0x!
0w!
0v!
0|!
1}!
1j
0i
0h
0g
0f
0e
0d
0c
0)"
0}!
0j
#960000
0)
0)!
0v"
#970000
1)
1)!
1v"
1/%
0t$
10%
07&
0B#
1w"
1}"
1/#
00#
1=#
0H#
1@%
0p%
1n%
0o%
0i%
1B&
0n"
1;"
1;#
0C#
0G#
1m#
1w#
02#
0J#
1^#
0_#
1a#
1c#
1e#
1g#
1i#
1k#
0q#
0I#
0A&
0'"
1K!
1\%
1I%
0O%
0P%
1Q%
1[%
1l%
0e%
0M%
1]%
0(
1s
1<#
0v#
1,$
1[#
1y#
1{#
1!$
1#$
1%$
1}#
1~#
1r#
0\#
1R%
0H%
0B%
0C%
0D%
0E%
0F%
z+"
z,"
z-"
z."
z/"
z0"
z*"
1z#
1|#
1"$
1$$
1&$
1s#
z{!
zz!
zy!
zx!
zw!
zv!
z|!
zi
zh
zg
zf
ze
zd
zc
z)"
z}!
zj
#980000
0)
0)!
0v"
#990000
1)
1)!
1v"
1.%
0/%
17&
06&
0;#
1x"
1B#
0w"
0}"
0/#
10#
0=#
1D#
1H#
0@%
0t%
1p%
0n%
1o%
1i%
0B&
1A&
0;"
1<"
1;#
0x"
17#
0<#
1C#
1G#
0m#
0w#
12#
1x#
1'$
0,$
1A#
1E#
1P#
1W#
1I#
0@&
0A&
0K!
1J!
07#
0\%
0U%
0c%
0q%
0a%
0d%
0l%
1e%
1M%
0]%
0s
1r
1<#
18#
1@&
1v#
0'$
0x#
0($
1Z#
1\#
1q#
08#
0I%
0R%
0S%
1d%
1($
0[#
0r#
1H%
1)"
0s#
1}!
1j
0)"
0}!
0j
#1000000
