WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 20000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Warmup finished CPU 0 instructions: 5000004 cycles: 1271375 cumulative IPC: 3.933 (Simulation time: 00 hr 00 min 41 sec)
Warmup complete CPU 0 instructions: 5000004 cycles: 1271375 cumulative IPC: 3.933 (Simulation time: 00 hr 00 min 41 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 3450565 heartbeat IPC: 2.898 cumulative IPC: 2.294 (Simulation time: 00 hr 01 min 44 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 7884116 heartbeat IPC: 2.256 cumulative IPC: 2.268 (Simulation time: 00 hr 03 min 54 sec)
Simulation finished CPU 0 instructions: 20000003 cycles: 8785019 cumulative IPC: 2.277 (Simulation time: 00 hr 05 min 04 sec)
Simulation complete CPU 0 instructions: 20000003 cycles: 8785019 cumulative IPC: 2.277 (Simulation time: 00 hr 05 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/igor/Documents/traces/607.cactuBSSN_s-2421B.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 2.277 instructions: 20000003 cycles: 8785019
CPU 0 Branch Prediction Accuracy: 91.53% MPKI: 0.7624 Average ROB Occupancy at Mispredict: 199
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00165
BRANCH_INDIRECT: 0.0001
BRANCH_CONDITIONAL: 0.394
BRANCH_DIRECT_CALL: 0.00195
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.365

LLC TOTAL        ACCESS:     148578 HIT:      95347 MISS:      53231
LLC LOAD         ACCESS:     104654 HIT:      63886 MISS:      40768
LLC RFO          ACCESS:      20676 HIT:       8886 MISS:      11790
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:      22012 HIT:      22012 MISS:          0
LLC TRANSLATION  ACCESS:       1236 HIT:        563 MISS:        673
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 647.4 cycles
cpu0_DTLB TOTAL        ACCESS:    4943066 HIT:    4035090 MISS:     907976
cpu0_DTLB LOAD         ACCESS:    4943066 HIT:    4035090 MISS:     907976
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 6.866 cycles
cpu0_ITLB TOTAL        ACCESS:    2330218 HIT:    2330203 MISS:         15
cpu0_ITLB LOAD         ACCESS:    2330218 HIT:    2330203 MISS:         15
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 315 cycles
cpu0_L1D TOTAL        ACCESS:    6760316 HIT:    5203631 MISS:    1556685
cpu0_L1D LOAD         ACCESS:    5148314 HIT:    3742328 MISS:    1405986
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:    1610691 HIT:    1461279 MISS:     149412
cpu0_L1D TRANSLATION  ACCESS:       1311 HIT:         24 MISS:       1287
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 33.5 cycles
cpu0_L1I TOTAL        ACCESS:    3298926 HIT:    2435436 MISS:     863490
cpu0_L1I LOAD         ACCESS:    3298926 HIT:    2435436 MISS:     863490
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 5.927 cycles
cpu0_L2C TOTAL        ACCESS:    2104940 HIT:    1974087 MISS:     130853
cpu0_L2C LOAD         ACCESS:    1844659 HIT:    1740005 MISS:     104654
cpu0_L2C RFO          ACCESS:     123527 HIT:     102480 MISS:      21047
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     135467 HIT:     131551 MISS:       3916
cpu0_L2C TRANSLATION  ACCESS:       1287 HIT:         51 MISS:       1236
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 283.1 cycles
cpu0_STLB TOTAL        ACCESS:     775763 HIT:     774911 MISS:        852
cpu0_STLB LOAD         ACCESS:     775763 HIT:     774911 MISS:        852
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 694.1 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      32242
  ROW_BUFFER_MISS:      20989
 AVG DBUS CONGESTED CYCLE: 3.957
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1181
  FULL:       6885
