URL: http://ballade.cs.ucla.edu:8080/~jenhsin/fpgapart.ps
Refering-URL: http://ballade.cs.ucla.edu:8080/~jenhsin/publications.html
Root-URL: http://www.cs.ucla.edu
Title: Figure 5: A feasible FPGA partition C i with non overlapping part N i and
Author: C. J. Alpert and A. B. Kahng, C. J. Alpert and A. B. Kahng, P. K. Chan, M. D. F. Schlag and J. Y. N.-C. Chou, L.-T. Liu, C.-K. Cheng, W.-J. Dai, and R. Lindelof, C. M. Fiduccia and R. M. Mattheyses, [] L. Hagen and A. B. Kahng, J. Hwang and A. El Gamal, C. Kring and A. R. R. Kuznar, F. Brglez, and K. Kozminski, [] R. Kuznar, F. Brglez, and B. Zajc, [] W. Sun and C. Sechen, N.-S. Woo and J. Kim, 
Date: Nov. 1993,  
Note: N i O i must appear  also be contained by O (G n C and O (G n C Thus, k X N i O i i=1 O i (G n C i This contradicts (7).  5 Conclusion References [1]  31st ACM/IEEE Design Automation Conference, 1994, pp. 652-657. [2]  Proc. IEEE Intl. Conf. on Computer-Aided Design, 1994, pp. 63-67. [3]  Trans. on CAD 13(9), Sept. 1994, pp. 1088-1096. [4]  Conference, 1994, pp. 244-249. [5]  ACM/IEEE Design Automation Conference, 1982, pp.  Trans. on CAD 11(9), Sept. 1992, pp. 1074-1085. [7]  Proc. IEEE Intl. Conf. on Computer-Aided Design, 1992, pp. 432-435. [8]  Proc. IEEE Intl. Conf. on Computer-Aided Design, 1991, pp. 2-5. [9]  ACM/IEEE Design Automation Conference, 1993, pp.  ACM/IEEE Design Automation Conference, 1994, pp.  Proc. IEEE Intl. Conf. on Computer-Aided Design, Santa Clara,  pp. 170-177. [12]  30th ACM/IEEE Design Automation Conference, 1993, pp. 202-207.  
Abstract: O i (G n C i ) since the net in N i O i must have pins in N i and have pins in O i sharing with other clusters. For example, if the net in N i O i shares pins with clusters C x and C y , then this net will This theorem suggests that for a given overlapping solution of the multi-type FPGA partitioning problem, we can construct a non-overlapping solution with the same cost and the same (or less) total I/O utilization. The optimal solutions for overlapping and non We have presented the WCDP heuristic composed of modified WINDOW ordering, clustering, and dynamic programming phases for the Single Type and Multiple Type FPGA Partitioning problems. Our algorithm outperforms SC by 18% on huge benchmarks, and outperforms KBK93 by 5% for Multiple Type FPGA partitioning. Of supplementary interest is our extension of the FPGA complementary theorems in [4] to multiple-type FPGA partitioning. According to this result, and within our given problem formulation, we can always obtain a disjoint partitioning solution from an overlapping solution. 6 Acknowledgments We are grateful to Dr. L. T. Liu for his valuable discussion and providing the translator of benchmarks [9] from MCNC. overlapping are the same.
Abstract-found: 1
Intro-found: 1
Reference: [1] <author> C. J. Alpert and A. B. Kahng, </author> <title> "Multi-Way Partitioning Via Spacefilling Curves and Dynamic Programming", </title> <booktitle> 31st ACM/IEEE Design Automation Conference, </booktitle> <year> 1994, </year> <pages> pp. 652-657. </pages>
Reference: [2] <author> C. J. Alpert and A. B. Kahng, </author> <title> "A General Framework for Vertex Orderings, With Applications to netlist Clustering", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <year> 1994, </year> <pages> pp. 63-67. </pages>
Reference: [3] <author> P. K. Chan, M. D. F. Schlag and J. Y. Zien, </author> <title> "Spectral K-Way Ratio-Cut Partitioning and Clustering", </title> <journal> IEEE Trans. on CAD 13(9), </journal> <month> Sept. </month> <year> 1994, </year> <pages> pp. 1088-1096. </pages>
Reference: [4] <author> N.-C. Chou, L.-T. Liu, C.-K. Cheng, W.-J. Dai, and R. Lindelof, </author> <title> "Circuit Partitioning for Huge Logic Emulation Systems", </title> <booktitle> 31st ACM/IEEE Design Automation Conference, </booktitle> <year> 1994, </year> <pages> pp. 244-249. </pages>
Reference: [5] <author> C. M. Fiduccia and R. M. Mattheyses, </author> <title> "A Linear Time Heuristic for Improving Network Partitions", </title> <booktitle> 19th ACM/IEEE Design Automation Conference, </booktitle> <year> 1982, </year> <pages> pp. 175-181. </pages>
Reference: [6] <author> L. Hagen and A. B. Kahng, </author> <title> "New Spectral Methods for Ratio Cut Partitioning and Clustering", </title> <journal> IEEE Trans. on CAD 11(9), </journal> <month> Sept. </month> <year> 1992, </year> <pages> pp. 1074-1085. </pages>
Reference: [7] <author> J. Hwang and A. El Gamal, </author> <title> "Optimal Replication for Min-Cut Partitioning", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <year> 1992, </year> <pages> pp. 432-435. </pages>
Reference: [8] <author> C. Kring and A. R. </author> <title> Newton, "A Cell-Replication Ap-praoch to Mincut-Based Circuit Partitioning", </title> <booktitle> Proc. IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <year> 1991, </year> <pages> pp. 2-5. </pages>
Reference: [9] <author> R. Kuznar, F. Brglez, and K. Kozminski, </author> <title> "Cost Minimization of Partitions into Multiple Devices, </title> <booktitle> 30th ACM/IEEE Design Automation Conference, </booktitle> <year> 1993, </year> <pages> pp. 315-320. </pages>
Reference: [10] <author> R. Kuznar, F. Brglez, and B. Zajc, </author> <title> "Multi-way Netlist Partitioning into Heterogeneous FPGAs and Minimization of Total Device Cost and Interconnect", </title> <booktitle> 31st ACM/IEEE Design Automation Conference, </booktitle> <year> 1994, </year> <pages> pp. 238-243. </pages>
Reference: [11] <author> W. Sun and C. Sechen, </author> <title> "Efficient and Effective Placements for Very Large Circuits" Proc. </title> <booktitle> IEEE Intl. Conf. on Computer-Aided Design, </booktitle> <address> Santa Clara, </address> <month> Nov. </month> <year> 1993, </year> <pages> pp. 170-177. </pages>

References-found: 11

