# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../shiyan8.srcs/sources_1/ip/data_ram/sim/data_ram.v" \
"../../../../shiyan8.srcs/sources_1/ip/inst_rom/sim/inst_rom.v" \
"../../../../../source_code/8_pipeline_cpu/adder.v" \
"../../../../../source_code/8_pipeline_cpu/alu.v" \
"../../../../../source_code/8_pipeline_cpu/decode.v" \
"../../../../../source_code/8_pipeline_cpu/exe.v" \
"../../../../../source_code/8_pipeline_cpu/fetch.v" \
"../../../../../source_code/8_pipeline_cpu/inst_rom.v" \
"../../../../../source_code/8_pipeline_cpu/mem.v" \
"../../../../../source_code/8_pipeline_cpu/multiply.v" \
"../../../../../source_code/8_pipeline_cpu/pipeline_cpu.v" \
"../../../../../source_code/8_pipeline_cpu/regfile.v" \
"../../../../../source_code/8_pipeline_cpu/wb.v" \
"../../../../../source_code/8_pipeline_cpu/tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
