INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 15 00:32:19 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : collision_donut
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 fork2/control/generateBlocks[1].regblock/transmitValue_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            muli1/multiply_unit/q2_reg/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 0.708ns (17.040%)  route 3.447ns (82.960%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 6.149 - 5.000 ) 
    Source Clock Delay      (SCD):    1.214ns
    Clock Pessimism Removal (CPR):    0.107ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=381, unset)          1.214     1.214    fork2/control/generateBlocks[1].regblock/clk
    SLICE_X66Y121        FDSE                                         r  fork2/control/generateBlocks[1].regblock/transmitValue_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y121        FDSE (Prop_fdse_C_Q)         0.259     1.473 r  fork2/control/generateBlocks[1].regblock/transmitValue_reg/Q
                         net (fo=9, routed)           0.450     1.923    fork10/control/generateBlocks[0].regblock/transmitValue_6
    SLICE_X67Y120        LUT5 (Prop_lut5_I2_O)        0.043     1.966 f  fork10/control/generateBlocks[0].regblock/out0[11]_INST_0_i_14/O
                         net (fo=12, routed)          0.386     2.352    fork35/control/generateBlocks[2].regblock/out0[11]_INST_0_i_1
    SLICE_X67Y120        LUT6 (Prop_lut6_I2_O)        0.043     2.395 f  fork35/control/generateBlocks[2].regblock/out0[11]_INST_0_i_6/O
                         net (fo=7, routed)           0.496     2.891    fork35/control/generateBlocks[2].regblock/transmitValue_reg_5
    SLICE_X73Y119        LUT6 (Prop_lut6_I0_O)        0.043     2.934 f  fork35/control/generateBlocks[2].regblock/transmitValue_i_6__0/O
                         net (fo=1, routed)           0.354     3.288    buffer5/control/fullReg_i_9
    SLICE_X72Y119        LUT6 (Prop_lut6_I0_O)        0.043     3.331 f  buffer5/control/transmitValue_i_5__0/O
                         net (fo=4, routed)           0.256     3.587    buffer8/control/transmitValue_reg_9
    SLICE_X71Y119        LUT6 (Prop_lut6_I2_O)        0.043     3.630 r  buffer8/control/fullReg_i_9/O
                         net (fo=1, routed)           0.244     3.874    fork35/control/generateBlocks[1].regblock/transmitValue_i_2_1
    SLICE_X70Y118        LUT6 (Prop_lut6_I3_O)        0.043     3.917 f  fork35/control/generateBlocks[1].regblock/fullReg_i_7/O
                         net (fo=8, routed)           0.421     4.338    buffer7/control/outputValid_reg_2
    SLICE_X70Y119        LUT5 (Prop_lut5_I1_O)        0.053     4.391 r  buffer7/control/transmitValue_i_2/O
                         net (fo=7, routed)           0.401     4.792    fork5/control/generateBlocks[1].regblock/transmitValue_reg_3
    SLICE_X67Y114        LUT6 (Prop_lut6_I4_O)        0.138     4.930 r  fork5/control/generateBlocks[1].regblock/q0_reg_i_1/O
                         net (fo=49, routed)          0.439     5.369    muli1/multiply_unit/one_slot_break_dv_ready
    DSP48_X3Y46          DSP48E1                                      r  muli1/multiply_unit/q2_reg/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.000     5.000 r  
                                                      0.000     5.000 r  clk (IN)
                         net (fo=381, unset)          1.149     6.149    muli1/multiply_unit/clk
    DSP48_X3Y46          DSP48E1                                      r  muli1/multiply_unit/q2_reg/CLK
                         clock pessimism              0.107     6.256    
                         clock uncertainty           -0.035     6.220    
    DSP48_X3Y46          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     5.860    muli1/multiply_unit/q2_reg
  -------------------------------------------------------------------
                         required time                          5.860    
                         arrival time                          -5.369    
  -------------------------------------------------------------------
                         slack                                  0.491    




