Simulator report for CO
Thu Mar 21 15:16:07 2019
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 294 nodes    ;
; Simulation Coverage         ;      93.20 % ;
; Total Number of Transitions ; 1840         ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport  ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport  ; Transport     ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      93.20 % ;
; Total nodes checked                                 ; 294          ;
; Total output ports checked                          ; 294          ;
; Total output ports with complete 1/0-value coverage ; 274          ;
; Total output ports with no 1/0-value coverage       ; 9            ;
; Total output ports with no 1-value coverage         ; 19           ;
; Total output ports with no 0-value coverage         ; 10           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                              ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                 ; Output Port Name                                                                                          ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+
; |CO|CF                                                                                                    ; |CO|CF                                                                                                    ; pin_out          ;
; |CO|A[7]                                                                                                  ; |CO|A[7]                                                                                                  ; out              ;
; |CO|A[6]                                                                                                  ; |CO|A[6]                                                                                                  ; out              ;
; |CO|A[5]                                                                                                  ; |CO|A[5]                                                                                                  ; out              ;
; |CO|A[3]                                                                                                  ; |CO|A[3]                                                                                                  ; out              ;
; |CO|A[1]                                                                                                  ; |CO|A[1]                                                                                                  ; out              ;
; |CO|A[0]                                                                                                  ; |CO|A[0]                                                                                                  ; out              ;
; |CO|B[7]                                                                                                  ; |CO|B[7]                                                                                                  ; out              ;
; |CO|B[6]                                                                                                  ; |CO|B[6]                                                                                                  ; out              ;
; |CO|B[5]                                                                                                  ; |CO|B[5]                                                                                                  ; out              ;
; |CO|B[4]                                                                                                  ; |CO|B[4]                                                                                                  ; out              ;
; |CO|B[2]                                                                                                  ; |CO|B[2]                                                                                                  ; out              ;
; |CO|B[1]                                                                                                  ; |CO|B[1]                                                                                                  ; out              ;
; |CO|B[0]                                                                                                  ; |CO|B[0]                                                                                                  ; out              ;
; |CO|SEL[1]                                                                                                ; |CO|SEL[1]                                                                                                ; out              ;
; |CO|SEL[0]                                                                                                ; |CO|SEL[0]                                                                                                ; out              ;
; |CO|ZF                                                                                                    ; |CO|ZF                                                                                                    ; pin_out          ;
; |CO|SF                                                                                                    ; |CO|SF                                                                                                    ; pin_out          ;
; |CO|OF                                                                                                    ; |CO|OF                                                                                                    ; pin_out          ;
; |CO|OF2                                                                                                   ; |CO|OF2                                                                                                   ; pin_out          ;
; |CO|A2[7]                                                                                                 ; |CO|A2[7]                                                                                                 ; out              ;
; |CO|A2[5]                                                                                                 ; |CO|A2[5]                                                                                                 ; out              ;
; |CO|A2[4]                                                                                                 ; |CO|A2[4]                                                                                                 ; out              ;
; |CO|A2[3]                                                                                                 ; |CO|A2[3]                                                                                                 ; out              ;
; |CO|A2[2]                                                                                                 ; |CO|A2[2]                                                                                                 ; out              ;
; |CO|A2[1]                                                                                                 ; |CO|A2[1]                                                                                                 ; out              ;
; |CO|A2[0]                                                                                                 ; |CO|A2[0]                                                                                                 ; out              ;
; |CO|B2[7]                                                                                                 ; |CO|B2[7]                                                                                                 ; out              ;
; |CO|B2[6]                                                                                                 ; |CO|B2[6]                                                                                                 ; out              ;
; |CO|B2[5]                                                                                                 ; |CO|B2[5]                                                                                                 ; out              ;
; |CO|B2[4]                                                                                                 ; |CO|B2[4]                                                                                                 ; out              ;
; |CO|B2[2]                                                                                                 ; |CO|B2[2]                                                                                                 ; out              ;
; |CO|B2[1]                                                                                                 ; |CO|B2[1]                                                                                                 ; out              ;
; |CO|B2[0]                                                                                                 ; |CO|B2[0]                                                                                                 ; out              ;
; |CO|CF2                                                                                                   ; |CO|CF2                                                                                                   ; pin_out          ;
; |CO|COUT                                                                                                  ; |CO|COUT                                                                                                  ; pin_out          ;
; |CO|F[7]                                                                                                  ; |CO|F[7]                                                                                                  ; pin_out          ;
; |CO|F[6]                                                                                                  ; |CO|F[6]                                                                                                  ; pin_out          ;
; |CO|F[5]                                                                                                  ; |CO|F[5]                                                                                                  ; pin_out          ;
; |CO|F[4]                                                                                                  ; |CO|F[4]                                                                                                  ; pin_out          ;
; |CO|F[3]                                                                                                  ; |CO|F[3]                                                                                                  ; pin_out          ;
; |CO|F[2]                                                                                                  ; |CO|F[2]                                                                                                  ; pin_out          ;
; |CO|F[1]                                                                                                  ; |CO|F[1]                                                                                                  ; pin_out          ;
; |CO|F[0]                                                                                                  ; |CO|F[0]                                                                                                  ; pin_out          ;
; |CO|F2[7]                                                                                                 ; |CO|F2[7]                                                                                                 ; pin_out          ;
; |CO|F2[6]                                                                                                 ; |CO|F2[6]                                                                                                 ; pin_out          ;
; |CO|F2[5]                                                                                                 ; |CO|F2[5]                                                                                                 ; pin_out          ;
; |CO|F2[4]                                                                                                 ; |CO|F2[4]                                                                                                 ; pin_out          ;
; |CO|F2[3]                                                                                                 ; |CO|F2[3]                                                                                                 ; pin_out          ;
; |CO|F2[2]                                                                                                 ; |CO|F2[2]                                                                                                 ; pin_out          ;
; |CO|F2[1]                                                                                                 ; |CO|F2[1]                                                                                                 ; pin_out          ;
; |CO|F2[0]                                                                                                 ; |CO|F2[0]                                                                                                 ; pin_out          ;
; |CO|ADD_SUB:inst1|inst7                                                                                   ; |CO|ADD_SUB:inst1|inst7                                                                                   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2      ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2      ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3      ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3      ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4      ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4      ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5      ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5      ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6      ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6      ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7      ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7      ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~8      ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~8      ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~9      ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~9      ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~11     ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~11     ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~14     ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~14     ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~15     ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~15     ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|overflow ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|overflow ; out0             ;
; |CO|ALU:inst|inst4                                                                                        ; |CO|ALU:inst|inst4                                                                                        ; out0             ;
; |CO|ALU:inst|inst6                                                                                        ; |CO|ALU:inst|inst6                                                                                        ; out0             ;
; |CO|ALU:inst|inst7                                                                                        ; |CO|ALU:inst|inst7                                                                                        ; out0             ;
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[7][1]                                      ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[7][1]                                      ; out0             ;
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[6][1]                                      ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[6][1]                                      ; out0             ;
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[5][1]                                      ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[5][1]                                      ; out0             ;
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[2][1]                                      ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[2][1]                                      ; out0             ;
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[1][1]                                      ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[1][1]                                      ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~0                           ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~0                           ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~2                           ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~2                           ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~4                           ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~4                           ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~5                           ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~5                           ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~6                           ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~6                           ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~7                           ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~7                           ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~0              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~10                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~10                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~12                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~12                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~13                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~13                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~14                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~14                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~15                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~15                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~17                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~17                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~1              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]~1              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]                ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[7]                ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~18                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~18                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~20                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~20                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~22                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~22                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~23                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~23                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~24                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~24                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~25                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~25                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~2              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~2              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~28                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~28                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~30                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~30                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~31                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~31                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~32                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~32                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~33                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~33                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~35                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~35                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~3              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]~3              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]                ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[6]                ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~36                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~36                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~38                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~38                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~40                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~40                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~41                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~41                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~42                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~42                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~43                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~43                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~4              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~4              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~46                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~46                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~48                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~48                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~49                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~49                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~50                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~50                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~51                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~51                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~53                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~53                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~5              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]~5              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]                ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[5]                ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~54                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~54                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~56                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~56                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~58                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~58                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~59                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~59                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~60                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~60                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~61                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~61                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~6              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~6              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~64                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~64                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~66                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~66                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~67                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~67                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~68                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~68                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~69                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~69                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~7              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]~7              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]                ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[4]                ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~72                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~72                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~74                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~74                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~76                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~76                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~77                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~77                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~78                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~78                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~79                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~79                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~8              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~8              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~82                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~82                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~84                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~84                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~85                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~85                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~86                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~86                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~87                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~87                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~9              ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]~9              ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]                ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[3]                ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~90                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~90                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~92                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~92                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~94                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~94                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~95                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~95                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~96                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~96                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~97                          ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~97                          ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~10             ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~10             ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~100                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~100                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~102                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~102                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~103                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~103                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~104                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~104                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~105                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~105                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~107                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~107                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~11             ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]~11             ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]                ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[2]                ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~108                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~108                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~110                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~110                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~112                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~112                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~113                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~113                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~114                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~114                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~115                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~115                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12             ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~12             ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~118                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~118                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~120                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~120                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~121                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~121                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~122                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~122                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~123                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~123                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~13             ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]~13             ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]                ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[1]                ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~126                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~126                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~128                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~128                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~130                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~130                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~131                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~131                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~132                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~132                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~133                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~133                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~14             ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~14             ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~136                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~136                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~138                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~138                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~139                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~139                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~140                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~140                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~141                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~141                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~143                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~143                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~15             ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]~15             ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]                ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|result_node[0]                ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2          ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~2          ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3          ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~3          ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4          ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~4          ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5          ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~5          ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6          ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~6          ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7          ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~7          ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~8          ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~8          ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~9          ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~9          ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~11         ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~11         ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~15         ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~15         ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|overflow     ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|overflow     ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0   ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1   ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2   ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3   ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5   ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6   ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~7   ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~7   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~8   ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~8   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~9   ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~9   ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~11  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~11  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~12  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~12  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~14  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~14  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~15  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~15  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~16  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~16  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~17  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~17  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~18  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~18  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~19  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~19  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~20  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~20  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~21  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~21  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~22  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~22  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~23  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~23  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~24  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~24  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~25  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~25  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~26  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~26  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~27  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~27  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~28  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~28  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~29  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~29  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~30  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~30  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~31  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~31  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~34  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~34  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~35  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~35  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~36  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~36  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~37  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~37  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~38  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~38  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~39  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~39  ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~0       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~1       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~2       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~3       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~5       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~6       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~7       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~7       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~8       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~8       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~9       ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~9       ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~10      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~11      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~11      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~13      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~14      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~14      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~15      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~15      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~16      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~16      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~17      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~17      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~18      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~18      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~19      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~19      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~20      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~20      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~21      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~21      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~24      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~24      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~25      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~25      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~26      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~26      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~27      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~27      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~28      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~28      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~29      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~29      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~30      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~30      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~31      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~31      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~32      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~32      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~34      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~34      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~35      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~35      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~36      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~36      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~37      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~37      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~38      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~38      ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~39      ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~39      ; out0             ;
+-----------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |CO|A[4]                                                                                                 ; |CO|A[4]                                                                                                 ; out              ;
; |CO|A[2]                                                                                                 ; |CO|A[2]                                                                                                 ; out              ;
; |CO|B[3]                                                                                                 ; |CO|B[3]                                                                                                 ; out              ;
; |CO|ADD_SUB                                                                                              ; |CO|ADD_SUB                                                                                              ; out              ;
; |CO|A2[6]                                                                                                ; |CO|A2[6]                                                                                                ; out              ;
; |CO|B2[3]                                                                                                ; |CO|B2[3]                                                                                                ; out              ;
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[4][1]                                     ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[4][1]                                     ; out0             ;
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[3][1]                                     ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[3][1]                                     ; out0             ;
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[0][1]                                     ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[0][1]                                     ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~71                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~71                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~89                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~89                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~125                        ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~125                        ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~14        ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~14        ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~32 ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~32 ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33 ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33 ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~12     ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~12     ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~22     ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~22     ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~23     ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~23     ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33     ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33     ; out0             ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                               ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                ; Output Port Name                                                                                         ; Output Port Type ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[4][1]                                     ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[4][1]                                     ; out0             ;
; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[3][1]                                     ; |CO|ALU:inst|lpm_and0:inst1|lpm_and:lpm_and_component|and_node[3][1]                                     ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~71                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~71                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~89                         ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~89                         ; out0             ;
; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~125                        ; |CO|ALU:inst|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_8qc:auto_generated|_~125                        ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~14        ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|_~14        ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4  ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~4  ; out0             ;
; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33 ; |CO|ADD_SUB:inst1|lpm_add_sub0:inst|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33 ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~23     ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~23     ; out0             ;
; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33     ; |CO|ALU:inst|lpm_add_sub0:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_0qh:auto_generated|op_1~33     ; out0             ;
+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Thu Mar 21 15:16:07 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off CO -c CO
Info: Using vector source file "C:/Users/c4701/Desktop/CO/CO.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      93.20 %
Info: Number of transitions in simulation is 1840
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 144 megabytes
    Info: Processing ended: Thu Mar 21 15:16:08 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


