<stg><name>aStar</name>


<trans_list>

<trans id="316" from="1" to="2">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="2" to="3">
<condition id="72">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="2" to="5">
<condition id="71">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="3" to="4">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="321" from="4" to="2">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="323" from="5" to="6">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="324" from="6" to="7">
<condition id="82">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="325" from="6" to="13">
<condition id="81">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="327" from="7" to="8">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="328" from="8" to="9">
<condition id="86">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="329" from="8" to="12">
<condition id="85">
<or_exp><and_exp><literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="331" from="9" to="10">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="332" from="10" to="11">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="333" from="11" to="12">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="334" from="12" to="6">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="335" from="13" to="14">
<condition id="93">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="338" from="13" to="15">
<condition id="98">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="337" from="14" to="13">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="339" from="15" to="16">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="340" from="16" to="17">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="341" from="17" to="18">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="342" from="18" to="19">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="343" from="19" to="20">
<condition id="106">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="344" from="19" to="27">
<condition id="105">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="20" to="21">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="21" to="22">
<condition id="110">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="21" to="26">
<condition id="109">
<or_exp><and_exp><literal name="or_cond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="22" to="23">
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="23" to="24">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="24" to="25">
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="25" to="26">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="26" to="19">
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="27" to="28">
<condition id="118">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="27" to="15">
<condition id="125">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
<literal name="tmp_22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="27" to="29">
<condition id="123">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
<literal name="tmp_22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="28" to="27">
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="29" to="30">
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="30" to="31">
<condition id="127">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="31" to="32">
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="32" to="29">
<condition id="131">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %xStart) nounwind, !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i32 %yStart) nounwind, !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %xFinish) nounwind, !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i32 %yFinish) nounwind, !map !21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([2304 x i32]* %map_r) nounwind, !map !25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @aStar_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %yFinish_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %yFinish) nounwind

]]></node>
<StgValue><ssdm name="yFinish_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %xFinish_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %xFinish) nounwind

]]></node>
<StgValue><ssdm name="xFinish_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %yStart_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %yStart) nounwind

]]></node>
<StgValue><ssdm name="yStart_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %xStart_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %xStart) nounwind

]]></node>
<StgValue><ssdm name="xStart_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %y_i = phi i32 [ 0, %0 ], [ %y_1, %5 ]

]]></node>
<StgValue><ssdm name="y_i"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:1  %i_i = phi i12 [ 0, %0 ], [ %i_1, %5 ]

]]></node>
<StgValue><ssdm name="i_i"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="6" op_0_bw="12">
<![CDATA[
:2  %x = trunc i12 %i_i to i6

]]></node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %exitcond_i = icmp eq i12 %i_i, -1792

]]></node>
<StgValue><ssdm name="exitcond_i"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %i_1 = add i12 1, %i_i

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond_i, label %initNodes.exit, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %tmp_4_i = icmp ne i6 %x, 0

]]></node>
<StgValue><ssdm name="tmp_4_i"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5  %tmp_5_i = icmp eq i12 %i_i, 0

]]></node>
<StgValue><ssdm name="tmp_5_i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %or_cond_i = or i1 %tmp_4_i, %tmp_5_i

]]></node>
<StgValue><ssdm name="or_cond_i"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
initNodes.exit:0  %tmp_1 = shl i32 %yStart_read, 6

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
initNodes.exit:1  %position_5 = add nsw i32 %xStart_read, %tmp_1

]]></node>
<StgValue><ssdm name="position_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
initNodes.exit:13  call fastcc void @aStar_adjacentNodes(i32 %xStart_read, i32 %yStart_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="or_cond_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %y = add nsw i32 1, %y_i

]]></node>
<StgValue><ssdm name="y"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:8  %y_1 = select i1 %or_cond_i, i32 %y_i, i32 %y

]]></node>
<StgValue><ssdm name="y_1"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="13" op_0_bw="32">
<![CDATA[
:9  %tmp = trunc i32 %y_1 to i13

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:10  %tmp_16 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %x, i5 0)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="12" op_0_bw="11">
<![CDATA[
:11  %p_shl_cast = zext i11 %tmp_16 to i12

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:12  %tmp_27 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %x, i2 0)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="12" op_0_bw="8">
<![CDATA[
:13  %p_shl1_cast = zext i8 %tmp_27 to i12

]]></node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:14  %tmp_28 = add i12 %p_shl_cast, %p_shl1_cast

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="13" op_0_bw="12">
<![CDATA[
:15  %tmp_34_cast = zext i12 %tmp_28 to i13

]]></node>
<StgValue><ssdm name="tmp_34_cast"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:16  %tmp_29 = add i13 %tmp, %tmp_34_cast

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="64" op_0_bw="13">
<![CDATA[
:17  %tmp_35_cast = sext i13 %tmp_29 to i64

]]></node>
<StgValue><ssdm name="tmp_35_cast"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %map_addr_2 = getelementptr [2304 x i32]* %map_r, i64 0, i64 %tmp_35_cast

]]></node>
<StgValue><ssdm name="map_addr_2"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="12">
<![CDATA[
:19  %map_load = load i32* %map_addr_2, align 4

]]></node>
<StgValue><ssdm name="map_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="12">
<![CDATA[
:1  %tmp_2_i = zext i12 %i_i to i64

]]></node>
<StgValue><ssdm name="tmp_2_i"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %openNodes_addr = getelementptr [2304 x i1]* @openNodes, i64 0, i64 %tmp_2_i

]]></node>
<StgValue><ssdm name="openNodes_addr"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:3  store i1 true, i1* %openNodes_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="12">
<![CDATA[
:19  %map_load = load i32* %map_addr_2, align 4

]]></node>
<StgValue><ssdm name="map_load"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_9_i = icmp eq i32 %map_load, 1

]]></node>
<StgValue><ssdm name="tmp_9_i"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %tmp_9_i, label %4, label %3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="12" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %node_coordinates_0_addr = getelementptr [2304 x i6]* @node_coordinates_0, i64 0, i64 %tmp_2_i

]]></node>
<StgValue><ssdm name="node_coordinates_0_addr"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="6" op_1_bw="12">
<![CDATA[
:1  store i6 %x, i6* %node_coordinates_0_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %node_coordinates_1_addr_2 = getelementptr [2304 x i32]* @node_coordinates_1, i64 0, i64 %tmp_2_i

]]></node>
<StgValue><ssdm name="node_coordinates_1_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:3  store i32 %y_1, i32* %node_coordinates_1_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %node_visited_addr_2 = getelementptr [2304 x i1]* @node_visited, i64 0, i64 %tmp_2_i

]]></node>
<StgValue><ssdm name="node_visited_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:5  store i1 false, i1* %node_visited_addr_2, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp><literal name="tmp_9_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %node_visited_addr_1 = getelementptr [2304 x i1]* @node_visited, i64 0, i64 %tmp_2_i

]]></node>
<StgValue><ssdm name="node_visited_addr_1"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:1  store i1 true, i1* %node_visited_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp><literal name="tmp_9_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="64" op_0_bw="32">
<![CDATA[
initNodes.exit:2  %tmp_s = sext i32 %position_5 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
initNodes.exit:3  %node_father_addr = getelementptr [2304 x i32]* @node_father, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="node_father_addr"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
initNodes.exit:4  store i32 -1, i32* %node_father_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
initNodes.exit:5  %node_cost_addr = getelementptr [2304 x i32]* @node_cost, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="node_cost_addr"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
initNodes.exit:6  store i32 0, i32* %node_cost_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
initNodes.exit:7  %node_heuristic_addr = getelementptr [2304 x i32]* @node_heuristic, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="node_heuristic_addr"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
initNodes.exit:8  store i32 0, i32* %node_heuristic_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
initNodes.exit:9  %node_costPlusHeuristic_addr = getelementptr [2304 x i32]* @node_costPlusHeuristic, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="node_costPlusHeuristic_addr"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
initNodes.exit:10  store i32 0, i32* %node_costPlusHeuristic_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
initNodes.exit:11  %node_visited_addr = getelementptr [2304 x i1]* @node_visited, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="node_visited_addr"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
initNodes.exit:12  store i1 true, i1* %node_visited_addr, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
initNodes.exit:13  call fastcc void @aStar_adjacentNodes(i32 %xStart_read, i32 %yStart_read)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
initNodes.exit:14  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i = phi i4 [ 0, %initNodes.exit ], [ %i_2, %._crit_edge ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond1 = icmp eq i4 %i, -8

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_2 = add i4 %i, 1

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond1, label %.preheader2, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_17 = zext i4 %i to i64

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %adjacentPosition_2_addr = getelementptr [8 x i32]* @adjacentPosition_2, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="adjacentPosition_2_addr"/></StgValue>
</operation>

<operation id="109" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="3">
<![CDATA[
:3  %adjacentPosition_2_load = load i32* %adjacentPosition_2_addr, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_2_load"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="110" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="3">
<![CDATA[
:3  %adjacentPosition_2_load = load i32* %adjacentPosition_2_addr, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_2_load"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_18 = sext i32 %adjacentPosition_2_load to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %node_visited_addr_3 = getelementptr [2304 x i1]* @node_visited, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="node_visited_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="12">
<![CDATA[
:6  %node_visited_load = load i1* %node_visited_addr_3, align 1

]]></node>
<StgValue><ssdm name="node_visited_load"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str2) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="12">
<![CDATA[
:6  %node_visited_load = load i1* %node_visited_addr_3, align 1

]]></node>
<StgValue><ssdm name="node_visited_load"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_19 = icmp eq i32 %adjacentPosition_2_load, -1

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_cond = or i1 %node_visited_load, %tmp_19

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %or_cond, label %._crit_edge, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %node_father_addr_1 = getelementptr [2304 x i32]* @node_father, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="node_father_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:3  store i32 %position_5, i32* %node_father_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %adjacentPosition_0_addr = getelementptr [8 x i32]* @adjacentPosition_0, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="adjacentPosition_0_addr"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="3">
<![CDATA[
:5  %adjacentPosition_0_load = load i32* %adjacentPosition_0_addr, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_0_load"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %adjacentPosition_1_addr = getelementptr [8 x i32]* @adjacentPosition_1, i64 0, i64 %tmp_17

]]></node>
<StgValue><ssdm name="adjacentPosition_1_addr"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="3">
<![CDATA[
:7  %adjacentPosition_1_load = load i32* %adjacentPosition_1_addr, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_1_load"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="125" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="32" op_0_bw="3">
<![CDATA[
:5  %adjacentPosition_0_load = load i32* %adjacentPosition_0_addr, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_0_load"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="3">
<![CDATA[
:7  %adjacentPosition_1_load = load i32* %adjacentPosition_1_addr, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_1_load"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %xDistance = sub nsw i32 %xFinish_read, %adjacentPosition_0_load

]]></node>
<StgValue><ssdm name="xDistance"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="117" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %yDistance = sub nsw i32 %yFinish_read, %adjacentPosition_1_load

]]></node>
<StgValue><ssdm name="yDistance"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32">
<![CDATA[
:19  call fastcc void @aStar_calculateCost(i4 %i, i32 %adjacentPosition_2_load) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="130" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %neg_i = sub i32 0, %xDistance

]]></node>
<StgValue><ssdm name="neg_i"/></StgValue>
</operation>

<operation id="131" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %abscond_i = icmp sgt i32 %xDistance, 0

]]></node>
<StgValue><ssdm name="abscond_i"/></StgValue>
</operation>

<operation id="132" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:12  %abs_i = select i1 %abscond_i, i32 %xDistance, i32 %neg_i

]]></node>
<StgValue><ssdm name="abs_i"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %neg1_i = sub i32 0, %yDistance

]]></node>
<StgValue><ssdm name="neg1_i"/></StgValue>
</operation>

<operation id="134" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %abscond2_i = icmp sgt i32 %yDistance, 0

]]></node>
<StgValue><ssdm name="abscond2_i"/></StgValue>
</operation>

<operation id="135" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:15  %abs3_i = select i1 %abscond2_i, i32 %yDistance, i32 %neg1_i

]]></node>
<StgValue><ssdm name="abs3_i"/></StgValue>
</operation>

<operation id="136" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:16  %tmp_i1 = add nsw i32 %abs3_i, %abs_i

]]></node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="137" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32">
<![CDATA[
:19  call fastcc void @aStar_calculateCost(i4 %i, i32 %adjacentPosition_2_load) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="138" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %node_cost_addr_3 = getelementptr [2304 x i32]* @node_cost, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="node_cost_addr_3"/></StgValue>
</operation>

<operation id="139" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="12">
<![CDATA[
:21  %node_cost_load = load i32* %node_cost_addr_3, align 4

]]></node>
<StgValue><ssdm name="node_cost_load"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %openNodes_addr_3 = getelementptr [2304 x i1]* @openNodes, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="openNodes_addr_3"/></StgValue>
</operation>

<operation id="141" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:1  store i1 false, i1* %openNodes_addr_3, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %node_heuristic_addr_1 = getelementptr [2304 x i32]* @node_heuristic, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="node_heuristic_addr_1"/></StgValue>
</operation>

<operation id="143" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:18  store i32 %tmp_i1, i32* %node_heuristic_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="32" op_0_bw="12">
<![CDATA[
:21  %node_cost_load = load i32* %node_cost_addr_3, align 4

]]></node>
<StgValue><ssdm name="node_cost_load"/></StgValue>
</operation>

<operation id="145" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:22  %tmp_3 = shl i32 %tmp_i1, 3

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="146" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:23  %tmp_4 = shl i32 %tmp_i1, 1

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="147" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:24  %tmp1 = add i32 %tmp_3, %tmp_4

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="148" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:25  %tmp_1_i = add nsw i32 %tmp1, %node_cost_load

]]></node>
<StgValue><ssdm name="tmp_1_i"/></StgValue>
</operation>

<operation id="149" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:26  %node_costPlusHeuristic_addr_1 = getelementptr [2304 x i32]* @node_costPlusHeuristic, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="node_costPlusHeuristic_addr_1"/></StgValue>
</operation>

<operation id="150" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:27  store i32 %tmp_1_i, i32* %node_costPlusHeuristic_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0">
<![CDATA[
:28  br label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %6

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="153" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader2:0  %positionBestOption = phi i12 [ %i_4, %_ifconv.i ], [ 0, %6 ]

]]></node>
<StgValue><ssdm name="positionBestOption"/></StgValue>
</operation>

<operation id="154" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2:1  %position_3 = phi i32 [ %positionBestOption_2_i, %_ifconv.i ], [ undef, %6 ]

]]></node>
<StgValue><ssdm name="position_3"/></StgValue>
</operation>

<operation id="155" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader2:2  %bestOption_i = phi i32 [ %bestOption_2_i, %_ifconv.i ], [ 2147483647, %6 ]

]]></node>
<StgValue><ssdm name="bestOption_i"/></StgValue>
</operation>

<operation id="156" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="12">
<![CDATA[
.preheader2:3  %positionBestOption_i_cast = zext i12 %positionBestOption to i32

]]></node>
<StgValue><ssdm name="positionBestOption_i_cast"/></StgValue>
</operation>

<operation id="157" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader2:4  %exitcond_i1 = icmp eq i12 %positionBestOption, -1792

]]></node>
<StgValue><ssdm name="exitcond_i1"/></StgValue>
</operation>

<operation id="158" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:5  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304) nounwind

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="159" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader2:6  %i_4 = add i12 %positionBestOption, 1

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="160" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:7  br i1 %exitcond_i1, label %calculateBestOption.exit, label %_ifconv.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="64" op_0_bw="12">
<![CDATA[
_ifconv.i:1  %tmp_i7 = zext i12 %positionBestOption to i64

]]></node>
<StgValue><ssdm name="tmp_i7"/></StgValue>
</operation>

<operation id="162" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:2  %openNodes_addr_2 = getelementptr [2304 x i1]* @openNodes, i64 0, i64 %tmp_i7

]]></node>
<StgValue><ssdm name="openNodes_addr_2"/></StgValue>
</operation>

<operation id="163" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="12">
<![CDATA[
_ifconv.i:3  %openNodes_load = load i1* %openNodes_addr_2, align 1

]]></node>
<StgValue><ssdm name="openNodes_load"/></StgValue>
</operation>

<operation id="164" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i:4  %node_costPlusHeuristic_addr_3 = getelementptr [2304 x i32]* @node_costPlusHeuristic, i64 0, i64 %tmp_i7

]]></node>
<StgValue><ssdm name="node_costPlusHeuristic_addr_3"/></StgValue>
</operation>

<operation id="165" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="exitcond_i1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="12">
<![CDATA[
_ifconv.i:5  %bestOption = load i32* %node_costPlusHeuristic_addr_3, align 4

]]></node>
<StgValue><ssdm name="bestOption"/></StgValue>
</operation>

<operation id="166" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="64" op_0_bw="32">
<![CDATA[
calculateBestOption.exit:0  %tmp_i = sext i32 %position_3 to i64

]]></node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>

<operation id="167" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
calculateBestOption.exit:1  %openNodes_addr_1 = getelementptr [2304 x i1]* @openNodes, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="openNodes_addr_1"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
calculateBestOption.exit:2  store i1 true, i1* %openNodes_addr_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="165" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
calculateBestOption.exit:3  %node_visited_addr_4 = getelementptr [2304 x i1]* @node_visited, i64 0, i64 %tmp_i

]]></node>
<StgValue><ssdm name="node_visited_addr_4"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
calculateBestOption.exit:4  store i1 true, i1* %node_visited_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="167" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calculateBestOption.exit:5  %tmp_2 = shl i32 %yFinish_read, 6

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
calculateBestOption.exit:6  %finalPosition = add nsw i32 %xFinish_read, %tmp_2

]]></node>
<StgValue><ssdm name="finalPosition"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="exitcond_i1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="0">
<![CDATA[
calculateBestOption.exit:7  br label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv.i:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="12">
<![CDATA[
_ifconv.i:3  %openNodes_load = load i1* %openNodes_addr_2, align 1

]]></node>
<StgValue><ssdm name="openNodes_load"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="12">
<![CDATA[
_ifconv.i:5  %bestOption = load i32* %node_costPlusHeuristic_addr_3, align 4

]]></node>
<StgValue><ssdm name="bestOption"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i:6  %tmp_8_i9 = icmp slt i32 %bestOption, %bestOption_i

]]></node>
<StgValue><ssdm name="tmp_8_i9"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:7  %positionBestOption_positionBes = select i1 %tmp_8_i9, i32 %positionBestOption_i_cast, i32 %position_3

]]></node>
<StgValue><ssdm name="positionBestOption_positionBes"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:8  %bestOption_1_bestOption_i = select i1 %tmp_8_i9, i32 %bestOption, i32 %bestOption_i

]]></node>
<StgValue><ssdm name="bestOption_1_bestOption_i"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:9  %positionBestOption_2_i = select i1 %openNodes_load, i32 %position_3, i32 %positionBestOption_positionBes

]]></node>
<StgValue><ssdm name="positionBestOption_2_i"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i:10  %bestOption_2_i = select i1 %openNodes_load, i32 %bestOption_i, i32 %bestOption_1_bestOption_i

]]></node>
<StgValue><ssdm name="bestOption_2_i"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i:11  br label %.preheader2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="183" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge5:0  %position3 = phi i32 [ %position_3, %calculateBestOption.exit ], [ %position_4, %calculateBestOption.exit28 ]

]]></node>
<StgValue><ssdm name="position3"/></StgValue>
</operation>

<operation id="184" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge5:1  %tmp_20 = sext i32 %position3 to i64

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="185" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="12" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:2  %node_coordinates_0_addr_1 = getelementptr [2304 x i6]* @node_coordinates_0, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="node_coordinates_0_addr_1"/></StgValue>
</operation>

<operation id="186" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="6" op_0_bw="12">
<![CDATA[
._crit_edge5:3  %node_coordinates_0_load = load i6* %node_coordinates_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="node_coordinates_0_load"/></StgValue>
</operation>

<operation id="187" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge5:5  %node_coordinates_1_addr = getelementptr [2304 x i32]* @node_coordinates_1, i64 0, i64 %tmp_20

]]></node>
<StgValue><ssdm name="node_coordinates_1_addr"/></StgValue>
</operation>

<operation id="188" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge5:6  %node_coordinates_1_load = load i32* %node_coordinates_1_addr, align 4

]]></node>
<StgValue><ssdm name="node_coordinates_1_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="189" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="6" op_0_bw="12">
<![CDATA[
._crit_edge5:3  %node_coordinates_0_load = load i6* %node_coordinates_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="node_coordinates_0_load"/></StgValue>
</operation>

<operation id="190" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="12">
<![CDATA[
._crit_edge5:6  %node_coordinates_1_load = load i32* %node_coordinates_1_addr, align 4

]]></node>
<StgValue><ssdm name="node_coordinates_1_load"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="191" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge5:4  %extLd = zext i6 %node_coordinates_0_load to i32

]]></node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="192" st_id="17" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge5:7  call fastcc void @aStar_adjacentNodes(i32 %extLd, i32 %node_coordinates_1_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="193" st_id="18" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge5:7  call fastcc void @aStar_adjacentNodes(i32 %extLd, i32 %node_coordinates_1_load)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge5:8  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %i1 = phi i4 [ 0, %._crit_edge5 ], [ %i_3, %._crit_edge3 ]

]]></node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %exitcond = icmp eq i4 %i1, -8

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind

]]></node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_3 = add i4 %i1, 1

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %.preheader1, label %10

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="64" op_0_bw="4">
<![CDATA[
:1  %tmp_21 = zext i4 %i1 to i64

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %adjacentPosition_2_addr_1 = getelementptr [8 x i32]* @adjacentPosition_2, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="adjacentPosition_2_addr_1"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="3">
<![CDATA[
:3  %adjacentPosition_2_load_1 = load i32* %adjacentPosition_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_2_load_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="203" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="190" bw="32" op_0_bw="3">
<![CDATA[
:3  %adjacentPosition_2_load_1 = load i32* %adjacentPosition_2_addr_1, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_2_load_1"/></StgValue>
</operation>

<operation id="204" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="191" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_23 = sext i32 %adjacentPosition_2_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="205" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %node_visited_addr_5 = getelementptr [2304 x i1]* @node_visited, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="node_visited_addr_5"/></StgValue>
</operation>

<operation id="206" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="12">
<![CDATA[
:6  %node_visited_load_1 = load i1* %node_visited_addr_5, align 1

]]></node>
<StgValue><ssdm name="node_visited_load_1"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="207" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="187" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="12">
<![CDATA[
:6  %node_visited_load_1 = load i1* %node_visited_addr_5, align 1

]]></node>
<StgValue><ssdm name="node_visited_load_1"/></StgValue>
</operation>

<operation id="209" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_24 = icmp eq i32 %adjacentPosition_2_load_1, -1

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="210" st_id="21" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:8  %or_cond1 = or i1 %node_visited_load_1, %tmp_24

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="211" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %or_cond1, label %._crit_edge3, label %11

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="6" op_0_bw="12">
<![CDATA[
:2  %node_coordinates_0_load_1 = load i6* %node_coordinates_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="node_coordinates_0_load_1"/></StgValue>
</operation>

<operation id="213" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="12">
<![CDATA[
:3  %node_coordinates_1_load_2 = load i32* %node_coordinates_1_addr, align 4

]]></node>
<StgValue><ssdm name="node_coordinates_1_load_2"/></StgValue>
</operation>

<operation id="214" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %adjacentPosition_0_addr_1 = getelementptr [8 x i32]* @adjacentPosition_0, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="adjacentPosition_0_addr_1"/></StgValue>
</operation>

<operation id="215" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="3">
<![CDATA[
:9  %adjacentPosition_0_load_1 = load i32* %adjacentPosition_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_0_load_1"/></StgValue>
</operation>

<operation id="216" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="208" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %adjacentPosition_1_addr_1 = getelementptr [8 x i32]* @adjacentPosition_1, i64 0, i64 %tmp_21

]]></node>
<StgValue><ssdm name="adjacentPosition_1_addr_1"/></StgValue>
</operation>

<operation id="217" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="3">
<![CDATA[
:11  %adjacentPosition_1_load_1 = load i32* %adjacentPosition_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_1_load_1"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="218" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="200" bw="6" op_0_bw="12">
<![CDATA[
:2  %node_coordinates_0_load_1 = load i6* %node_coordinates_0_addr_1, align 1

]]></node>
<StgValue><ssdm name="node_coordinates_0_load_1"/></StgValue>
</operation>

<operation id="219" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="201" bw="32" op_0_bw="12">
<![CDATA[
:3  %node_coordinates_1_load_2 = load i32* %node_coordinates_1_addr, align 4

]]></node>
<StgValue><ssdm name="node_coordinates_1_load_2"/></StgValue>
</operation>

<operation id="220" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="26" op_0_bw="32">
<![CDATA[
:4  %tmp_5 = trunc i32 %node_coordinates_1_load_2 to i26

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="221" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="203" bw="32" op_0_bw="32" op_1_bw="26" op_2_bw="6">
<![CDATA[
:5  %positionFather_1 = call i32 @_ssdm_op_BitConcatenate.i32.i26.i6(i26 %tmp_5, i6 %node_coordinates_0_load_1)

]]></node>
<StgValue><ssdm name="positionFather_1"/></StgValue>
</operation>

<operation id="222" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %node_father_addr_3 = getelementptr [2304 x i32]* @node_father, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="node_father_addr_3"/></StgValue>
</operation>

<operation id="223" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:7  store i32 %positionFather_1, i32* %node_father_addr_3, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="224" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="32" op_0_bw="3">
<![CDATA[
:9  %adjacentPosition_0_load_1 = load i32* %adjacentPosition_0_addr_1, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_0_load_1"/></StgValue>
</operation>

<operation id="225" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="32" op_0_bw="3">
<![CDATA[
:11  %adjacentPosition_1_load_1 = load i32* %adjacentPosition_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="adjacentPosition_1_load_1"/></StgValue>
</operation>

<operation id="226" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %xDistance_1 = sub nsw i32 %xFinish_read, %adjacentPosition_0_load_1

]]></node>
<StgValue><ssdm name="xDistance_1"/></StgValue>
</operation>

<operation id="227" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="211" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %yDistance_1 = sub nsw i32 %yFinish_read, %adjacentPosition_1_load_1

]]></node>
<StgValue><ssdm name="yDistance_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="228" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %neg_i1 = sub i32 0, %xDistance_1

]]></node>
<StgValue><ssdm name="neg_i1"/></StgValue>
</operation>

<operation id="229" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="213" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %abscond_i1 = icmp sgt i32 %xDistance_1, 0

]]></node>
<StgValue><ssdm name="abscond_i1"/></StgValue>
</operation>

<operation id="230" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %abs_i1 = select i1 %abscond_i1, i32 %xDistance_1, i32 %neg_i1

]]></node>
<StgValue><ssdm name="abs_i1"/></StgValue>
</operation>

<operation id="231" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %neg1_i1 = sub i32 0, %yDistance_1

]]></node>
<StgValue><ssdm name="neg1_i1"/></StgValue>
</operation>

<operation id="232" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %abscond2_i1 = icmp sgt i32 %yDistance_1, 0

]]></node>
<StgValue><ssdm name="abscond2_i1"/></StgValue>
</operation>

<operation id="233" st_id="23" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %abs3_i1 = select i1 %abscond2_i1, i32 %yDistance_1, i32 %neg1_i1

]]></node>
<StgValue><ssdm name="abs3_i1"/></StgValue>
</operation>

<operation id="234" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_i5 = add nsw i32 %abs_i1, %abs3_i1

]]></node>
<StgValue><ssdm name="tmp_i5"/></StgValue>
</operation>

<operation id="235" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32">
<![CDATA[
:23  call fastcc void @aStar_calculateCost(i4 %i1, i32 %adjacentPosition_2_load_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="236" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="32">
<![CDATA[
:23  call fastcc void @aStar_calculateCost(i4 %i1, i32 %adjacentPosition_2_load_1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="237" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:24  %node_cost_addr_4 = getelementptr [2304 x i32]* @node_cost, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="node_cost_addr_4"/></StgValue>
</operation>

<operation id="238" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="12">
<![CDATA[
:25  %node_cost_load_2 = load i32* %node_cost_addr_4, align 4

]]></node>
<StgValue><ssdm name="node_cost_load_2"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="239" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %openNodes_addr_6 = getelementptr [2304 x i1]* @openNodes, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="openNodes_addr_6"/></StgValue>
</operation>

<operation id="240" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
:1  store i1 false, i1* %openNodes_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %node_heuristic_addr_2 = getelementptr [2304 x i32]* @node_heuristic, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="node_heuristic_addr_2"/></StgValue>
</operation>

<operation id="242" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:22  store i32 %tmp_i5, i32* %node_heuristic_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="32" op_0_bw="12">
<![CDATA[
:25  %node_cost_load_2 = load i32* %node_cost_addr_4, align 4

]]></node>
<StgValue><ssdm name="node_cost_load_2"/></StgValue>
</operation>

<operation id="244" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:26  %tmp_6 = shl i32 %tmp_i5, 3

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="245" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="225" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:27  %tmp_7 = shl i32 %tmp_i5, 1

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="246" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:28  %tmp2 = add i32 %tmp_7, %tmp_6

]]></node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="247" st_id="26" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:29  %tmp_1_i1 = add nsw i32 %node_cost_load_2, %tmp2

]]></node>
<StgValue><ssdm name="tmp_1_i1"/></StgValue>
</operation>

<operation id="248" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %node_costPlusHeuristic_addr_2 = getelementptr [2304 x i32]* @node_costPlusHeuristic, i64 0, i64 %tmp_23

]]></node>
<StgValue><ssdm name="node_costPlusHeuristic_addr_2"/></StgValue>
</operation>

<operation id="249" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:31  store i32 %tmp_1_i1, i32* %node_costPlusHeuristic_addr_2, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="or_cond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="230" bw="0" op_0_bw="0">
<![CDATA[
:32  br label %._crit_edge3

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3:0  br label %9

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="252" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader1:0  %positionBestOption_1 = phi i12 [ %i_5, %_ifconv.i27 ], [ 0, %9 ]

]]></node>
<StgValue><ssdm name="positionBestOption_1"/></StgValue>
</operation>

<operation id="253" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1:1  %position_4 = phi i32 [ %positionBestOption_2_i1, %_ifconv.i27 ], [ undef, %9 ]

]]></node>
<StgValue><ssdm name="position_4"/></StgValue>
</operation>

<operation id="254" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="236" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader1:2  %bestOption_i1 = phi i32 [ %bestOption_2_i1, %_ifconv.i27 ], [ 2147483647, %9 ]

]]></node>
<StgValue><ssdm name="bestOption_i1"/></StgValue>
</operation>

<operation id="255" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="237" bw="32" op_0_bw="12">
<![CDATA[
.preheader1:3  %positionBestOption_i11_cast = zext i12 %positionBestOption_1 to i32

]]></node>
<StgValue><ssdm name="positionBestOption_i11_cast"/></StgValue>
</operation>

<operation id="256" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="238" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:4  %exitcond_i2 = icmp eq i12 %positionBestOption_1, -1792

]]></node>
<StgValue><ssdm name="exitcond_i2"/></StgValue>
</operation>

<operation id="257" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="239" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader1:5  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2304, i64 2304, i64 2304) nounwind

]]></node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="258" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="240" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader1:6  %i_5 = add i12 %positionBestOption_1, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="259" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader1:7  br i1 %exitcond_i2, label %calculateBestOption.exit28, label %_ifconv.i27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="260" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="64" op_0_bw="12">
<![CDATA[
_ifconv.i27:1  %tmp_i8 = zext i12 %positionBestOption_1 to i64

]]></node>
<StgValue><ssdm name="tmp_i8"/></StgValue>
</operation>

<operation id="261" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i27:2  %openNodes_addr_5 = getelementptr [2304 x i1]* @openNodes, i64 0, i64 %tmp_i8

]]></node>
<StgValue><ssdm name="openNodes_addr_5"/></StgValue>
</operation>

<operation id="262" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="12">
<![CDATA[
_ifconv.i27:3  %openNodes_load_1 = load i1* %openNodes_addr_5, align 1

]]></node>
<StgValue><ssdm name="openNodes_load_1"/></StgValue>
</operation>

<operation id="263" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv.i27:4  %node_costPlusHeuristic_addr_4 = getelementptr [2304 x i32]* @node_costPlusHeuristic, i64 0, i64 %tmp_i8

]]></node>
<StgValue><ssdm name="node_costPlusHeuristic_addr_4"/></StgValue>
</operation>

<operation id="264" st_id="27" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="exitcond_i2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="12">
<![CDATA[
_ifconv.i27:5  %bestOption_1 = load i32* %node_costPlusHeuristic_addr_4, align 4

]]></node>
<StgValue><ssdm name="bestOption_1"/></StgValue>
</operation>

<operation id="265" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="256" bw="64" op_0_bw="32">
<![CDATA[
calculateBestOption.exit28:0  %tmp_i3 = sext i32 %position_4 to i64

]]></node>
<StgValue><ssdm name="tmp_i3"/></StgValue>
</operation>

<operation id="266" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
calculateBestOption.exit28:1  %openNodes_addr_4 = getelementptr [2304 x i1]* @openNodes, i64 0, i64 %tmp_i3

]]></node>
<StgValue><ssdm name="openNodes_addr_4"/></StgValue>
</operation>

<operation id="267" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
calculateBestOption.exit28:2  store i1 true, i1* %openNodes_addr_4, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="12" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
calculateBestOption.exit28:3  %node_visited_addr_6 = getelementptr [2304 x i1]* @node_visited, i64 0, i64 %tmp_i3

]]></node>
<StgValue><ssdm name="node_visited_addr_6"/></StgValue>
</operation>

<operation id="269" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="0" op_0_bw="1" op_1_bw="12">
<![CDATA[
calculateBestOption.exit28:4  store i1 true, i1* %node_visited_addr_6, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
calculateBestOption.exit28:5  %tmp_22 = icmp eq i32 %position_4, %finalPosition

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="271" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="exitcond_i2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
calculateBestOption.exit28:6  br i1 %tmp_22, label %.preheader, label %._crit_edge5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="272" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="243" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
_ifconv.i27:0  call void (...)* @_ssdm_op_SpecLoopName([23 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="273" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="246" bw="1" op_0_bw="12">
<![CDATA[
_ifconv.i27:3  %openNodes_load_1 = load i1* %openNodes_addr_5, align 1

]]></node>
<StgValue><ssdm name="openNodes_load_1"/></StgValue>
</operation>

<operation id="274" st_id="28" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="12">
<![CDATA[
_ifconv.i27:5  %bestOption_1 = load i32* %node_costPlusHeuristic_addr_4, align 4

]]></node>
<StgValue><ssdm name="bestOption_1"/></StgValue>
</operation>

<operation id="275" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv.i27:6  %tmp_8_i1 = icmp slt i32 %bestOption_1, %bestOption_i1

]]></node>
<StgValue><ssdm name="tmp_8_i1"/></StgValue>
</operation>

<operation id="276" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i27:7  %positionBestOption_positionBes_1 = select i1 %tmp_8_i1, i32 %positionBestOption_i11_cast, i32 %position_4

]]></node>
<StgValue><ssdm name="positionBestOption_positionBes_1"/></StgValue>
</operation>

<operation id="277" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i27:8  %bestOption_1_bestOption_i1 = select i1 %tmp_8_i1, i32 %bestOption_1, i32 %bestOption_i1

]]></node>
<StgValue><ssdm name="bestOption_1_bestOption_i1"/></StgValue>
</operation>

<operation id="278" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i27:9  %positionBestOption_2_i1 = select i1 %openNodes_load_1, i32 %position_4, i32 %positionBestOption_positionBes_1

]]></node>
<StgValue><ssdm name="positionBestOption_2_i1"/></StgValue>
</operation>

<operation id="279" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="253" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv.i27:10  %bestOption_2_i1 = select i1 %openNodes_load_1, i32 %bestOption_i1, i32 %bestOption_1_bestOption_i1

]]></node>
<StgValue><ssdm name="bestOption_2_i1"/></StgValue>
</operation>

<operation id="280" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="0">
<![CDATA[
_ifconv.i27:11  br label %.preheader1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="281" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader:0  %position_1 = phi i32 [ %position, %12 ], [ %finalPosition, %calculateBestOption.exit28 ]

]]></node>
<StgValue><ssdm name="position_1"/></StgValue>
</operation>

<operation id="282" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="64" op_0_bw="32">
<![CDATA[
.preheader:1  %tmp_25 = sext i32 %position_1 to i64

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="283" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:2  %node_father_addr_2 = getelementptr [2304 x i32]* @node_father, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="node_father_addr_2"/></StgValue>
</operation>

<operation id="284" st_id="29" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="12">
<![CDATA[
.preheader:3  %position = load i32* %node_father_addr_2, align 4

]]></node>
<StgValue><ssdm name="position"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="285" st_id="30" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="32" op_0_bw="12">
<![CDATA[
.preheader:3  %position = load i32* %node_father_addr_2, align 4

]]></node>
<StgValue><ssdm name="position"/></StgValue>
</operation>

<operation id="286" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:4  %tmp_26 = icmp eq i32 %position, -1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="287" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %tmp_26, label %13, label %12

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %node_coordinates_1_addr_1 = getelementptr [2304 x i32]* @node_coordinates_1, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="node_coordinates_1_addr_1"/></StgValue>
</operation>

<operation id="289" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="12">
<![CDATA[
:1  %node_coordinates_1_load_1 = load i32* %node_coordinates_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="node_coordinates_1_load_1"/></StgValue>
</operation>

<operation id="290" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="12" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %node_coordinates_0_addr_2 = getelementptr [2304 x i6]* @node_coordinates_0, i64 0, i64 %tmp_25

]]></node>
<StgValue><ssdm name="node_coordinates_0_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="30" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="6" op_0_bw="12">
<![CDATA[
:4  %node_coordinates_0_load_2 = load i6* %node_coordinates_0_addr_2, align 1

]]></node>
<StgValue><ssdm name="node_coordinates_0_load_2"/></StgValue>
</operation>

<operation id="292" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="13" op_0_bw="32">
<![CDATA[
:0  %tmp_8 = trunc i32 %yFinish_read to i13

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="293" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="8" op_0_bw="32">
<![CDATA[
:1  %tmp_9 = trunc i32 %xFinish_read to i8

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="294" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
:2  %p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_9, i5 0)

]]></node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="295" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="290" bw="11" op_0_bw="32">
<![CDATA[
:3  %tmp_10 = trunc i32 %xFinish_read to i11

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="296" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="13" op_0_bw="13" op_1_bw="11" op_2_bw="2">
<![CDATA[
:4  %p_shl5_cast = call i13 @_ssdm_op_BitConcatenate.i13.i11.i2(i11 %tmp_10, i2 0)

]]></node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="297" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:5  %tmp_30 = add i13 %p_shl4_cast, %p_shl5_cast

]]></node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="298" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:6  %tmp_31 = add i13 %tmp_8, %tmp_30

]]></node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="299" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="64" op_0_bw="13">
<![CDATA[
:7  %tmp_45_cast = sext i13 %tmp_31 to i64

]]></node>
<StgValue><ssdm name="tmp_45_cast"/></StgValue>
</operation>

<operation id="300" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %map_addr = getelementptr [2304 x i32]* %map_r, i64 0, i64 %tmp_45_cast

]]></node>
<StgValue><ssdm name="map_addr"/></StgValue>
</operation>

<operation id="301" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="296" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:9  store i32 4, i32* %map_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp><literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="32">
<![CDATA[
:10  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="303" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="12">
<![CDATA[
:1  %node_coordinates_1_load_1 = load i32* %node_coordinates_1_addr_1, align 4

]]></node>
<StgValue><ssdm name="node_coordinates_1_load_1"/></StgValue>
</operation>

<operation id="304" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="273" bw="13" op_0_bw="32">
<![CDATA[
:2  %tmp_11 = trunc i32 %node_coordinates_1_load_1 to i13

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="305" st_id="31" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="275" bw="6" op_0_bw="12">
<![CDATA[
:4  %node_coordinates_0_load_2 = load i6* %node_coordinates_0_addr_2, align 1

]]></node>
<StgValue><ssdm name="node_coordinates_0_load_2"/></StgValue>
</operation>

<operation id="306" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="276" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:5  %tmp_12 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %node_coordinates_0_load_2, i5 0)

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="307" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="277" bw="13" op_0_bw="11">
<![CDATA[
:6  %p_shl2_cast = zext i11 %tmp_12 to i13

]]></node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="308" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="278" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
:7  %tmp_13 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %node_coordinates_0_load_2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="309" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="279" bw="13" op_0_bw="8">
<![CDATA[
:8  %p_shl3_cast = zext i8 %tmp_13 to i13

]]></node>
<StgValue><ssdm name="p_shl3_cast"/></StgValue>
</operation>

<operation id="310" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:9  %tmp_32 = add i13 %p_shl3_cast, %p_shl2_cast

]]></node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="311" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="281" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
:10  %tmp_33 = add i13 %tmp_32, %tmp_11

]]></node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="312" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="282" bw="64" op_0_bw="13">
<![CDATA[
:11  %tmp_49_cast = sext i13 %tmp_33 to i64

]]></node>
<StgValue><ssdm name="tmp_49_cast"/></StgValue>
</operation>

<operation id="313" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="283" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %map_addr_1 = getelementptr [2304 x i32]* %map_r, i64 0, i64 %tmp_49_cast

]]></node>
<StgValue><ssdm name="map_addr_1"/></StgValue>
</operation>

<operation id="314" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
:13  store i32 2, i32* %map_addr_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="285" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
