$date
	Sat Aug 15 21:42:49 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module TESTBENCH $end
$var wire 1 ! Pz3 $end
$var wire 1 " Pz2 $end
$var wire 1 # Pz1 $end
$var reg 1 $ t1 $end
$var reg 1 % t2 $end
$var reg 1 & t3 $end
$var reg 1 ' t4 $end
$var reg 1 ( t5 $end
$var reg 1 ) t6 $end
$var reg 1 * t7 $end
$var reg 1 + t8 $end
$var reg 1 , t9 $end
$scope module M $end
$var wire 1 ' C $end
$var wire 1 - N1 $end
$var wire 1 . N2 $end
$var wire 1 / No1 $end
$var wire 1 ( S $end
$var wire 1 ) S1 $end
$var wire 1 " Y $end
$scope module M2 $end
$var wire 1 ' D0 $end
$var wire 1 - D1 $end
$var wire 1 . D2 $end
$var wire 1 ' D3 $end
$var wire 1 ( S0 $end
$var wire 1 ) S1 $end
$var wire 1 0 low $end
$var wire 1 1 high $end
$var wire 1 " Y $end
$scope module higmux $end
$var wire 1 . D0 $end
$var wire 1 ' D1 $end
$var wire 1 ( S $end
$var wire 1 1 Y $end
$upscope $end
$scope module lowmux $end
$var wire 1 ' D0 $end
$var wire 1 - D1 $end
$var wire 1 ( S $end
$var wire 1 0 Y $end
$upscope $end
$scope module outmux $end
$var wire 1 0 D0 $end
$var wire 1 1 D1 $end
$var wire 1 ) S $end
$var wire 1 " Y $end
$upscope $end
$upscope $end
$upscope $end
$scope module M2 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & C $end
$var wire 1 2 O1 $end
$var wire 1 3 O2 $end
$var wire 1 4 R1 $end
$var wire 1 5 R2 $end
$var wire 1 # Y $end
$scope module M1 $end
$var wire 1 2 D0 $end
$var wire 1 3 D1 $end
$var wire 1 $ S $end
$var wire 1 # Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
15
04
13
02
x1
x0
x/
x.
x-
x,
x+
x*
x)
x(
x'
0&
0%
0$
0#
x"
z!
$end
#1
1#
12
14
03
05
1&
#2
0&
1%
#3
0#
02
04
13
15
1&
#4
1#
0&
0%
1$
#5
0#
12
14
03
05
1&
#6
0&
1%
#7
1#
02
04
13
15
1&
#9
11
0"
1-
1.
1/
00
0)
0(
0'
#10
1"
1)
#11
01
10
0)
1(
#12
0"
1)
#13
1"
0-
0.
0/
01
0)
0(
1'
#14
0"
1)
#15
11
00
0)
1(
#16
1"
1)
#17
0,
0+
0*
#18
1,
#19
0,
1+
#20
1,
#21
0,
0+
1*
#22
1,
#23
0,
1+
#24
1,
#25
