// Seed: 2108139314
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input logic [7:0] id_1;
  assign id_3 = id_1[1];
endmodule
module module_1 #(
    parameter id_8 = 32'd82
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8
);
  inout wire _id_8;
  output wire id_7;
  input wire id_6;
  output logic [7:0] id_5;
  inout uwire id_4;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_7
  );
  inout logic [7:0] id_3;
  inout wire id_2;
  input wire id_1;
  wire id_9;
  assign id_4 = -1;
  assign id_5[1] = id_3;
  assign id_3[id_8] = -1;
  assign id_2 = id_1;
  logic id_10;
  logic id_11 = -1;
  wire [1 : 1 'b0] id_12;
endmodule
