
*** Running vivado
    with args -log zcu106_hdmi_platform_vid_phy_controller_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu106_hdmi_platform_vid_phy_controller_0.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu106_hdmi_platform_vid_phy_controller_0.tcl -notrace
Command: synth_design -top zcu106_hdmi_platform_vid_phy_controller_0 -part xczu7ev-ffvc1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11768 
WARNING: [Synth 8-2507] parameter declaration becomes local in vid_phy_controller_v2_2_0_gtp_common with formal parameter declaration list [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:120]
WARNING: [Synth 8-2507] parameter declaration becomes local in vid_phy_controller_v2_2_0_gtp_common with formal parameter declaration list [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:121]
WARNING: [Synth 8-2507] parameter declaration becomes local in vid_phy_controller_v2_2_0_gtp_common with formal parameter declaration list [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:122]
WARNING: [Synth 8-2507] parameter declaration becomes local in vid_phy_controller_v2_2_0_gtp_common with formal parameter declaration list [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:123]
WARNING: [Synth 8-2507] parameter declaration becomes local in vid_phy_controller_v2_2_0_gtp_common with formal parameter declaration list [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:124]
WARNING: [Synth 8-2507] parameter declaration becomes local in vid_phy_controller_v2_2_0_gtp_common with formal parameter declaration list [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_gtp_common.v:125]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 739.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_top' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:47]
	Parameter C_COMPONENT_NAME bound to: zcu106_hdmi_platform_vid_phy_controller_0 - type: string 
	Parameter C_FAMILY bound to: zynquplus - type: string 
	Parameter C_DEVICE bound to: xczu7ev - type: string 
	Parameter C_SPEEDGRADE bound to: -2 - type: string 
	Parameter C_SILICON_REVISION bound to: 0 - type: string 
	Parameter C_NIDRU bound to: 1 - type: integer 
	Parameter C_NIDRU_REFCLK_SEL bound to: 5 - type: integer 
	Parameter C_TX_REFCLK_SEL bound to: 0 - type: integer 
	Parameter C_RX_REFCLK_SEL bound to: 1 - type: integer 
	Parameter C_SupportLevel bound to: 1 - type: integer 
	Parameter C_TransceiverControl bound to: 0 - type: integer 
	Parameter c_sub_core_name bound to: zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper - type: string 
	Parameter C_Tx_No_Of_Channels bound to: 3 - type: integer 
	Parameter C_Rx_No_Of_Channels bound to: 3 - type: integer 
	Parameter C_Tx_Protocol bound to: 1 - type: integer 
	Parameter C_Rx_Protocol bound to: 1 - type: integer 
	Parameter C_TX_PLL_SELECTION bound to: 6 - type: integer 
	Parameter C_RX_PLL_SELECTION bound to: 0 - type: integer 
	Parameter C_INPUT_PIXELS_PER_CLOCK bound to: 2 - type: integer 
	Parameter Tx_Buffer_Bypass bound to: 1 - type: integer 
	Parameter C_Hdmi_Fast_Switch bound to: 1 - type: integer 
	Parameter C_Err_Irq_En bound to: 0 - type: integer 
	Parameter C_Txrefclk_Rdy_Invert bound to: 1 - type: integer 
	Parameter C_Use_GT_CH4_HDMI bound to: 0 - type: integer 
	Parameter C_vid_phy_axi4lite_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_vid_phy_axi4lite_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_vid_phy_tx_axi4s_ch_TDATA_WIDTH bound to: 20 - type: integer 
	Parameter C_vid_phy_tx_axi4s_ch_INT_TDATA_WIDTH bound to: 20 - type: integer 
	Parameter C_vid_phy_tx_axi4s_ch_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_vid_phy_rx_axi4s_ch_TDATA_WIDTH bound to: 20 - type: integer 
	Parameter C_vid_phy_rx_axi4s_ch_INT_TDATA_WIDTH bound to: 20 - type: integer 
	Parameter C_vid_phy_rx_axi4s_ch_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_vid_phy_control_sb_tx_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_vid_phy_status_sb_tx_TDATA_WIDTH bound to: 2 - type: integer 
	Parameter C_vid_phy_control_sb_rx_TDATA_WIDTH bound to: 1 - type: integer 
	Parameter C_vid_phy_status_sb_rx_TDATA_WIDTH bound to: 2 - type: integer 
	Parameter pBANK0 bound to: 5'b00000 
	Parameter pBANK1 bound to: 5'b00001 
	Parameter pBANK2 bound to: 5'b00010 
	Parameter pBANK3 bound to: 5'b00011 
	Parameter GTREFCLK0 bound to: 0 - type: integer 
	Parameter GTREFCLK1 bound to: 1 - type: integer 
	Parameter GTNORTHREFCLK0 bound to: 2 - type: integer 
	Parameter GTNORTHREFCLK1 bound to: 3 - type: integer 
	Parameter GTSOUTHREFCLK0 bound to: 4 - type: integer 
	Parameter GTSOUTHREFCLK1 bound to: 5 - type: integer 
	Parameter GTEASTREFCLK0 bound to: 6 - type: integer 
	Parameter GTEASTREFCLK1 bound to: 7 - type: integer 
	Parameter GTWESTREFCLK0 bound to: 8 - type: integer 
	Parameter GTWESTREFCLK1 bound to: 9 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:1183]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:958]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single' (1#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper.v:63]
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_top' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_top.v:174]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2970.000000 - type: float 
	Parameter C_FORCE_COMMONS bound to: 0 - type: integer 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_TYPE bound to: 2 - type: integer 
	Parameter C_GT_REV bound to: 57 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_COMMON bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_IN_SYSTEM_IBERT_CORE bound to: 2 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_CB_DISP bound to: 8'b00000000 
	Parameter C_RX_CB_K bound to: 8'b00000000 
	Parameter C_RX_CB_MAX_LEVEL bound to: 1 - type: integer 
	Parameter C_RX_CB_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CB_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CB_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_CC_DISP bound to: 8'b00000000 
	Parameter C_RX_CC_ENABLE bound to: 0 - type: integer 
	Parameter C_RESET_SEQUENCE_INTERVAL bound to: 0 - type: integer 
	Parameter C_RX_CC_K bound to: 8'b00000000 
	Parameter C_RX_CC_LEN_SEQ bound to: 1 - type: integer 
	Parameter C_RX_CC_NUM_SEQ bound to: 0 - type: integer 
	Parameter C_RX_CC_PERIODICITY bound to: 5000 - type: integer 
	Parameter C_RX_CC_VAL bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_COMMA_M_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_M_VAL bound to: 10'b1010000011 
	Parameter C_RX_COMMA_P_ENABLE bound to: 0 - type: integer 
	Parameter C_RX_COMMA_P_VAL bound to: 10'b0101111100 
	Parameter C_RX_DATA_DECODING bound to: 0 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 5.940000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 0 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_OUTCLK_FREQUENCY bound to: 297.000000 - type: float 
	Parameter C_RX_OUTCLK_SOURCE bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_RECCLK_OUTPUT bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RX_REFCLK_FREQUENCY bound to: 297.000000 - type: float 
	Parameter C_RX_SLIDE_MODE bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_USRCLK_FREQUENCY bound to: 297.000000 - type: float 
	Parameter C_RX_USRCLK2_FREQUENCY bound to: 297.000000 - type: float 
	Parameter C_SECONDARY_QPLL_ENABLE bound to: 1 - type: integer 
	Parameter C_SECONDARY_QPLL_REFCLK_FREQUENCY bound to: 297.000000 - type: float 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 3 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS_EXAMPLE bound to: 1 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_VAL bound to: 297.000000 - type: float 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 0 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_LINE_RATE bound to: 5.940000 - type: float 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 0 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_OUTCLK_FREQUENCY bound to: 297.000000 - type: float 
	Parameter C_TX_OUTCLK_SOURCE bound to: 4 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_REFCLK_FREQUENCY bound to: 297.000000 - type: float 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_USRCLK_FREQUENCY bound to: 297.000000 - type: float 
	Parameter C_TX_USRCLK2_FREQUENCY bound to: 297.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4.v:142]
	Parameter C_CHANNEL_ENABLE bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter C_COMMON_SCALING_FACTOR bound to: 1 - type: integer 
	Parameter C_CPLL_VCO_FREQUENCY bound to: 2970.000000 - type: float 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter C_GT_REV bound to: 57 - type: integer 
	Parameter C_INCLUDE_CPLL_CAL bound to: 1 - type: integer 
	Parameter C_ENABLE_COMMON_USRCLK bound to: 0 - type: integer 
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1 - type: integer 
	Parameter C_LOCATE_RESET_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_USER_DATA_WIDTH_SIZING bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_RX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER bound to: 0 - type: integer 
	Parameter C_LOCATE_TX_USER_CLOCKING bound to: 1 - type: integer 
	Parameter C_RESET_CONTROLLER_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_BUFFER_MODE bound to: 1 - type: integer 
	Parameter C_RX_DATA_DECODING bound to: 0 - type: integer 
	Parameter C_RX_ENABLE bound to: 1 - type: integer 
	Parameter C_RX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_RX_LINE_RATE bound to: 5.940000 - type: float 
	Parameter C_RX_MASTER_CHANNEL_IDX bound to: 0 - type: integer 
	Parameter C_RX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_RX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_RX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_RX_USER_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TOTAL_NUM_CHANNELS bound to: 3 - type: integer 
	Parameter C_TOTAL_NUM_COMMONS bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_ENABLE bound to: 0 - type: integer 
	Parameter C_TXPROGDIV_FREQ_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_BUFFBYPASS_MODE bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_BYPASS_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_BUFFER_MODE bound to: 0 - type: integer 
	Parameter C_TX_DATA_ENCODING bound to: 0 - type: integer 
	Parameter C_TX_ENABLE bound to: 1 - type: integer 
	Parameter C_TX_INT_DATA_WIDTH bound to: 20 - type: integer 
	Parameter C_TX_MASTER_CHANNEL_IDX bound to: 0 - type: integer 
	Parameter C_TX_OUTCLK_BUFG_GT_DIV bound to: 1 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_CONTENTS bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_INSTANCE_CTRL bound to: 0 - type: integer 
	Parameter C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 bound to: 1 - type: integer 
	Parameter C_TX_USER_CLOCKING_SOURCE bound to: 0 - type: integer 
	Parameter C_TX_USER_DATA_WIDTH bound to: 20 - type: integer 
	Parameter P_COMMON_ENABLE bound to: 48'b000000000000000000000000000000000000000000000001 
	Parameter P_TX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_RX_MASTER_CH_PACKED_IDX bound to: 0 - type: integer 
	Parameter P_CPLL_CAL_FREQ_COUNT_WINDOW bound to: 16'b0011111010000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD bound to: 18'b000001011100110100 
	Parameter P_CPLL_CAL_WAIT_DEASSERT_CPLLPD bound to: 16'b0000000100000000 
	Parameter P_CPLL_CAL_TXOUTCLK_PERIOD_DIV100 bound to: 18'b000000000000111011 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000010011000000100110000 
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper.v:56]
	Parameter MASTER_EN bound to: 0 - type: integer 
	Parameter NUM_CHANNELS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_channel' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
	Parameter NUM_CHANNELS bound to: 3 - type: integer 
	Parameter GTHE4_CHANNEL_ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ACJTAG_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ACJTAG_RESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter GTHE4_CHANNEL_ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter GTHE4_CHANNEL_ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter GTHE4_CHANNEL_ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter GTHE4_CHANNEL_A_RXOSCALRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_A_RXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_A_RXTERMINATION bound to: 1'b1 
	Parameter GTHE4_CHANNEL_A_TXDIFFCTRL bound to: 5'b01100 
	Parameter GTHE4_CHANNEL_A_TXPROGDIVRESET bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CAPBYPASS_FORCE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter GTHE4_CHANNEL_CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CH_HSPMUX bound to: 16'b0100010000111100 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter GTHE4_CHANNEL_CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter GTHE4_CHANNEL_CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_MAX_LAT bound to: 6 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_MIN_LAT bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter GTHE4_CHANNEL_CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter GTHE4_CHANNEL_CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_CPLL_FBDIV bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter GTHE4_CHANNEL_CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE4_CHANNEL_CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter GTHE4_CHANNEL_CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DDI_CTRL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter GTHE4_CHANNEL_DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_DELAY_ELEC bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_ES_CONTROL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter GTHE4_CHANNEL_ES_PRESCALE bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_GEARBOX_MODE bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOCAL_MASTER bound to: 1'b1 
	Parameter GTHE4_CHANNEL_LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_LPBK_RG_CTRL bound to: 4'b1110 
	Parameter GTHE4_CHANNEL_OOBDIVCTL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_OOB_PWRUP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter GTHE4_CHANNEL_PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter GTHE4_CHANNEL_PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter GTHE4_CHANNEL_PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTHE4_CHANNEL_PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter GTHE4_CHANNEL_PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter GTHE4_CHANNEL_PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter GTHE4_CHANNEL_PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter GTHE4_CHANNEL_PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_PROCESS_PAR bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RATE_SW_USE_DRP bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXBUFRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter GTHE4_CHANNEL_RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RXBUF_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2 bound to: 16'b0000001001101001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN2 bound to: 10'b1001101001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001 
	Parameter GTHE4_CHANNEL_RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter GTHE4_CHANNEL_RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter GTHE4_CHANNEL_RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter GTHE4_CHANNEL_RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter GTHE4_CHANNEL_RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter GTHE4_CHANNEL_RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter GTHE4_CHANNEL_RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter GTHE4_CHANNEL_RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter GTHE4_CHANNEL_RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter GTHE4_CHANNEL_RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter GTHE4_CHANNEL_RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter GTHE4_CHANNEL_RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter GTHE4_CHANNEL_RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter GTHE4_CHANNEL_RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter GTHE4_CHANNEL_RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter GTHE4_CHANNEL_RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter GTHE4_CHANNEL_RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE4_CHANNEL_RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter GTHE4_CHANNEL_RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_RXISCANRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter GTHE4_CHANNEL_RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter GTHE4_CHANNEL_RXOOB_CFG bound to: 9'b000000110 
	Parameter GTHE4_CHANNEL_RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXOUT_DIV bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter GTHE4_CHANNEL_RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter GTHE4_CHANNEL_RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter GTHE4_CHANNEL_RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPI_CFG0 bound to: 16'b0001001100000000 
	Parameter GTHE4_CHANNEL_RXPI_CFG1 bound to: 16'b0000000011111101 
	Parameter GTHE4_CHANNEL_RXPI_LPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPI_SEL_LC bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPI_STARTCODE bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPMACLK_SEL bound to: DATA - type: string 
	Parameter GTHE4_CHANNEL_RXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter GTHE4_CHANNEL_RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_RXSLIDE_MODE bound to: OFF - type: string 
	Parameter GTHE4_CHANNEL_RXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_AFE_CM_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter GTHE4_CHANNEL_RX_BUFFER_CFG bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_CLK25_DIV bound to: 12 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_RX_CM_BUF_PD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_CM_SEL bound to: 3 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CM_TRIM bound to: 10 - type: integer 
	Parameter GTHE4_CHANNEL_RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter GTHE4_CHANNEL_RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DDI_SEL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RX_DEGEN_CTRL bound to: 3'b011 
	Parameter GTHE4_CHANNEL_RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter GTHE4_CHANNEL_RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_RX_DIV2_MODE_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_EN_HI_LR bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter GTHE4_CHANNEL_RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE4_CHANNEL_RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter GTHE4_CHANNEL_RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SUM_IREF_TUNE bound to: 4'b1001 
	Parameter GTHE4_CHANNEL_RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter GTHE4_CHANNEL_RX_SUM_VCMTUNE bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter GTHE4_CHANNEL_RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_VREG_CTRL bound to: 3'b101 
	Parameter GTHE4_CHANNEL_RX_VREG_PDB bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter GTHE4_CHANNEL_RX_XMODE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SAS_12G_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter GTHE4_CHANNEL_SATA_BURST_VAL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter GTHE4_CHANNEL_SATA_EIDLE_VAL bound to: 3'b100 
	Parameter GTHE4_CHANNEL_SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_MODE bound to: FAST - type: string 
	Parameter GTHE4_CHANNEL_SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter GTHE4_CHANNEL_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTHE4_CHANNEL_SRSTMODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TAPDLY_SET_TX bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TEMPERATURE_PAR bound to: 4'b0010 
	Parameter GTHE4_CHANNEL_TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter GTHE4_CHANNEL_TERM_RCAL_OVRD bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter GTHE4_CHANNEL_TST_RSV0 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TST_RSV1 bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXBUF_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter GTHE4_CHANNEL_TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter GTHE4_CHANNEL_TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter GTHE4_CHANNEL_TXDRVBIAS_N bound to: 4'b1010 
	Parameter GTHE4_CHANNEL_TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter GTHE4_CHANNEL_TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_TXOUT_DIV bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TXPCSRESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter GTHE4_CHANNEL_TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter GTHE4_CHANNEL_TXPH_CFG bound to: 16'b0000001100100011 
	Parameter GTHE4_CHANNEL_TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPI_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXPI_CFG0 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG1 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG2 bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPI_CFG3 bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXPI_CFG4 bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_CFG5 bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXPI_GRAY_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_LPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_PPM bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter GTHE4_CHANNEL_TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter GTHE4_CHANNEL_TXPI_VREFSEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPMARESET_TIME bound to: 5'b00011 
	Parameter GTHE4_CHANNEL_TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_MULTILANE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXSYNC_OVRD bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_CLK25_DIV bound to: 12 - type: integer 
	Parameter GTHE4_CHANNEL_TX_CLKMUX_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter GTHE4_CHANNEL_TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter GTHE4_CHANNEL_TX_DEEMPH0 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH1 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH2 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DEEMPH3 bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter GTHE4_CHANNEL_TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter GTHE4_CHANNEL_TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter GTHE4_CHANNEL_TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter GTHE4_CHANNEL_TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter GTHE4_CHANNEL_TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter GTHE4_CHANNEL_TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter GTHE4_CHANNEL_TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter GTHE4_CHANNEL_TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter GTHE4_CHANNEL_TX_PHICAL_CFG2 bound to: 16'b0000001000000000 
	Parameter GTHE4_CHANNEL_TX_PI_BIASSET bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_PMADATA_OPT bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter GTHE4_CHANNEL_TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter GTHE4_CHANNEL_TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter GTHE4_CHANNEL_TX_PROGDIV_CFG bound to: 20.000000 - type: float 
	Parameter GTHE4_CHANNEL_TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter GTHE4_CHANNEL_TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter GTHE4_CHANNEL_TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter GTHE4_CHANNEL_TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_SW_MEAS bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_VREG_CTRL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TX_VREG_PDB bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX_VREG_VREFSEL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter GTHE4_CHANNEL_USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter GTHE4_CHANNEL_USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter GTHE4_CHANNEL_USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_EXT_CNTL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter GTHE4_CHANNEL_USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter GTHE4_CHANNEL_USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter GTHE4_CHANNEL_USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter GTHE4_CHANNEL_USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter GTHE4_CHANNEL_USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter GTHE4_CHANNEL_USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter GTHE4_CHANNEL_USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter GTHE4_CHANNEL_USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter GTHE4_CHANNEL_USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter GTHE4_CHANNEL_USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter GTHE4_CHANNEL_USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter GTHE4_CHANNEL_USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_USB_RAW_ELEC bound to: 1'b0 
	Parameter GTHE4_CHANNEL_USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter GTHE4_CHANNEL_USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter GTHE4_CHANNEL_USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter GTHE4_CHANNEL_USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_Y_ALL_MODE bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPDIR_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSQ_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSX_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFGRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLFREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_CPLLPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLREFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE4_CHANNEL_CPLLRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONFIFORESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITORCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPADDR_VAL bound to: 10'b0000000000 
	Parameter GTHE4_CHANNEL_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPRST_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANTRIGGER_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FREQOS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTGREFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRSVD_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_GTRXRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESETSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_INCPCTRL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOOPBACK_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_PCIEEQRXEQADAPTDONE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTIDLE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTTXSYNCSTART_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEUSERRATEDONE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCSRSVDIN_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_QPLL0CLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0FREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0REFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1CLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1FREQLOCK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1REFCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESETOVRD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXAFECFOKEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXBUFRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDROVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDI_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_RXCHBONDLEVEL_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_RXCHBONDMASTER_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDSLAVE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALSTART_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_RXCOMMADETEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCCTRL_VAL bound to: 2'b01 
	Parameter GTHE4_CHANNEL_RXDFEAGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFCNUM_VAL bound to: 4'b1101 
	Parameter GTHE4_CHANNEL_RXDFECFOKFEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFPULSE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKOVREN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9HOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9OVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEXYDEN_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDLYBYPASS_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXELECIDLEMODE_VAL bound to: 2'b11 
	Parameter GTHE4_CHANNEL_RXEQTRAINING_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXGEARBOXSLIP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFKLOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMONITORSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXOOBRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOUTCLKSEL_VAL bound to: 3'b010 
	Parameter GTHE4_CHANNEL_RXPCOMMAALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPD_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYPD_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPLLCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSCNTRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_RXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXQPIEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATE_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_RXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPOUTCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPPMA_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYSCLKSEL_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_RXTERMINATION_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_RXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SIGVALIDCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TSTIN_VAL bound to: 20'b00000000000000000000 
	Parameter GTHE4_CHANNEL_TX8B10BBYPASS_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TX8B10BEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMINIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMSAS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMWAKE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL0_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXCTRL1_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_CHANNEL_TXCTRL2_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXDATA_VAL bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter GTHE4_CHANNEL_TXDATAEXTENDRSVD_VAL bound to: 8'b00000000 
	Parameter GTHE4_CHANNEL_TXDCCFORCESTART_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDEEMPH_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXDETECTRX_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDIFFCTRL_VAL bound to: 5'b11000 
	Parameter GTHE4_CHANNEL_TXDLYBYPASS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYUPDOWN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXELECIDLE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXHEADER_VAL bound to: 6'b000000 
	Parameter GTHE4_CHANNEL_TXINHIBIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLATCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSTRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU2LPEXIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU3WAKE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMAINCURSOR_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_TXMARGIN_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXMUXDCDEXHOLD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDORWREN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXONESZEROS_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXOUTCLKSEL_VAL bound to: 3'b101 
	Parameter GTHE4_CHANNEL_TXPCSRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPD_VAL bound to: 2'b00 
	Parameter GTHE4_CHANNEL_TXPDELECIDLEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGNEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYTSTCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHINIT_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMOVRDEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMPD_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXPIPPMSEL_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSTEPSIZE_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPISOPD_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPLLCLKSEL_VAL bound to: 2'b11 
	Parameter GTHE4_CHANNEL_TXPMARESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOLARITY_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOSTCURSOR_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPRBSFORCEERR_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSSEL_VAL bound to: 4'b0000 
	Parameter GTHE4_CHANNEL_TXPRECURSOR_VAL bound to: 5'b00000 
	Parameter GTHE4_CHANNEL_TXPROGDIVRESET_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIBIASEN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIWEAKPUP_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATE_VAL bound to: 3'b000 
	Parameter GTHE4_CHANNEL_TXRATEMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSEQUENCE_VAL bound to: 7'b0000000 
	Parameter GTHE4_CHANNEL_TXSWING_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCALLIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCIN_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCMODE_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYSCLKSEL_VAL bound to: 2'b10 
	Parameter GTHE4_CHANNEL_TXUSERRDY_VAL bound to: 1'b1 
	Parameter GTHE4_CHANNEL_TXUSRCLK_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK2_VAL bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPDIR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSQ_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CDRSTEPSX_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CFGRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLFREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLLOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLREFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_CPLLRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONFIFORESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DMONITORCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPRST_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_EYESCANTRIGGER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_FREQOS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTGREFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTHRXP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTNORTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTRXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTSOUTHREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_GTTXRESETSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_INCPCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_LOOPBACK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEEQRXEQADAPTDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIERSTTXSYNCSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCIEUSERRATEDONE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_PCSRSVDIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL0REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1CLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1FREQLOCK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_QPLL1REFCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RESETOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXAFECFOKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXBUFRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRFREQRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDROVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCDRRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDLEVEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDMASTER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCHBONDSLAVE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCKCALSTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXCOMMADETEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEAGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFCNUM_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKFPULSE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFECFOKOVREN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEKHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFELPMRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP10OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP11OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP12OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP13OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP14OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP15OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP2OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP3OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP4OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP5OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP6OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP7OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP8OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9HOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFETAP9OVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEUTOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEVPOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDFEXYDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXEQTRAINING_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXGEARBOXSLIP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMGCOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMHFOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMLFKLOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXLPMOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXMONITORSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOOBRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSCALRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOSOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCOMMAALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSCNTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXQPIEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIDE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPOUTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSLIPPMA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXTERMINATION_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_RXUSRCLK2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_SIGVALIDCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TSTIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX8B10BBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TX8B10BEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMSAS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCOMWAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXCTRL2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDATA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDATAEXTENDRSVD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCFORCESTART_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDCCRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDEEMPH_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDETECTRX_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDIFFCTRL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYBYPASS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXDLYUPDOWN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXELECIDLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXHEADER_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXINHIBIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLATCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSTRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU2LPEXIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXLFPSU3WAKE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMAINCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMARGIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDEXHOLD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXMUXDCDORWREN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXONESZEROS_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXOUTCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPCSRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPDELECIDLEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHALIGNEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHDLYTSTCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHINIT_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPHOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMOVRDEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPIPPMSTEPSIZE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPISOPD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPLLCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPMARESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOLARITY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPOSTCURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSFORCEERR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRBSSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPRECURSOR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXPROGDIVRESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIBIASEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXQPIWEAKPUP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXRATEMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSEQUENCE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSWING_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCALLIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCIN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYNCMODE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXSYSCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSERRDY_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_CHANNEL_TXUSRCLK2_TIE_EN bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:7155]
	Parameter ACJTAG_DEBUG_MODE bound to: 1'b0 
	Parameter ACJTAG_MODE bound to: 1'b0 
	Parameter ACJTAG_RESET bound to: 1'b0 
	Parameter ADAPT_CFG0 bound to: 16'b0001000000000000 
	Parameter ADAPT_CFG1 bound to: 16'b1100100000000000 
	Parameter ADAPT_CFG2 bound to: 16'b0000000000000000 
	Parameter ALIGN_COMMA_DOUBLE bound to: FALSE - type: string 
	Parameter ALIGN_COMMA_ENABLE bound to: 10'b0000000000 
	Parameter ALIGN_COMMA_WORD bound to: 1 - type: integer 
	Parameter ALIGN_MCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_MCOMMA_VALUE bound to: 10'b1010000011 
	Parameter ALIGN_PCOMMA_DET bound to: FALSE - type: string 
	Parameter ALIGN_PCOMMA_VALUE bound to: 10'b0101111100 
	Parameter A_RXOSCALRESET bound to: 1'b0 
	Parameter A_RXPROGDIVRESET bound to: 1'b0 
	Parameter A_RXTERMINATION bound to: 1'b1 
	Parameter A_TXDIFFCTRL bound to: 5'b01100 
	Parameter A_TXPROGDIVRESET bound to: 1'b0 
	Parameter CAPBYPASS_FORCE bound to: 1'b0 
	Parameter CBCC_DATA_SOURCE_SEL bound to: ENCODED - type: string 
	Parameter CDR_SWAP_MODE_EN bound to: 1'b0 
	Parameter CFOK_PWRSVE_EN bound to: 1'b1 
	Parameter CHAN_BOND_KEEP_ALIGN bound to: FALSE - type: string 
	Parameter CHAN_BOND_MAX_SKEW bound to: 1 - type: integer 
	Parameter CHAN_BOND_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CHAN_BOND_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CHAN_BOND_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CHAN_BOND_SEQ_LEN bound to: 1 - type: integer 
	Parameter CH_HSPMUX bound to: 16'b0100010000111100 
	Parameter CKCAL1_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL1_CFG_1 bound to: 16'b0101000011000000 
	Parameter CKCAL1_CFG_2 bound to: 16'b0000000000001010 
	Parameter CKCAL1_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_0 bound to: 16'b1100000011000000 
	Parameter CKCAL2_CFG_1 bound to: 16'b1000000011000000 
	Parameter CKCAL2_CFG_2 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_3 bound to: 16'b0000000000000000 
	Parameter CKCAL2_CFG_4 bound to: 16'b0000000000000000 
	Parameter CKCAL_RSVD0 bound to: 16'b0000000000000000 
	Parameter CKCAL_RSVD1 bound to: 16'b0000010000000000 
	Parameter CLK_CORRECT_USE bound to: FALSE - type: string 
	Parameter CLK_COR_KEEP_IDLE bound to: FALSE - type: string 
	Parameter CLK_COR_MAX_LAT bound to: 6 - type: integer 
	Parameter CLK_COR_MIN_LAT bound to: 4 - type: integer 
	Parameter CLK_COR_PRECEDENCE bound to: TRUE - type: string 
	Parameter CLK_COR_REPEAT_WAIT bound to: 0 - type: integer 
	Parameter CLK_COR_SEQ_1_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_1_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_1 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_2 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_3 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_4 bound to: 10'b0000000000 
	Parameter CLK_COR_SEQ_2_ENABLE bound to: 4'b1111 
	Parameter CLK_COR_SEQ_2_USE bound to: FALSE - type: string 
	Parameter CLK_COR_SEQ_LEN bound to: 1 - type: integer 
	Parameter CPLL_CFG0 bound to: 16'b0000000111111010 
	Parameter CPLL_CFG1 bound to: 16'b0000000000100011 
	Parameter CPLL_CFG2 bound to: 16'b0000000000000010 
	Parameter CPLL_CFG3 bound to: 16'b0000000000000000 
	Parameter CPLL_FBDIV bound to: 2 - type: integer 
	Parameter CPLL_FBDIV_45 bound to: 5 - type: integer 
	Parameter CPLL_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter CPLL_LOCK_CFG bound to: 16'b0000000111101000 
	Parameter CPLL_REFCLK_DIV bound to: 1 - type: integer 
	Parameter CTLE3_OCAP_EXT_CTRL bound to: 3'b000 
	Parameter CTLE3_OCAP_EXT_EN bound to: 1'b0 
	Parameter DDI_CTRL bound to: 2'b00 
	Parameter DDI_REALIGN_WAIT bound to: 15 - type: integer 
	Parameter DEC_MCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_PCOMMA_DETECT bound to: FALSE - type: string 
	Parameter DEC_VALID_COMMA_ONLY bound to: FALSE - type: string 
	Parameter DELAY_ELEC bound to: 1'b0 
	Parameter DMONITOR_CFG0 bound to: 10'b0000000000 
	Parameter DMONITOR_CFG1 bound to: 8'b00000000 
	Parameter ES_CLK_PHASE_SEL bound to: 1'b0 
	Parameter ES_CONTROL bound to: 6'b000000 
	Parameter ES_ERRDET_EN bound to: FALSE - type: string 
	Parameter ES_EYE_SCAN_EN bound to: FALSE - type: string 
	Parameter ES_HORZ_OFFSET bound to: 12'b000000000000 
	Parameter ES_PRESCALE bound to: 5'b00000 
	Parameter ES_QUALIFIER0 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER1 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER2 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER3 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER4 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER5 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER6 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER7 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER8 bound to: 16'b0000000000000000 
	Parameter ES_QUALIFIER9 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_QUAL_MASK9 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK0 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK1 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK2 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK3 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK4 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK5 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK6 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK7 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK8 bound to: 16'b0000000000000000 
	Parameter ES_SDATA_MASK9 bound to: 16'b0000000000000000 
	Parameter EYE_SCAN_SWAP_EN bound to: 1'b0 
	Parameter FTS_DESKEW_SEQ_ENABLE bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_CFG bound to: 4'b1111 
	Parameter FTS_LANE_DESKEW_EN bound to: FALSE - type: string 
	Parameter GEARBOX_MODE bound to: 5'b00000 
	Parameter ISCAN_CK_PH_SEL2 bound to: 1'b0 
	Parameter LOCAL_MASTER bound to: 1'b1 
	Parameter LPBK_BIAS_CTRL bound to: 3'b100 
	Parameter LPBK_EN_RCAL_B bound to: 1'b0 
	Parameter LPBK_EXT_RCAL bound to: 4'b1000 
	Parameter LPBK_IND_CTRL0 bound to: 3'b000 
	Parameter LPBK_IND_CTRL1 bound to: 3'b000 
	Parameter LPBK_IND_CTRL2 bound to: 3'b000 
	Parameter LPBK_RG_CTRL bound to: 4'b1110 
	Parameter OOBDIVCTL bound to: 2'b00 
	Parameter OOB_PWRUP bound to: 1'b0 
	Parameter PCI3_AUTO_REALIGN bound to: OVR_1K_BLK - type: string 
	Parameter PCI3_PIPE_RX_ELECIDLE bound to: 1'b0 
	Parameter PCI3_RX_ASYNC_EBUF_BYPASS bound to: 2'b00 
	Parameter PCI3_RX_ELECIDLE_EI2_ENABLE bound to: 1'b0 
	Parameter PCI3_RX_ELECIDLE_H2L_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_H2L_DISABLE bound to: 3'b000 
	Parameter PCI3_RX_ELECIDLE_HI_COUNT bound to: 6'b000000 
	Parameter PCI3_RX_ELECIDLE_LP4_DISABLE bound to: 1'b0 
	Parameter PCI3_RX_FIFO_DISABLE bound to: 1'b0 
	Parameter PCIE3_CLK_COR_EMPTY_THRSH bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_FULL_THRSH bound to: 6'b010000 
	Parameter PCIE3_CLK_COR_MAX_LAT bound to: 5'b00100 
	Parameter PCIE3_CLK_COR_MIN_LAT bound to: 5'b00000 
	Parameter PCIE3_CLK_COR_THRSH_TIMER bound to: 6'b001000 
	Parameter PCIE_BUFG_DIV_CTRL bound to: 16'b0001000000000000 
	Parameter PCIE_PLL_SEL_MODE_GEN12 bound to: 2'b00 
	Parameter PCIE_PLL_SEL_MODE_GEN3 bound to: 2'b10 
	Parameter PCIE_PLL_SEL_MODE_GEN4 bound to: 2'b10 
	Parameter PCIE_RXPCS_CFG_GEN3 bound to: 16'b0000101010100101 
	Parameter PCIE_RXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCIE_TXPCS_CFG_GEN3 bound to: 16'b0010010010100100 
	Parameter PCIE_TXPMA_CFG bound to: 16'b0010100000001010 
	Parameter PCS_PCIE_EN bound to: FALSE - type: string 
	Parameter PCS_RSVD0 bound to: 16'b0000000000000000 
	Parameter PD_TRANS_TIME_FROM_P2 bound to: 12'b000000111100 
	Parameter PD_TRANS_TIME_NONE_P2 bound to: 8'b00011001 
	Parameter PD_TRANS_TIME_TO_P2 bound to: 8'b01100100 
	Parameter PREIQ_FREQ_BST bound to: 0 - type: integer 
	Parameter PROCESS_PAR bound to: 3'b010 
	Parameter RATE_SW_USE_DRP bound to: 1'b1 
	Parameter RCLK_SIPO_DLY_ENB bound to: 1'b0 
	Parameter RCLK_SIPO_INV_EN bound to: 1'b0 
	Parameter RESET_POWERSAVE_DISABLE bound to: 1'b0 
	Parameter RTX_BUF_CML_CTRL bound to: 3'b010 
	Parameter RTX_BUF_TERM_CTRL bound to: 2'b00 
	Parameter RXBUFRESET_TIME bound to: 5'b00011 
	Parameter RXBUF_ADDR_MODE bound to: FAST - type: string 
	Parameter RXBUF_EIDLE_HI_CNT bound to: 4'b1000 
	Parameter RXBUF_EIDLE_LO_CNT bound to: 4'b0000 
	Parameter RXBUF_EN bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_CB_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_RESET_ON_COMMAALIGN bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_EIDLE bound to: FALSE - type: string 
	Parameter RXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_OVFLW bound to: 61 - type: integer 
	Parameter RXBUF_THRESH_OVRD bound to: TRUE - type: string 
	Parameter RXBUF_THRESH_UNDFLW bound to: 1 - type: integer 
	Parameter RXCDRFREQRESET_TIME bound to: 5'b00001 
	Parameter RXCDRPHRESET_TIME bound to: 5'b00001 
	Parameter RXCDR_CFG0 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG0_GEN3 bound to: 16'b0000000000000011 
	Parameter RXCDR_CFG1 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG1_GEN3 bound to: 16'b0000000000000000 
	Parameter RXCDR_CFG2 bound to: 16'b0000001001101001 
	Parameter RXCDR_CFG2_GEN2 bound to: 10'b1001101001 
	Parameter RXCDR_CFG2_GEN3 bound to: 16'b0000001001101001 
	Parameter RXCDR_CFG2_GEN4 bound to: 16'b0000000101100100 
	Parameter RXCDR_CFG3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN2 bound to: 6'b010010 
	Parameter RXCDR_CFG3_GEN3 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG3_GEN4 bound to: 16'b0000000000010010 
	Parameter RXCDR_CFG4 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG4_GEN3 bound to: 16'b0101110011110110 
	Parameter RXCDR_CFG5 bound to: 16'b1011010001101011 
	Parameter RXCDR_CFG5_GEN3 bound to: 16'b0001010001101011 
	Parameter RXCDR_FR_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCDR_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RXCDR_LOCK_CFG0 bound to: 16'b0010001000000001 
	Parameter RXCDR_LOCK_CFG1 bound to: 16'b1001111111111111 
	Parameter RXCDR_LOCK_CFG2 bound to: 16'b0111011111000011 
	Parameter RXCDR_LOCK_CFG3 bound to: 16'b0000000000000001 
	Parameter RXCDR_LOCK_CFG4 bound to: 16'b0000000000000000 
	Parameter RXCDR_PH_RESET_ON_EIDLE bound to: 1'b0 
	Parameter RXCFOK_CFG0 bound to: 16'b0000000000000000 
	Parameter RXCFOK_CFG1 bound to: 16'b1000000000010101 
	Parameter RXCFOK_CFG2 bound to: 16'b0000001010101110 
	Parameter RXCKCAL1_IQ_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_I_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL1_Q_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_DX_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_D_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_S_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXCKCAL2_X_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter RXDFELPMRESET_TIME bound to: 7'b0001111 
	Parameter RXDFELPM_KL_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFELPM_KL_CFG1 bound to: 16'b1010000011100010 
	Parameter RXDFELPM_KL_CFG2 bound to: 16'b0000000100000000 
	Parameter RXDFE_CFG0 bound to: 16'b0000101000000000 
	Parameter RXDFE_CFG1 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_GC_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_GC_CFG2 bound to: 16'b1111111111100000 
	Parameter RXDFE_H2_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H2_CFG1 bound to: 16'b0000000000000010 
	Parameter RXDFE_H3_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H3_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H4_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H4_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H5_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H5_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H6_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H6_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H7_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H7_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H8_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H8_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_H9_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_H9_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HA_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HA_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HB_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HB_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HC_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HC_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HD_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HD_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HE_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HE_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_HF_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_HF_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_KH_CFG1 bound to: 16'b1000000000000000 
	Parameter RXDFE_KH_CFG2 bound to: 16'b0010011000010011 
	Parameter RXDFE_KH_CFG3 bound to: 16'b0100000100011100 
	Parameter RXDFE_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXDFE_PWR_SAVING bound to: 1'b1 
	Parameter RXDFE_UT_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_UT_CFG1 bound to: 16'b0000000000000011 
	Parameter RXDFE_UT_CFG2 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG0 bound to: 16'b0000000000000000 
	Parameter RXDFE_VP_CFG1 bound to: 16'b1000000000110011 
	Parameter RXDLY_CFG bound to: 16'b0000000000010000 
	Parameter RXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter RXELECIDLE_CFG bound to: SIGCFG_4 - type: string 
	Parameter RXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter RXGEARBOX_EN bound to: FALSE - type: string 
	Parameter RXISCANRESET_TIME bound to: 5'b00001 
	Parameter RXLPM_CFG bound to: 16'b0000000000000000 
	Parameter RXLPM_GC_CFG bound to: 16'b1000000000000000 
	Parameter RXLPM_KH_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_KH_CFG1 bound to: 16'b0000000000000010 
	Parameter RXLPM_OS_CFG0 bound to: 16'b0000000000000000 
	Parameter RXLPM_OS_CFG1 bound to: 16'b1000000000000010 
	Parameter RXOOB_CFG bound to: 9'b000000110 
	Parameter RXOOB_CLK_CFG bound to: PMA - type: string 
	Parameter RXOSCALRESET_TIME bound to: 5'b00011 
	Parameter RXOUT_DIV bound to: 1 - type: integer 
	Parameter RXPCSRESET_TIME bound to: 5'b00011 
	Parameter RXPHBEACON_CFG bound to: 16'b0000000000000000 
	Parameter RXPHDLY_CFG bound to: 16'b0010000001110000 
	Parameter RXPHSAMP_CFG bound to: 16'b0010000100000000 
	Parameter RXPHSLIP_CFG bound to: 16'b1001100100110011 
	Parameter RXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter RXPI_AUTO_BW_SEL_BYPASS bound to: 1'b0 
	Parameter RXPI_CFG0 bound to: 16'b0001001100000000 
	Parameter RXPI_CFG1 bound to: 16'b0000000011111101 
	Parameter RXPI_LPM bound to: 1'b0 
	Parameter RXPI_SEL_LC bound to: 2'b00 
	Parameter RXPI_STARTCODE bound to: 2'b00 
	Parameter RXPI_VREFSEL bound to: 1'b0 
	Parameter RXPMACLK_SEL bound to: DATA - type: string 
	Parameter RXPMARESET_TIME bound to: 5'b00011 
	Parameter RXPRBS_ERR_LOOPBACK bound to: 1'b0 
	Parameter RXPRBS_LINKACQ_CNT bound to: 15 - type: integer 
	Parameter RXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter RXSLIDE_AUTO_WAIT bound to: 7 - type: integer 
	Parameter RXSLIDE_MODE bound to: OFF - type: string 
	Parameter RXSYNC_MULTILANE bound to: 1'b1 
	Parameter RXSYNC_OVRD bound to: 1'b0 
	Parameter RXSYNC_SKIP_DA bound to: 1'b0 
	Parameter RX_AFE_CM_EN bound to: 1'b0 
	Parameter RX_BIAS_CFG0 bound to: 16'b0001010101010100 
	Parameter RX_BUFFER_CFG bound to: 6'b000000 
	Parameter RX_CAPFF_SARC_ENB bound to: 1'b0 
	Parameter RX_CLK25_DIV bound to: 12 - type: integer 
	Parameter RX_CLKMUX_EN bound to: 1'b1 
	Parameter RX_CLK_SLIP_OVRD bound to: 5'b00000 
	Parameter RX_CM_BUF_CFG bound to: 4'b1010 
	Parameter RX_CM_BUF_PD bound to: 1'b0 
	Parameter RX_CM_SEL bound to: 3 - type: integer 
	Parameter RX_CM_TRIM bound to: 10 - type: integer 
	Parameter RX_CTLE3_LPF bound to: 8'b11111111 
	Parameter RX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter RX_DDI_SEL bound to: 6'b000000 
	Parameter RX_DEFER_RESET_BUF_EN bound to: TRUE - type: string 
	Parameter RX_DEGEN_CTRL bound to: 3'b011 
	Parameter RX_DFELPM_CFG0 bound to: 6 - type: integer 
	Parameter RX_DFELPM_CFG1 bound to: 1'b1 
	Parameter RX_DFELPM_KLKH_AGC_STUP_EN bound to: 1'b1 
	Parameter RX_DFE_AGC_CFG0 bound to: 2'b10 
	Parameter RX_DFE_AGC_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG0 bound to: 1 - type: integer 
	Parameter RX_DFE_KL_LPM_KH_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_KL_LPM_KL_CFG0 bound to: 2'b01 
	Parameter RX_DFE_KL_LPM_KL_CFG1 bound to: 4 - type: integer 
	Parameter RX_DFE_LPM_HOLD_DURING_EIDLE bound to: 1'b0 
	Parameter RX_DISPERR_SEQ_MATCH bound to: TRUE - type: string 
	Parameter RX_DIV2_MODE_B bound to: 1'b0 
	Parameter RX_DIVRESET_TIME bound to: 5'b00001 
	Parameter RX_EN_CTLE_RCAL_B bound to: 1'b0 
	Parameter RX_EN_HI_LR bound to: 1'b1 
	Parameter RX_EXT_RL_CTRL bound to: 9'b000000000 
	Parameter RX_EYESCAN_VS_CODE bound to: 7'b0000000 
	Parameter RX_EYESCAN_VS_NEG_DIR bound to: 1'b0 
	Parameter RX_EYESCAN_VS_RANGE bound to: 2'b00 
	Parameter RX_EYESCAN_VS_UT_SIGN bound to: 1'b0 
	Parameter RX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter RX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter RX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter RX_PMA_RSV0 bound to: 16'b0000000000000000 
	Parameter RX_PROGDIV_CFG bound to: 0.000000 - type: float 
	Parameter RX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter RX_RESLOAD_CTRL bound to: 4'b0000 
	Parameter RX_RESLOAD_OVRD bound to: 1'b0 
	Parameter RX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter RX_SIG_VALID_DLY bound to: 11 - type: integer 
	Parameter RX_SUM_DFETAPREP_EN bound to: 1'b0 
	Parameter RX_SUM_IREF_TUNE bound to: 4'b1001 
	Parameter RX_SUM_RESLOAD_CTRL bound to: 4'b0011 
	Parameter RX_SUM_VCMTUNE bound to: 4'b1010 
	Parameter RX_SUM_VCM_OVWR bound to: 1'b0 
	Parameter RX_SUM_VREF_TUNE bound to: 3'b100 
	Parameter RX_TUNE_AFE_OS bound to: 2'b00 
	Parameter RX_VREG_CTRL bound to: 3'b101 
	Parameter RX_VREG_PDB bound to: 1'b1 
	Parameter RX_WIDEMODE_CDR bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN3 bound to: 2'b00 
	Parameter RX_WIDEMODE_CDR_GEN4 bound to: 2'b01 
	Parameter RX_XCLK_SEL bound to: RXDES - type: string 
	Parameter RX_XMODE_SEL bound to: 1'b0 
	Parameter SAMPLE_CLK_PHASE bound to: 1'b0 
	Parameter SAS_12G_MODE bound to: 1'b0 
	Parameter SATA_BURST_SEQ_LEN bound to: 4'b1111 
	Parameter SATA_BURST_VAL bound to: 3'b100 
	Parameter SATA_CPLL_CFG bound to: VCO_3000MHZ - type: string 
	Parameter SATA_EIDLE_VAL bound to: 3'b100 
	Parameter SHOW_REALIGN_COMMA bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RECEIVER_DETECT_PASS bound to: TRUE - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter SIM_TX_EIDLE_DRIVE_LEVEL bound to: Z - type: string 
	Parameter SRSTMODE bound to: 1'b0 
	Parameter TAPDLY_SET_TX bound to: 2'b00 
	Parameter TEMPERATURE_PAR bound to: 4'b0010 
	Parameter TERM_RCAL_CFG bound to: 15'b100001000010001 
	Parameter TERM_RCAL_OVRD bound to: 3'b000 
	Parameter TRANS_TIME_RATE bound to: 8'b00001110 
	Parameter TST_RSV0 bound to: 8'b00000000 
	Parameter TST_RSV1 bound to: 8'b00000000 
	Parameter TXBUF_EN bound to: FALSE - type: string 
	Parameter TXBUF_RESET_ON_RATE_CHANGE bound to: TRUE - type: string 
	Parameter TXDLY_CFG bound to: 16'b1000000000010000 
	Parameter TXDLY_LCFG bound to: 16'b0000000000110000 
	Parameter TXDRVBIAS_N bound to: 4'b1010 
	Parameter TXFIFO_ADDR_CFG bound to: LOW - type: string 
	Parameter TXGBOX_FIFO_INIT_RD_ADDR bound to: 4 - type: integer 
	Parameter TXGEARBOX_EN bound to: FALSE - type: string 
	Parameter TXOUT_DIV bound to: 2 - type: integer 
	Parameter TXPCSRESET_TIME bound to: 5'b00011 
	Parameter TXPHDLY_CFG0 bound to: 16'b0110000001110000 
	Parameter TXPHDLY_CFG1 bound to: 16'b0000000000001111 
	Parameter TXPH_CFG bound to: 16'b0000001100100011 
	Parameter TXPH_CFG2 bound to: 16'b0000000000000000 
	Parameter TXPH_MONITOR_SEL bound to: 5'b00000 
	Parameter TXPI_CFG bound to: 16'b0000000000000000 
	Parameter TXPI_CFG0 bound to: 2'b00 
	Parameter TXPI_CFG1 bound to: 2'b00 
	Parameter TXPI_CFG2 bound to: 2'b00 
	Parameter TXPI_CFG3 bound to: 1'b1 
	Parameter TXPI_CFG4 bound to: 1'b0 
	Parameter TXPI_CFG5 bound to: 3'b000 
	Parameter TXPI_GRAY_SEL bound to: 1'b0 
	Parameter TXPI_INVSTROBE_SEL bound to: 1'b0 
	Parameter TXPI_LPM bound to: 1'b0 
	Parameter TXPI_PPM bound to: 1'b0 
	Parameter TXPI_PPMCLK_SEL bound to: TXUSRCLK2 - type: string 
	Parameter TXPI_PPM_CFG bound to: 8'b00000000 
	Parameter TXPI_SYNFREQ_PPM bound to: 3'b001 
	Parameter TXPI_VREFSEL bound to: 1'b0 
	Parameter TXPMARESET_TIME bound to: 5'b00011 
	Parameter TXREFCLKDIV2_SEL bound to: 1'b0 
	Parameter TXSYNC_MULTILANE bound to: 1'b1 
	Parameter TXSYNC_OVRD bound to: 1'b0 
	Parameter TXSYNC_SKIP_DA bound to: 1'b0 
	Parameter TX_CLK25_DIV bound to: 12 - type: integer 
	Parameter TX_CLKMUX_EN bound to: 1'b1 
	Parameter TX_DATA_WIDTH bound to: 20 - type: integer 
	Parameter TX_DCC_LOOP_RST_CFG bound to: 16'b0000000000000100 
	Parameter TX_DEEMPH0 bound to: 6'b000000 
	Parameter TX_DEEMPH1 bound to: 6'b000000 
	Parameter TX_DEEMPH2 bound to: 6'b000000 
	Parameter TX_DEEMPH3 bound to: 6'b000000 
	Parameter TX_DIVRESET_TIME bound to: 5'b00001 
	Parameter TX_DRIVE_MODE bound to: DIRECT - type: string 
	Parameter TX_DRVMUX_CTRL bound to: 2 - type: integer 
	Parameter TX_EIDLE_ASSERT_DELAY bound to: 3'b100 
	Parameter TX_EIDLE_DEASSERT_DELAY bound to: 3'b011 
	Parameter TX_FABINT_USRCLK_FLOP bound to: 1'b0 
	Parameter TX_FIFO_BYP_EN bound to: 1'b1 
	Parameter TX_IDLE_DATA_ZERO bound to: 1'b0 
	Parameter TX_INT_DATAWIDTH bound to: 0 - type: integer 
	Parameter TX_LOOPBACK_DRIVE_HIZ bound to: FALSE - type: string 
	Parameter TX_MAINCURSOR_SEL bound to: 1'b0 
	Parameter TX_MARGIN_FULL_0 bound to: 7'b1011111 
	Parameter TX_MARGIN_FULL_1 bound to: 7'b1011110 
	Parameter TX_MARGIN_FULL_2 bound to: 7'b1011100 
	Parameter TX_MARGIN_FULL_3 bound to: 7'b1011010 
	Parameter TX_MARGIN_FULL_4 bound to: 7'b1011000 
	Parameter TX_MARGIN_LOW_0 bound to: 7'b1000110 
	Parameter TX_MARGIN_LOW_1 bound to: 7'b1000101 
	Parameter TX_MARGIN_LOW_2 bound to: 7'b1000011 
	Parameter TX_MARGIN_LOW_3 bound to: 7'b1000010 
	Parameter TX_MARGIN_LOW_4 bound to: 7'b1000000 
	Parameter TX_PHICAL_CFG0 bound to: 16'b0000000000000000 
	Parameter TX_PHICAL_CFG1 bound to: 16'b0111111000000000 
	Parameter TX_PHICAL_CFG2 bound to: 16'b0000001000000000 
	Parameter TX_PI_BIASSET bound to: 2 - type: integer 
	Parameter TX_PI_IBIAS_MID bound to: 2'b00 
	Parameter TX_PMADATA_OPT bound to: 1'b0 
	Parameter TX_PMA_POWER_SAVE bound to: 1'b0 
	Parameter TX_PMA_RSV0 bound to: 16'b0000000000001000 
	Parameter TX_PREDRV_CTRL bound to: 2 - type: integer 
	Parameter TX_PROGCLK_SEL bound to: PREPI - type: string 
	Parameter TX_PROGDIV_CFG bound to: 20.000000 - type: float 
	Parameter TX_PROGDIV_RATE bound to: 16'b0000000000000001 
	Parameter TX_QPI_STATUS_EN bound to: 1'b0 
	Parameter TX_RXDETECT_CFG bound to: 14'b00000000110010 
	Parameter TX_RXDETECT_REF bound to: 4 - type: integer 
	Parameter TX_SAMPLE_PERIOD bound to: 3'b111 
	Parameter TX_SARC_LPBK_ENB bound to: 1'b0 
	Parameter TX_SW_MEAS bound to: 2'b00 
	Parameter TX_VREG_CTRL bound to: 3'b000 
	Parameter TX_VREG_PDB bound to: 1'b0 
	Parameter TX_VREG_VREFSEL bound to: 2'b00 
	Parameter TX_XCLK_SEL bound to: TXUSR - type: string 
	Parameter USB_BOTH_BURST_IDLE bound to: 1'b0 
	Parameter USB_BURSTMAX_U3WAKE bound to: 7'b1111111 
	Parameter USB_BURSTMIN_U3WAKE bound to: 7'b1100011 
	Parameter USB_CLK_COR_EQ_EN bound to: 1'b0 
	Parameter USB_EXT_CNTL bound to: 1'b1 
	Parameter USB_IDLEMAX_POLLING bound to: 10'b1010111011 
	Parameter USB_IDLEMIN_POLLING bound to: 10'b0100101011 
	Parameter USB_LFPSPING_BURST bound to: 9'b000000101 
	Parameter USB_LFPSPOLLING_BURST bound to: 9'b000110001 
	Parameter USB_LFPSPOLLING_IDLE_MS bound to: 9'b000000100 
	Parameter USB_LFPSU1EXIT_BURST bound to: 9'b000011101 
	Parameter USB_LFPSU2LPEXIT_BURST_MS bound to: 9'b001100011 
	Parameter USB_LFPSU3WAKE_BURST_MS bound to: 9'b111110011 
	Parameter USB_LFPS_TPERIOD bound to: 4'b0011 
	Parameter USB_LFPS_TPERIOD_ACCURATE bound to: 1'b1 
	Parameter USB_MODE bound to: 1'b0 
	Parameter USB_PCIE_ERR_REP_DIS bound to: 1'b0 
	Parameter USB_PING_SATA_MAX_INIT bound to: 21 - type: integer 
	Parameter USB_PING_SATA_MIN_INIT bound to: 12 - type: integer 
	Parameter USB_POLL_SATA_MAX_BURST bound to: 8 - type: integer 
	Parameter USB_POLL_SATA_MIN_BURST bound to: 4 - type: integer 
	Parameter USB_RAW_ELEC bound to: 1'b0 
	Parameter USB_RXIDLE_P0_CTRL bound to: 1'b1 
	Parameter USB_TXIDLE_TUNE_ENABLE bound to: 1'b1 
	Parameter USB_U1_SATA_MAX_WAKE bound to: 7 - type: integer 
	Parameter USB_U1_SATA_MIN_WAKE bound to: 4 - type: integer 
	Parameter USB_U2_SAS_MAX_COM bound to: 64 - type: integer 
	Parameter USB_U2_SAS_MIN_COM bound to: 36 - type: integer 
	Parameter USE_PCS_CLK_PHASE_SEL bound to: 1'b0 
	Parameter Y_ALL_MODE bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (2#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:7155]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_channel' (3#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:55]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper' (4#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
	Parameter C_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter C_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0000111110 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_synchronizer' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_synchronizer' (5#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_bit_synchronizer' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
	Parameter INITIALIZE bound to: 5'b00000 
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:71]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:74]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_bit_synchronizer' (6#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_tx' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter REVISION bound to: 2 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
	Parameter C_PCIE_CORECLK_FREQ bound to: 250 - type: integer 
	Parameter DRP_WAIT bound to: 0 - type: integer 
	Parameter DRP_READ bound to: 1 - type: integer 
	Parameter DRP_READ_ACK bound to: 2 - type: integer 
	Parameter DRP_MODIFY bound to: 3 - type: integer 
	Parameter DRP_WRITE bound to: 4 - type: integer 
	Parameter DRP_WRITE_ACK bound to: 5 - type: integer 
	Parameter DRP_DONE bound to: 6 - type: integer 
	Parameter RESET bound to: 0 - type: integer 
	Parameter READ_X0E1 bound to: 1 - type: integer 
	Parameter CHECK_X0E1_STATUS bound to: 2 - type: integer 
	Parameter READ_PROGCLK_SEL bound to: 3 - type: integer 
	Parameter SAVE_PROGCLK_SEL bound to: 4 - type: integer 
	Parameter READ_X079 bound to: 5 - type: integer 
	Parameter CHECK_X079_STATUS bound to: 6 - type: integer 
	Parameter READ_PROGDIV_CFG bound to: 7 - type: integer 
	Parameter SAVE_PROGDIV_CFG bound to: 8 - type: integer 
	Parameter READ_X0E1_BEFORE_PROGCLK_SEL_MOD bound to: 9 - type: integer 
	Parameter MODIFY_PROGCLK_SEL bound to: 10 - type: integer 
	Parameter MODIFY_PROGDIV bound to: 11 - type: integer 
	Parameter MODIFY_TXOUTCLK_SEL bound to: 12 - type: integer 
	Parameter ASSERT_CPLLPD bound to: 13 - type: integer 
	Parameter DEASSERT_CPLLPD bound to: 14 - type: integer 
	Parameter ASSERT_CPLLRESET bound to: 15 - type: integer 
	Parameter DEASSERT_CPLLRESET bound to: 16 - type: integer 
	Parameter WAIT_GTCPLLLOCK bound to: 17 - type: integer 
	Parameter ASSERT_PROGDIVRESET bound to: 18 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE bound to: 19 - type: integer 
	Parameter CHECK_FREQ bound to: 20 - type: integer 
	Parameter RESTORE_READ_X0E1 bound to: 21 - type: integer 
	Parameter RESTORE_READ_X079 bound to: 22 - type: integer 
	Parameter RESTORE_PROGDIV bound to: 23 - type: integer 
	Parameter RESTORE_PROGCLK_SEL bound to: 24 - type: integer 
	Parameter CLEAR_FLAG_x0E1 bound to: 25 - type: integer 
	Parameter CLEAR_FLAG_x079 bound to: 26 - type: integer 
	Parameter WAIT_GTCPLLLOCK2 bound to: 27 - type: integer 
	Parameter ASSERT_PROGDIVRESET2 bound to: 28 - type: integer 
	Parameter WAIT_PRGDIVRESETDONE2 bound to: 29 - type: integer 
	Parameter CAL_FAIL bound to: 30 - type: integer 
	Parameter CAL_DONE bound to: 31 - type: integer 
	Parameter SYNTH_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter SYNTH_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_ASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_CPLLLOCK bound to: 25'b0000000000010011100010000 
	Parameter SIM_WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000000001111101000 
	Parameter SIM_RESET_SPEEDUP_REG bound to: TRUE - type: string 
	Parameter WAIT_WIDTH_PROGDIVRESET bound to: 5'b11001 
	Parameter WAIT_ASSERT_CPLLRESET bound to: 25'b0000000011000011010100000 
	Parameter WAIT_ASSERT_CPLLPD bound to: 5'b11001 
	Parameter WAIT_DEASSERT_CPLLRESET bound to: 25'b0000000000010011100010000 
	Parameter WAIT_CPLLLOCK bound to: 25'b0000000011000011010100000 
	Parameter MOD_PROGCLK_SEL bound to: 2'b10 
	Parameter MOD_PROGDIV_CFG bound to: 16'b1110000001100010 
	Parameter MOD_TXOUTCLK_SEL bound to: 3'b101 
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0000111110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (7#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:762]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_freq_counter' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
	Parameter REVISION bound to: 1 - type: integer 
	Parameter RESET_STATE bound to: 0 - type: integer 
	Parameter MEASURE_STATE bound to: 1 - type: integer 
	Parameter HOLD_STATE bound to: 2 - type: integer 
	Parameter UPDATE_STATE bound to: 3 - type: integer 
	Parameter DONE_STATE bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:85]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:86]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:166]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:166]
WARNING: [Synth 8-5788] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_freq_counter is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:190]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_freq_counter' (8#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:55]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:672]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1115]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1115]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1080]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_tx' (9#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
	Parameter C_SIM_CPLL_CAL_BYPASS bound to: 1'b0 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter CPLL_CAL_ONLY_TX bound to: 1'b0 
	Parameter C_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:655]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:655]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:1031]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:1031]
WARNING: [Synth 8-6014] Unused sequential element gen_cal_rx_en.mask_reg was removed.  [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:1003]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx' (10#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gte4_drp_arb' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
	Parameter ADDR_TX_PROGCLK_SEL bound to: 10'b0000001100 
	Parameter ADDR_TX_PROGDIV_CFG bound to: 10'b0000111110 
	Parameter ADDR_RX_PROGDIV_CFG bound to: 10'b0011000110 
	Parameter ADDR_X0E1 bound to: 10'b0011100001 
	Parameter ADDR_X079 bound to: 10'b0001111001 
	Parameter ADDR_X114 bound to: 10'b0100010100 
	Parameter C_NUM_CLIENTS bound to: 3 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
	Parameter ARB_START bound to: 4'b0001 
	Parameter ARB_WAIT bound to: 4'b0010 
	Parameter ARB_REPORT bound to: 4'b0100 
	Parameter ARB_INC bound to: 4'b1000 
	Parameter DRP_WAIT bound to: 7'b0000001 
	Parameter DRP_READ bound to: 7'b0000010 
	Parameter DRP_READ_ACK bound to: 7'b0000100 
	Parameter DRP_MODIFY bound to: 7'b0001000 
	Parameter DRP_WRITE bound to: 7'b0010000 
	Parameter DRP_WRITE_ACK bound to: 7'b0100000 
	Parameter DRP_DONE bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gte4_drp_arb' (11#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal' (12#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_delay_powergood' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
	Parameter C_USER_GTPOWERGOOD_DELAY_EN bound to: 1 - type: integer 
	Parameter C_PCIE_ENABLE bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:87]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:89]
INFO: [Synth 8-226] default block is never used [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:137]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gthe4_delay_powergood' (13#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_buffbypass_tx' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v:55]
	Parameter P_BUFFER_BYPASS_MODE bound to: 0 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 3 - type: integer 
	Parameter P_MASTER_CHANNEL_POINTER bound to: 0 - type: integer 
	Parameter ST_BUFFBYPASS_TX_IDLE bound to: 2'b00 
	Parameter ST_BUFFBYPASS_TX_DEASSERT_TXDLYSRESET bound to: 2'b01 
	Parameter ST_BUFFBYPASS_TX_WAIT_TXSYNCDONE bound to: 2'b10 
	Parameter ST_BUFFBYPASS_TX_DONE bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
	Parameter FREQUENCY bound to: 512 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:72]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:73]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:74]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:75]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_reset_inv_synchronizer' (14#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:55]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_buffbypass_tx' (15#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
	Parameter P_FREERUN_FREQUENCY bound to: 100.000000 - type: float 
	Parameter P_USE_CPLL_CAL bound to: 0 - type: integer 
	Parameter P_TX_PLL_TYPE bound to: 0 - type: integer 
	Parameter P_RX_PLL_TYPE bound to: 2 - type: integer 
	Parameter P_RX_LINE_RATE bound to: 5.940000 - type: float 
	Parameter P_CDR_TIMEOUT_FREERUN_CYC bound to: 26'b00000010011000000100110000 
	Parameter ST_RESET_ALL_INIT bound to: 3'b000 
	Parameter ST_RESET_ALL_BRANCH bound to: 3'b001 
	Parameter ST_RESET_ALL_TX_PLL bound to: 3'b010 
	Parameter ST_RESET_ALL_TX_PLL_WAIT bound to: 3'b011 
	Parameter ST_RESET_ALL_RX_DP bound to: 3'b100 
	Parameter ST_RESET_ALL_RX_PLL bound to: 3'b101 
	Parameter ST_RESET_ALL_RX_WAIT bound to: 3'b110 
	Parameter ST_RESET_ALL_DONE bound to: 3'b111 
	Parameter P_TX_PLL_RESET_FREERUN_CYC bound to: 10'b0000000111 
	Parameter ST_RESET_TX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_TX_PLL bound to: 3'b001 
	Parameter ST_RESET_TX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_TX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_TX_WAIT_USERRDY bound to: 3'b100 
	Parameter ST_RESET_TX_WAIT_RESETDONE bound to: 3'b101 
	Parameter ST_RESET_TX_IDLE bound to: 3'b110 
	Parameter P_RX_PLL_RESET_FREERUN_CYC bound to: 10'b0011001010 
	Parameter ST_RESET_RX_BRANCH bound to: 3'b000 
	Parameter ST_RESET_RX_PLL bound to: 3'b001 
	Parameter ST_RESET_RX_DATAPATH bound to: 3'b010 
	Parameter ST_RESET_RX_WAIT_LOCK bound to: 3'b011 
	Parameter ST_RESET_RX_WAIT_CDR bound to: 3'b100 
	Parameter ST_RESET_RX_WAIT_USERRDY bound to: 3'b101 
	Parameter ST_RESET_RX_WAIT_RESETDONE bound to: 3'b110 
	Parameter ST_RESET_RX_IDLE bound to: 3'b111 
INFO: [Synth 8-155] case statement is not full and has no default [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:164]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset' (16#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_userdata_tx' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
	Parameter P_TX_USER_DATA_WIDTH bound to: 20 - type: integer 
	Parameter P_TX_DATA_ENCODING bound to: 0 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_userdata_tx' (17#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:55]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_userdata_rx' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
	Parameter P_RX_USER_DATA_WIDTH bound to: 20 - type: integer 
	Parameter P_RX_DATA_DECODING bound to: 0 - type: integer 
	Parameter P_TOTAL_NUMBER_OF_CHANNELS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_3_gtwiz_userdata_rx' (18#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:55]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4' (19#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4.v:142]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_top' (20#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_top.v:174]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper' (21#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper.v:63]
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:68]
	Parameter C_TX_REFCLK bound to: 0 - type: integer 
	Parameter C_RX_REFCLK bound to: 1 - type: integer 
	Parameter C_DRU_REFCLK bound to: 5 - type: integer 
	Parameter C_Tx_Protocol bound to: 1 - type: integer 
	Parameter C_Rx_Protocol bound to: 1 - type: integer 
	Parameter C_NIDRU bound to: 1 - type: integer 
	Parameter TX_USE_MMCM bound to: 1 - type: integer 
	Parameter RX_USE_MMCM bound to: 1 - type: integer 
	Parameter TX_MMCM_CLKIN_SRC bound to: 1 - type: integer 
	Parameter RX_MMCM_CLKIN_SRC bound to: 1 - type: integer 
	Parameter C_INPUT_PIXELS_PER_CLOCK bound to: 2 - type: integer 
	Parameter ADV_CLOCK_MODE bound to: 0 - type: integer 
	Parameter GTH_TYPE bound to: 4 - type: integer 
	Parameter GTREFCLK0 bound to: 0 - type: integer 
	Parameter GTREFCLK1 bound to: 1 - type: integer 
	Parameter GTNORTHREFCLK0 bound to: 2 - type: integer 
	Parameter GTNORTHREFCLK1 bound to: 3 - type: integer 
	Parameter GTSOUTHREFCLK0 bound to: 4 - type: integer 
	Parameter GTSOUTHREFCLK1 bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS_GTE4' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19662]
	Parameter REFCLK_EN_TX_PATH bound to: 1'b0 
	Parameter REFCLK_HROW_CK_SEL bound to: 2'b00 
	Parameter REFCLK_ICNTL_RX bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS_GTE4' (22#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19662]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT_SYNC' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:782]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT_SYNC' (23#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:782]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_0_drp_control_hdmi' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:53]
	Parameter DRP_ADDR_WIDTH bound to: 7 - type: integer 
	Parameter pWAIT_FOR_TXN_REQUEST bound to: 3'b001 
	Parameter pCHECK_FOR_BUSY bound to: 3'b010 
	Parameter pWAIT_FOR_DRP_RDY bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
	Parameter DEST_SYNC_FF bound to: 4 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1222]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (24#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized0' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized0' (24#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (25#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized1' (25#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
WARNING: [Synth 8-6014] Unused sequential element DRP_Rsp_Rd_Toggle_q_reg was removed.  [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:204]
WARNING: [Synth 8-6014] Unused sequential element DRP_Rsp_Rd_Toggle_pulse_cnt_reg was removed.  [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:216]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_0_drp_control_hdmi' (26#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:53]
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_CLOCK_MODULE_8series' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_CLOCK_MODULE_8series.v:68]
	Parameter MULT bound to: 4 - type: integer 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 3.367000 - type: float 
	Parameter OUT0_DIVIDE bound to: 8 - type: integer 
	Parameter OUT1_DIVIDE bound to: 4 - type: integer 
	Parameter OUT2_DIVIDE bound to: 4 - type: integer 
	Parameter OUT3_DIVIDE bound to: 12 - type: integer 
	Parameter INST_DIRECTION bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUFG' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (27#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BUFGCE' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:619]
	Parameter CE_TYPE bound to: SYNC - type: string 
	Parameter IS_CE_INVERTED bound to: 1'b0 
	Parameter IS_I_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'BUFGCE' (28#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:619]
INFO: [Synth 8-6157] synthesizing module 'MMCME3_ADV' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25952]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 4.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 3.367000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 8.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 12 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKFBIN_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN1_INVERTED bound to: 1'b0 
	Parameter IS_CLKIN2_INVERTED bound to: 1'b0 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME3_ADV' (29#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25952]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_CLOCK_MODULE_8series' (30#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_CLOCK_MODULE_8series.v:68]
INFO: [Synth 8-6157] synthesizing module 'OSERDESE3' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:31310]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter INIT bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter ODDR_MODE bound to: TRUE - type: string 
	Parameter OSERDES_D_BYPASS bound to: FALSE - type: string 
	Parameter OSERDES_T_BYPASS bound to: TRUE - type: string 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_VERSION bound to: 2.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'OSERDESE3' (31#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:31310]
INFO: [Synth 8-6157] synthesizing module 'OBUFTDS' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27505]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-6155] done synthesizing module 'OBUFTDS' (32#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:27505]
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_CLOCK_MODULE_8series__parameterized0' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_CLOCK_MODULE_8series.v:68]
	Parameter MULT bound to: 4 - type: integer 
	Parameter DIVIDE bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 3.367000 - type: float 
	Parameter OUT0_DIVIDE bound to: 8 - type: integer 
	Parameter OUT1_DIVIDE bound to: 4 - type: integer 
	Parameter OUT2_DIVIDE bound to: 4 - type: integer 
	Parameter OUT3_DIVIDE bound to: 12 - type: integer 
	Parameter INST_DIRECTION bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_CLOCK_MODULE_8series__parameterized0' (32#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_CLOCK_MODULE_8series.v:68]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:710]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:711]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:724]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:725]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series' (33#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:68]
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper.v:57]
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gthe4_common' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gthe4_common.v:55]
	Parameter GTHE4_COMMON_AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter GTHE4_COMMON_AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter GTHE4_COMMON_AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter GTHE4_COMMON_AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter GTHE4_COMMON_A_SDM0TOGGLE bound to: 1'b0 
	Parameter GTHE4_COMMON_A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter GTHE4_COMMON_A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_A_SDM1TOGGLE bound to: 1'b0 
	Parameter GTHE4_COMMON_BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_BIAS_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter GTHE4_COMMON_BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_POR_CFG bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_PPF0_CFG bound to: 16'b0000100100000000 
	Parameter GTHE4_COMMON_PPF1_CFG bound to: 16'b0000100100000000 
	Parameter GTHE4_COMMON_QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTHE4_COMMON_QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter GTHE4_COMMON_QPLL0_CFG1 bound to: 16'b0001000000101000 
	Parameter GTHE4_COMMON_QPLL0_CFG1_G3 bound to: 16'b0001000000101000 
	Parameter GTHE4_COMMON_QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter GTHE4_COMMON_QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter GTHE4_COMMON_QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE4_COMMON_QPLL0_CFG4 bound to: 16'b0000000010100101 
	Parameter GTHE4_COMMON_QPLL0_CP bound to: 10'b0000011111 
	Parameter GTHE4_COMMON_QPLL0_CP_G3 bound to: 10'b0000011111 
	Parameter GTHE4_COMMON_QPLL0_FBDIV bound to: 40 - type: integer 
	Parameter GTHE4_COMMON_QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE4_COMMON_QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE4_COMMON_QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter GTHE4_COMMON_QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter GTHE4_COMMON_QPLL0_LPF bound to: 10'b0100110111 
	Parameter GTHE4_COMMON_QPLL0_LPF_G3 bound to: 10'b1111111111 
	Parameter GTHE4_COMMON_QPLL0_PCI_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE4_COMMON_QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTHE4_COMMON_QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter GTHE4_COMMON_QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter GTHE4_COMMON_QPLL1_CFG1 bound to: 16'b0001000000101000 
	Parameter GTHE4_COMMON_QPLL1_CFG1_G3 bound to: 16'b0001000000101000 
	Parameter GTHE4_COMMON_QPLL1_CFG2 bound to: 16'b0000111111000000 
	Parameter GTHE4_COMMON_QPLL1_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter GTHE4_COMMON_QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter GTHE4_COMMON_QPLL1_CFG4 bound to: 16'b0000000010100101 
	Parameter GTHE4_COMMON_QPLL1_CP bound to: 10'b0000011111 
	Parameter GTHE4_COMMON_QPLL1_CP_G3 bound to: 10'b0000011111 
	Parameter GTHE4_COMMON_QPLL1_FBDIV bound to: 40 - type: integer 
	Parameter GTHE4_COMMON_QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter GTHE4_COMMON_QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter GTHE4_COMMON_QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter GTHE4_COMMON_QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter GTHE4_COMMON_QPLL1_LPF bound to: 10'b0100110111 
	Parameter GTHE4_COMMON_QPLL1_LPF_G3 bound to: 10'b1111111111 
	Parameter GTHE4_COMMON_QPLL1_PCI_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter GTHE4_COMMON_QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter GTHE4_COMMON_QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter GTHE4_COMMON_RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter GTHE4_COMMON_SARC_ENB bound to: 1'b0 
	Parameter GTHE4_COMMON_SARC_SEL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTHE4_COMMON_SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter GTHE4_COMMON_SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter GTHE4_COMMON_SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter GTHE4_COMMON_SIM_MODE bound to: FAST - type: string 
	Parameter GTHE4_COMMON_SIM_RESET_SPEEDUP bound to: TRUE - type: string 
	Parameter GTHE4_COMMON_SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter GTHE4_COMMON_BGBYPASSB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_BGMONITORENB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_BGPDB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_BGRCALOVRD_VAL bound to: 5'b11111 
	Parameter GTHE4_COMMON_BGRCALOVRDENB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_DRPADDR_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_DRPCLK_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPDI_VAL bound to: 16'b0000000000000000 
	Parameter GTHE4_COMMON_DRPEN_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPWE_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTGREFCLK0_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTGREFCLK1_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK00_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK01_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK10_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK11_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_PCIERATEQPLL0_VAL bound to: 3'b000 
	Parameter GTHE4_COMMON_PCIERATEQPLL1_VAL bound to: 3'b000 
	Parameter GTHE4_COMMON_PMARSVD0_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_PMARSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL0CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0FBDIV_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL0LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0LOCKEN_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_QPLL0PD_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE4_COMMON_QPLL0RESET_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1CLKRSVD0_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1CLKRSVD1_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1FBDIV_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLL1LOCKDETCLK_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1LOCKEN_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_QPLL1PD_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1REFCLKSEL_VAL bound to: 3'b001 
	Parameter GTHE4_COMMON_QPLL1RESET_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLLRSVD1_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_QPLLRSVD2_VAL bound to: 5'b00000 
	Parameter GTHE4_COMMON_QPLLRSVD3_VAL bound to: 5'b00000 
	Parameter GTHE4_COMMON_QPLLRSVD4_VAL bound to: 8'b00000000 
	Parameter GTHE4_COMMON_RCALENB_VAL bound to: 1'b1 
	Parameter GTHE4_COMMON_SDM0DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTHE4_COMMON_SDM0RESET_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0TOGGLE_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0WIDTH_VAL bound to: 2'b00 
	Parameter GTHE4_COMMON_SDM1DATA_VAL bound to: 25'b0000000000000000000000000 
	Parameter GTHE4_COMMON_SDM1RESET_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1TOGGLE_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1WIDTH_VAL bound to: 2'b00 
	Parameter GTHE4_COMMON_TCONGPI_VAL bound to: 10'b0000000000 
	Parameter GTHE4_COMMON_TCONPOWERUP_VAL bound to: 1'b0 
	Parameter GTHE4_COMMON_TCONRESET_VAL bound to: 2'b00 
	Parameter GTHE4_COMMON_TCONRSVDIN1_VAL bound to: 2'b00 
	Parameter GTHE4_COMMON_BGBYPASSB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_BGMONITORENB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_BGPDB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_BGRCALOVRD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_BGRCALOVRDENB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPADDR_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPDI_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_DRPWE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTGREFCLK0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTGREFCLK1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTNORTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK00_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK01_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK10_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_GTSOUTHREFCLK11_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_PCIERATEQPLL0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_PCIERATEQPLL1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_PMARSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_PMARSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0PD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL0RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1CLKRSVD0_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1CLKRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1FBDIV_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1LOCKDETCLK_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1LOCKEN_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1PD_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1REFCLKSEL_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLL1RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLLRSVD1_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLLRSVD2_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLLRSVD3_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_QPLLRSVD4_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_RCALENB_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0DATA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM0WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1DATA_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1RESET_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1TOGGLE_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_SDM1WIDTH_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_TCONGPI_TIE_EN bound to: 10'b0000000000 
	Parameter GTHE4_COMMON_TCONPOWERUP_TIE_EN bound to: 1'b0 
	Parameter GTHE4_COMMON_TCONRESET_TIE_EN bound to: 2'b00 
	Parameter GTHE4_COMMON_TCONRSVDIN1_TIE_EN bound to: 2'b00 
INFO: [Synth 8-6157] synthesizing module 'GTHE4_COMMON' [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:8347]
	Parameter AEN_QPLL0_FBDIV bound to: 1'b1 
	Parameter AEN_QPLL1_FBDIV bound to: 1'b1 
	Parameter AEN_SDM0TOGGLE bound to: 1'b0 
	Parameter AEN_SDM1TOGGLE bound to: 1'b0 
	Parameter A_SDM0TOGGLE bound to: 1'b0 
	Parameter A_SDM1DATA_HIGH bound to: 9'b000000000 
	Parameter A_SDM1DATA_LOW bound to: 16'b0000000000000000 
	Parameter A_SDM1TOGGLE bound to: 1'b0 
	Parameter BIAS_CFG0 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG1 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG2 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG3 bound to: 16'b0000000001000000 
	Parameter BIAS_CFG4 bound to: 16'b0000000000000000 
	Parameter BIAS_CFG_RSVD bound to: 16'b0000000000000000 
	Parameter COMMON_CFG0 bound to: 16'b0000000000000000 
	Parameter COMMON_CFG1 bound to: 16'b0000000000000000 
	Parameter POR_CFG bound to: 16'b0000000000000000 
	Parameter PPF0_CFG bound to: 16'b0000100100000000 
	Parameter PPF1_CFG bound to: 16'b0000100100000000 
	Parameter QPLL0CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL0_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL0_CFG1 bound to: 16'b0001000000101000 
	Parameter QPLL0_CFG1_G3 bound to: 16'b0001000000101000 
	Parameter QPLL0_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL0_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL0_CFG4 bound to: 16'b0000000010100101 
	Parameter QPLL0_CP bound to: 10'b0000011111 
	Parameter QPLL0_CP_G3 bound to: 10'b0000011111 
	Parameter QPLL0_FBDIV bound to: 40 - type: integer 
	Parameter QPLL0_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL0_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL0_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL0_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL0_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL0_LPF bound to: 10'b0100110111 
	Parameter QPLL0_LPF_G3 bound to: 10'b1111111111 
	Parameter QPLL0_PCI_EN bound to: 1'b0 
	Parameter QPLL0_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL0_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL0_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL0_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL0_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter QPLL1CLKOUT_RATE bound to: HALF - type: string 
	Parameter QPLL1_CFG0 bound to: 16'b0011001100011100 
	Parameter QPLL1_CFG1 bound to: 16'b0001000000101000 
	Parameter QPLL1_CFG1_G3 bound to: 16'b0001000000101000 
	Parameter QPLL1_CFG2 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG2_G3 bound to: 16'b0000111111000000 
	Parameter QPLL1_CFG3 bound to: 16'b0000000100100000 
	Parameter QPLL1_CFG4 bound to: 16'b0000000010100101 
	Parameter QPLL1_CP bound to: 10'b0000011111 
	Parameter QPLL1_CP_G3 bound to: 10'b0000011111 
	Parameter QPLL1_FBDIV bound to: 40 - type: integer 
	Parameter QPLL1_FBDIV_G3 bound to: 80 - type: integer 
	Parameter QPLL1_INIT_CFG0 bound to: 16'b0000001010110010 
	Parameter QPLL1_INIT_CFG1 bound to: 8'b00000000 
	Parameter QPLL1_LOCK_CFG bound to: 16'b0010010111101000 
	Parameter QPLL1_LOCK_CFG_G3 bound to: 16'b0010010111101000 
	Parameter QPLL1_LPF bound to: 10'b0100110111 
	Parameter QPLL1_LPF_G3 bound to: 10'b1111111111 
	Parameter QPLL1_PCI_EN bound to: 1'b0 
	Parameter QPLL1_RATE_SW_USE_DRP bound to: 1'b0 
	Parameter QPLL1_REFCLK_DIV bound to: 1 - type: integer 
	Parameter QPLL1_SDM_CFG0 bound to: 16'b0000000010000000 
	Parameter QPLL1_SDM_CFG1 bound to: 16'b0000000000000000 
	Parameter QPLL1_SDM_CFG2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR0 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR1 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR2 bound to: 16'b0000000000000000 
	Parameter RSVD_ATTR3 bound to: 16'b0000000000000000 
	Parameter RXRECCLKOUT0_SEL bound to: 2'b00 
	Parameter RXRECCLKOUT1_SEL bound to: 2'b00 
	Parameter SARC_ENB bound to: 1'b0 
	Parameter SARC_SEL bound to: 1'b0 
	Parameter SDM0INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM0INITSEED0_1 bound to: 9'b000010001 
	Parameter SDM1INITSEED0_0 bound to: 16'b0000000100010001 
	Parameter SDM1INITSEED0_1 bound to: 9'b000010001 
	Parameter SIM_DEVICE bound to: ULTRASCALE_PLUS - type: string 
	Parameter SIM_MODE bound to: FAST - type: string 
	Parameter SIM_RESET_SPEEDUP bound to: TRUE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_COMMON' (34#1) [D:/tools/xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:8347]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gthe4_common' (35#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gthe4_common.v:55]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' (36#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper.v:57]
WARNING: [Synth 8-350] instance 'gt_common_inst' of module 'zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gthe4_common_wrapper' requires 87 connections, but only 65 given [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_0_axi4lite' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_axi4lite.v:52]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_Tx_No_Of_Channels bound to: 3 - type: integer 
	Parameter C_Rx_No_Of_Channels bound to: 3 - type: integer 
	Parameter C_TX_PLL_SELECTION bound to: 6 - type: integer 
	Parameter C_RX_PLL_SELECTION bound to: 0 - type: integer 
	Parameter C_Err_Irq_En bound to: 0 - type: integer 
	Parameter C_Use_GT_CH4_HDMI bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 7 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_0_interrupts' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_interrupts.v:53]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_0_interrupts' (37#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_interrupts.v:53]
WARNING: [Synth 8-6014] Unused sequential element slv_reg_0x340_reg was removed.  [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_axi4lite.v:452]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_0_axi4lite' (38#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_axi4lite.v:52]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_0_drp_control_hdmi__parameterized0' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:53]
	Parameter DRP_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter pWAIT_FOR_TXN_REQUEST bound to: 3'b001 
	Parameter pCHECK_FOR_BUSY bound to: 3'b010 
	Parameter pWAIT_FOR_DRP_RDY bound to: 3'b100 
WARNING: [Synth 8-6014] Unused sequential element DRP_Rsp_Rd_Toggle_q_reg was removed.  [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:204]
WARNING: [Synth 8-6014] Unused sequential element DRP_Rsp_Rd_Toggle_pulse_cnt_reg was removed.  [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:216]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_0_drp_control_hdmi__parameterized0' (38#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_drp_control_hdmi.v:53]
INFO: [Synth 8-6157] synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_clkdet' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_clkdet.sv:18]
	Parameter C_TXREFCLK_RDY_INVERT bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_clkdet.sv:146]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_clkdet.sv:151]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_clkdet.sv:156]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized2' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized2' (38#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_0_lib_edge_v1_0' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_lib.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_0_lib_edge_v1_0' (39#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_lib.sv:105]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst__parameterized0' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter RST_ACTIVE_HIGH bound to: 1 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter DEF_VAL bound to: 1'b0 
	Parameter INV_DEF_VAL bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst__parameterized0' (39#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1171]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_clkdet' (40#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_clkdet.sv:18]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized3' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 39 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized3' (40#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_0_dru' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_dru.sv:14]
	Parameter WIDTH_OUT bound to: 20 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_dru.sv:54]
INFO: [Synth 8-6157] synthesizing module 'vid_phy_controller_v2_2_0_lib_rst_v1_0' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_lib.sv:19]
INFO: [Synth 8-5534] Detected attribute (* async_reg = "true" *) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_lib.sv:27]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_0_lib_rst_v1_0' (41#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_lib.sv:19]
INFO: [Synth 8-638] synthesizing module 'nidru_20_wrapper' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/nidru_20_wrapper.vhd:54]
	Parameter S_MAX bound to: 10 - type: integer 
	Parameter MASK_CG bound to: 16'b1111111111111111 
	Parameter MASK_PD bound to: 16'b1111111111111111 
	Parameter MASK_VCO bound to: 37'b1111111111111111111111111111111111111 
	Parameter WDT_OUT bound to: 20 - type: integer 
	Parameter S_MAX bound to: 10 - type: integer 
	Parameter MASK_CG bound to: 16'b1111111111111111 
	Parameter MASK_PD bound to: 16'b1111111111111111 
	Parameter MASK_VCO bound to: 37'b1111111111111111111111111111111111111 
	Parameter EN_ADV_COMPR bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'dru' declared at 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/nidru_20_v_7.vhd:48' bound to instance 'Inst_dru' of component 'dru' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/nidru_20_wrapper.vhd:124]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter WDT_IN bound to: 10 - type: integer 
	Parameter WDT_OUT bound to: 20 - type: integer 
	Parameter S_MAX bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'bs_flex' declared at 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:32' bound to instance 'bs_flex_dru' of component 'bs_flex' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/nidru_20_wrapper.vhd:162]
INFO: [Synth 8-638] synthesizing module 'bs_flex' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:50]
	Parameter WDT_IN bound to: 10 - type: integer 
	Parameter WDT_OUT bound to: 20 - type: integer 
	Parameter S_MAX bound to: 10 - type: integer 
	Parameter WDT_IN bound to: 10 - type: integer 
	Parameter WDT_OUT bound to: 20 - type: integer 
	Parameter WDT_OUT_1 bound to: 8'b00010100 
	Parameter S_MAX bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'rotwdt' declared at 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:363' bound to instance 'Inst_mask_bs' of component 'rotwdt' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:112]
INFO: [Synth 8-638] synthesizing module 'rotwdt' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:381]
	Parameter WDT_IN bound to: 10 - type: integer 
	Parameter WDT_OUT bound to: 20 - type: integer 
	Parameter WDT_OUT_2 bound to: 6'b111111 
	Parameter WDT_OUT_1 bound to: 8'b00010100 
	Parameter S_MAX bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rotwdt' (51#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:381]
	Parameter WDT_IN bound to: 10 - type: integer 
	Parameter WDT_OUT bound to: 20 - type: integer 
	Parameter WDT_OUT_1 bound to: 8'b00010100 
	Parameter S_MAX bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'control' declared at 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:246' bound to instance 'I_control' of component 'control' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:130]
INFO: [Synth 8-638] synthesizing module 'control' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:264]
	Parameter WDT_IN bound to: 10 - type: integer 
	Parameter WDT_OUT bound to: 20 - type: integer 
	Parameter WDT_OUT_1 bound to: 8'b00010100 
	Parameter S_MAX bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'control' (52#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:264]
	Parameter WDT_IN bound to: 10 - type: integer 
	Parameter WDT_OUT bound to: 20 - type: integer 
	Parameter WDT_OUT_1 bound to: 8'b00010100 
	Parameter S_MAX bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'rotwdt' declared at 'd:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:363' bound to instance 'Inst_data_bs' of component 'rotwdt' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'bs_flex' (53#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/bs_flex_v_2.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'nidru_20_wrapper' (54#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/nidru_20_wrapper.vhd:54]
INFO: [Synth 8-6155] done synthesizing module 'vid_phy_controller_v2_2_0_dru' (55#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/verilog/vid_phy_controller_v2_2_dru.sv:14]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized4' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized4' (55#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized5' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized5' (55#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized6' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized6' (55#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_array_single__parameterized7' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 0 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 0 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
	Parameter WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_array_single__parameterized7' (55#1) [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:903]
WARNING: [Synth 8-3848] Net vid_phy_tx_axi4s_ch3_tready in module/entity zcu106_hdmi_platform_vid_phy_controller_0_top does not have driver. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:181]
WARNING: [Synth 8-3848] Net vid_phy_rx_axi4s_ch3_tvalid in module/entity zcu106_hdmi_platform_vid_phy_controller_0_top does not have driver. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:208]
WARNING: [Synth 8-3848] Net vid_phy_rx_axi4s_ch3_tdata in module/entity zcu106_hdmi_platform_vid_phy_controller_0_top does not have driver. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:209]
WARNING: [Synth 8-3848] Net vid_phy_rx_axi4s_ch3_tuser in module/entity zcu106_hdmi_platform_vid_phy_controller_0_top does not have driver. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:210]
WARNING: [Synth 8-3848] Net gtgrefclk0_in in module/entity zcu106_hdmi_platform_vid_phy_controller_0_top does not have driver. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:867]
WARNING: [Synth 8-3848] Net gtgrefclk1_in in module/entity zcu106_hdmi_platform_vid_phy_controller_0_top does not have driver. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:875]
WARNING: [Synth 8-3848] Net b0_MMCM_DRP_LOCKED in module/entity zcu106_hdmi_platform_vid_phy_controller_0_top does not have driver. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:1494]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0_top' (56#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:47]
INFO: [Synth 8-6155] done synthesizing module 'zcu106_hdmi_platform_vid_phy_controller_0' (57#1) [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0.v:59]
WARNING: [Synth 8-3331] design xpm_cdc_single has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_array_single__parameterized7 has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_array_single__parameterized6 has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_array_single has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_array_single__parameterized5 has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_array_single__parameterized2 has unconnected port src_clk
WARNING: [Synth 8-3331] design xpm_cdc_array_single__parameterized4 has unconnected port src_clk
WARNING: [Synth 8-3331] design rotwdt has unconnected port P[7]
WARNING: [Synth 8-3331] design rotwdt has unconnected port P[6]
WARNING: [Synth 8-3331] design brick_10_adv has unconnected port CLK
WARNING: [Synth 8-3331] design brick_10_adv has unconnected port RST
WARNING: [Synth 8-3331] design brick_10_adv has unconnected port EN
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[311]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[310]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[309]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[308]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[307]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[306]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[305]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[304]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[295]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[294]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[293]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[292]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[291]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[290]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[289]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[288]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[279]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[278]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[277]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[276]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[275]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[274]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[273]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[272]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[263]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[262]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[261]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[260]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[259]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[258]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[257]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[256]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[247]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[246]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[245]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[244]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[243]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[242]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[241]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[240]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[231]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[230]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[229]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[228]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[227]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[226]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[225]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[224]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[215]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[214]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[213]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[212]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[211]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[210]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[209]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[208]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[199]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[198]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[197]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[196]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[195]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[194]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[193]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[192]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[183]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[182]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[181]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[180]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[179]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[178]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[177]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[176]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[167]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[166]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[165]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[164]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[163]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[162]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[161]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[160]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[151]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[150]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[149]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[148]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[147]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[146]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[145]
WARNING: [Synth 8-3331] design ss has unconnected port DELTA_VEC[144]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 739.012 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin tx_mmcm.TXPLL_DRP_INST:DRP_Config[15] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:440]
WARNING: [Synth 8-3295] tying undriven pin tx_mmcm.TXPLL_DRP_INST:DRP_Config[14] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:440]
WARNING: [Synth 8-3295] tying undriven pin rx_mmcm.RXPLL_DRP_INST:DRP_Config[15] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:599]
WARNING: [Synth 8-3295] tying undriven pin rx_mmcm.RXPLL_DRP_INST:DRP_Config[14] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series.v:599]
WARNING: [Synth 8-3295] tying undriven pin bs_flex_dru:EN_IN[4] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/472d/hdl/src/vhd/nidru_20_wrapper.vhd:162]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_GTGREFCLK0[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_GTGREFCLK1[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_PCIERATEQPLL0[2] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_PCIERATEQPLL0[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_PCIERATEQPLL0[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_PCIERATEQPLL1[2] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_PCIERATEQPLL1[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_PCIERATEQPLL1[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL0FBDIV[7] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL0FBDIV[6] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL0FBDIV[5] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL0FBDIV[4] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL0FBDIV[3] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL0FBDIV[2] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL0FBDIV[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL0FBDIV[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL1FBDIV[7] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL1FBDIV[6] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL1FBDIV[5] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL1FBDIV[4] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL1FBDIV[3] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL1FBDIV[2] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL1FBDIV[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_QPLL1FBDIV[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[24] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[23] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[22] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[21] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[20] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[19] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[18] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[17] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[16] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[15] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[14] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[13] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[12] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[11] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[10] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[9] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[8] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[7] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[6] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[5] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[4] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[3] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[2] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0DATA[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0RESET[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0TOGGLE[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0WIDTH[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM0WIDTH[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[24] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[23] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[22] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[21] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[20] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[19] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[18] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[17] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[16] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[15] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[14] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[13] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[12] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[11] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[10] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[9] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[8] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[7] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[6] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[5] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[4] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[3] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[2] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1DATA[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1RESET[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1TOGGLE[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1WIDTH[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_SDM1WIDTH[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[9] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[8] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[7] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[6] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[5] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[4] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[3] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[2] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONGPI[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONPOWERUP[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONRESET[1] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Synth 8-3295] tying undriven pin gt_common_inst:GTHE4_COMMON_TCONRESET[0] to constant 0 [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_top.v:844]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 739.012 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 739.012 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_ooc_fixed.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_ooc_fixed.xdc] for cell 'inst'
Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_ooc.xdc] for cell 'inst'
Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper.xdc] for cell 'inst/gt_wrapper_inst/inst'
Finished Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper.xdc] for cell 'inst/gt_wrapper_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/ip_0/synth/zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'inst'
WARNING: [Constraints 18-633] Creating clock inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK with 3 sources. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:47]
WARNING: [Constraints 18-633] Creating clock inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK with 3 sources. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:60]
WARNING: [Constraints 18-633] Creating clock inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS with 3 sources. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:61]
Finished Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc] for cell 'inst'
WARNING: [Timing 38-252] The BUFG_GT instance 'inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-252] The BUFG_GT instance 'inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst' has DIV pins that are not constant, so the automatically derived generated clock will use a worst case divide of 1.
WARNING: [Timing 38-277] The instance 'inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL0REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/gt_common_inst/common_inst/gthe4_common_gen.GTHE4_COMMON_PRIM_INST' has QPLL1REFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has CPLLREFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK [See d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:60] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS [See d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:61] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has CPLLREFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK [See d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:60] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS [See d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:61] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST' has CPLLREFCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK [See d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:60] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS [See d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:61] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-3] User defined clock exists on pin inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK [See d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/vid_phy_controller_xdc.xdc:47] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
WARNING: [Timing 38-277] The instance 'inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
WARNING: [Timing 38-277] The instance 'inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[2].GTHE4_CHANNEL_PRIM_INST' has TXPLLCLKSEL pins that are not constant, so the corresponding mux will select the input(s) having the worst case (highest frequency) clock(s) for automatic derivation of generated clocks
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_vid_phy_controller_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_vid_phy_controller_0_synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_vid_phy_controller_0_synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_clocks.xdc] for cell 'inst'
WARNING: [Vivado 12-508] No pins matched '*arststages_ff_reg[*]/CLR'. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_clocks.xdc:47]
WARNING: [Vivado 12-508] No pins matched '||'. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_clocks.xdc:47]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_clocks.xdc:66]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_clocks.xdc:68]
Finished Parsing XDC File [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_clocks.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/zcu106_hdmi_platform_vid_phy_controller_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_gtwiz_reset_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_gtwiz_reset_sync_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Config_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Config_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Config_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Config_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Config_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Config_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Status_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Status_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Status_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Status_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Status_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
WARNING: [XPM_CDC_ARRAY_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Status_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl:5]
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/RXCLK_FREQ_CAP_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/RXCLK_FREQ_CAP_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/TXCLK_FREQ_CAP_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/TXCLK_FREQ_CAP_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_cpll_cal_cnt_tol_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_cpll_cal_cnt_tol_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_cpll_cal_txoutclk_period_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_cpll_cal_txoutclk_period_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_DRU_CTRL_in_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_DRU_CTRL_in_sync_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_DRU_VERSION_in_sync_b0gt0inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_DRU_VERSION_in_sync_b0gt0inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b02_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/DRUCLK_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/DRUCLK_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/RXCLK_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/RXCLK_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/TXCLK_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/TXCLK_RST_INST'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/RXCLK_RUN_SYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/RXCLK_RUN_SYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/TXCLK_RUN_SYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/TXCLK_RUN_SYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/TX_LOCK_CAP_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/TX_LOCK_CAP_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_mmcm_locked_xpm'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_mmcm_locked_xpm'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_mmcm_locked_xpm'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_mmcm_locked_xpm'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll0lock_b0_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/xpm_array_single_qpll0lock_b0_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/xpm_array_single_qpll0lock_b0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll0lock_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll0lock_out_dly_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll0lock_out_dly_sync_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll1lock_b0_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'inst/xpm_array_single_qpll1lock_b0_inst' of design 'preSynthElab_1' [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: inst/xpm_array_single_qpll1lock_b0_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll1lock_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_done_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_done_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_error_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_error_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_reset_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_reset_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_start_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_start_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0_common_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0_common_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt1_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt1_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt2_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt2_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_gtwiz_reset_rx_done_out_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_gtwiz_reset_rx_done_out_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_gtwiz_reset_tx_done_out_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_gtwiz_reset_tx_done_out_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt0inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt0inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt1inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt1inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt2inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt2inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_tx_mmcm_drp_locked_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_tx_mmcm_drp_locked_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_tx_pll_lock_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_tx_pll_lock_sync_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_txpllclksel_in0_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_txpllclksel_in0_sync_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/zcu106_hdmi_platform_vid_phy_controller_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  BUFG => BUFGCE: 4 instances
  MMCME3_ADV => MMCME4_ADV: 2 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFT, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 2067.586 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 2067.586 ; gain = 1328.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:15 ; elapsed = 00:01:34 . Memory (MB): peak = 2067.586 ; gain = 1328.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst/gt_wrapper_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_wrapper_inst/inst. (constraint file  D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_vid_phy_controller_0_synth_1/dont_touch.xdc, line 13).
Applied set_property DONT_TOUCH = true for inst. (constraint file  D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_vid_phy_controller_0_synth_1/dont_touch.xdc, line 17).
Applied set_property DONT_TOUCH = true for inst/xpm_array_gtwiz_reset_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxprbssel_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxprbssel_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxprbssel_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txprbssel_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txprbssel_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txprbssel_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/RXCLK_FREQ_CAP_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/TXCLK_FREQ_CAP_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_cpll_cal_cnt_tol_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_cpll_cal_txoutclk_period_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\tx_mmcm.TXPLL_DRP_INST /xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\rx_mmcm.RXPLL_DRP_INST /xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\tx_mmcm.TXPLL_DRP_INST /xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\rx_mmcm.RXPLL_DRP_INST /xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_DRU_CTRL_in_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_DRU_VERSION_in_sync_b0gt0inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxbufstatus_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxbufstatus_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxbufstatus_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txbufstatus_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txbufstatus_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txbufstatus_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txdiffctrl_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txdiffctrl_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txdiffctrl_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\tx_mmcm.TXPLL_DRP_INST /xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\rx_mmcm.RXPLL_DRP_INST /xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/DRUCLK_RST_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/RXCLK_RST_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/TXCLK_RST_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/RXCLK_RUN_SYNC_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/TXCLK_RUN_SYNC_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/clock_detector_inst/TX_LOCK_CAP_INST. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\rx_mmcm.rxoutclk_mmcm0_i /rx_mmcm_locked_xpm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\tx_mmcm.txoutclk_mmcm0_i /tx_mmcm_locked_xpm. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_qpll0lock_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_qpll0lock_out_dly_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_qpll1lock_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxcdrlock_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxcdrlock_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxcdrlock_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxpmaresetdone_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxpmaresetdone_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_rxpmaresetdone_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txelecidle_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txelecidle_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txelecidle_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txinhibit_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txinhibit_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txinhibit_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txpmaresetdone_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txpmaresetdone_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txpmaresetdone_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txpolarity_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txpolarity_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txpolarity_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txprbsforceerr_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txprbsforceerr_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_array_single_txprbsforceerr_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\tx_mmcm.TXPLL_DRP_INST /xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/gt_usrclk_source_inst/\rx_mmcm.RXPLL_DRP_INST /xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_buffbypass_tx_done_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_buffbypass_tx_error_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_buffbypass_tx_reset_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_buffbypass_tx_start_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_drp_rdy_b0_common_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_drp_rdy_b0gt0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_drp_rdy_b0gt1_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_drp_rdy_b0gt2_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_gtwiz_reset_rx_done_out_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_gtwiz_reset_tx_done_out_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_prbserr_out_sync_b0gt0inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_prbserr_out_sync_b0gt1inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_prbserr_out_sync_b0gt2inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_rxpolarity_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_rxpolarity_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_rxpolarity_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_rxprbscntreset_b00_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_rxprbscntreset_b01_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_rxprbscntreset_b02_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_tx_mmcm_drp_locked_b0_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_tx_pll_lock_sync_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for inst/xpm_single_txpllclksel_in0_sync_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:16 ; elapsed = 00:01:34 . Memory (MB): peak = 2067.586 ; gain = 1328.574
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_buffbypass_tx'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
INFO: [Synth 8-5544] ROM "sm_reset_all_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_rx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gtwiz_reset_tx_pll_and_datapath_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_all" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_tx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_tx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "pllreset_rx_out" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_pll_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx_timer_clr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "sm_reset_rx" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "state" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:708]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ipshared/3c4f/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:781]
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "cpll_cal_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txoutclksel_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "txoutclksel_int" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "drp_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "idx" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "rd" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0xC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x1C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x2C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x38" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x3C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x44" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x48" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x4C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x60" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x68" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x6C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x70" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x74" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x7C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x100" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x108" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x10C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x110" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x114" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x11C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x120" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x124" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x134" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x138" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x140" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x144" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x154" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x158" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x200" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x208" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x214" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x218" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x300" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x308" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x30C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "drp_txn_available_q" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_clkdet.sv:311]
INFO: [Synth 8-5545] ROM "clk_cnt_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "clk_rx_flt_delta" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk_tx_tmr_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_rx_tmr_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "sel_mult" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b0_QPLL_LOCK_DLY_CNT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b0_QPLL_LOCK_DLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b0_CPLL_LOCK_DLY_CNT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b0_CPLL_LOCK_DLY" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b0_MMCM_TX_DRP_LOCKED_DLY_CNT" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "b0_MMCM_RX_DRP_LOCKED_DLY_CNT" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
*
ST_BUFFBYPASS_TX_DEASSERT_TXDLYSRESET |                               01 |                               01
ST_BUFFBYPASS_TX_WAIT_TXSYNCDONE |                               10 |                               10
   ST_BUFFBYPASS_TX_DONE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_buffbypass_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
     ST_RESET_ALL_BRANCH |                              000 |                              001
     ST_RESET_ALL_TX_PLL |                              001 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              010 |                              011
      ST_RESET_ALL_RX_DP |                              011 |                              100
     ST_RESET_ALL_RX_PLL |                              100 |                              101
    ST_RESET_ALL_RX_WAIT |                              101 |                              110
                  iSTATE |                              110 |                              111
*
       ST_RESET_ALL_INIT |                              111 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_3_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:23 ; elapsed = 00:01:43 . Memory (MB): peak = 2067.586 ; gain = 1328.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series__GC0 |           1|      1022|
|2     |vid_phy_controller_v2_2_0_dru                                           |           3|      8268|
|3     |zcu106_hdmi_platform_vid_phy_controller_0_top__GC0                      |           1|     32111|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "timeout_cntr" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DEN_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DADDR_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "DI_O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0xC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x10" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x14" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x1C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x24" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x2C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x30" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x38" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x3C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x40" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x44" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x48" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x4C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x60" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x68" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x6C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x70" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x74" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x7C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x80" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x100" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x108" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x10C" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x120" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x124" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x134" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x138" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x140" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x144" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x154" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x158" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "slv_reg_0x200" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-4471] merging register 'clk_rx_flt_q_reg[0][17:0]' into 'clk_rx_flt_q_reg[0][17:0]' [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_clkdet.sv:277]
WARNING: [Synth 8-6014] Unused sequential element clk_rx_flt_q_reg[0] was removed.  [d:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.srcs/sources_1/bd/zcu106_hdmi_platform/ip/zcu106_hdmi_platform_vid_phy_controller_0/hdl/src/verilog/zcu106_hdmi_platform_vid_phy_controller_0_clkdet.sv:277]
INFO: [Synth 8-5545] ROM "clk_cnt_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_tx_tmr_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_rx_tmr_end" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_usrclk_source_insti_1/\rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[18]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[19]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[20]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[21]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[22]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[23]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[24]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[25]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[26]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[27]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[28]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[29]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[30]' (FDRE) to 'inst/gt_usrclk_source_insti_1/rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_usrclk_source_insti_1/\rx_mmcm.RXPLL_DRP_INST/DRP_Status_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_usrclk_source_insti_1/\tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[18]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[19]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[20]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[21]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[22]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[23]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[24]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[25]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[26]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[27]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[28]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[29]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[30]' (FDRE) to 'inst/gt_usrclk_source_insti_1/tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_usrclk_source_insti_1/\tx_mmcm.TXPLL_DRP_INST/DRP_Status_Reg_reg[31] )
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_0_1_reg[16]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_0_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_1_1_reg[16]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_1_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_0_1_reg[17]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_0_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_1_1_reg[17]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_1_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_0_1_reg[18]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_0_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_1_1_reg[18]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_1_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_0_1_reg[19]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_0_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_1_1_reg[19]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_1_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_2_1_reg[16]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_2_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_3_1_reg[16]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_3_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_4_1_reg[16]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_4_1_reg[17]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_2_1_reg[17]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_2_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_3_1_reg[17]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_3_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_4_1_reg[17]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_4_1_reg[18]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_2_1_reg[18]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_2_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_3_1_reg[18]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_3_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_4_1_reg[18]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_4_1_reg[19]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_2_1_reg[19]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_2_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_3_1_reg[19]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_3_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_4_1_reg[19]' (FDE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/sum_int_4_1_reg[20]'
INFO: [Synth 8-3886] merging instance 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_ss/SAMV_reg[4]' (FDCE) to 'vid_phy_controller_v2_2_0_dru:/NIDRU_INST/Inst_dru/fnidru_1.Inst_pd/ntr_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vid_phy_controller_v2_2_0_dru:/\NIDRU_INST/Inst_dru /\fnidru_1.Inst_pd/ntr_reg[4] )
WARNING: [Synth 8-3332] Sequential element (Inst_vco/phase_int_reg[36]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (Inst_vco/phase_int_reg[35]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (Inst_vco/phase_int_reg[34]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (Inst_vco/phase_int_reg[33]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (Inst_vco/phase_int_reg[32]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_lp_filter/br4_reg[32]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_lp_filter/AL_PPM_reg) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sel_mult_reg[15]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sel_mult_reg[14]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sel_mult_reg[13]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sel_mult_reg[12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sav_int_reg[9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sav_int_reg[8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sav_int_reg[7]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sav_int_reg[6]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sav_int_reg[5]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_pd/sav_int_reg[4]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/ph_reg[20][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/ph_reg[20][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/ph_reg[20][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/ph_reg[20][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/ph_reg[20][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[1].ph_reg[1][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[1].ph_reg[1][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[1].ph_reg[1][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[1].ph_reg[1][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[1].ph_reg[1][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[2].ph_reg[2][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[2].ph_reg[2][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[2].ph_reg[2][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[2].ph_reg[2][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[2].ph_reg[2][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[3].ph_reg[3][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[3].ph_reg[3][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[3].ph_reg[3][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[3].ph_reg[3][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[3].ph_reg[3][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[4].ph_reg[4][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[4].ph_reg[4][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[4].ph_reg[4][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[4].ph_reg[4][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[4].ph_reg[4][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[5].ph_reg[5][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[5].ph_reg[5][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[5].ph_reg[5][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[5].ph_reg[5][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[5].ph_reg[5][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[6].ph_reg[6][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[6].ph_reg[6][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[6].ph_reg[6][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[6].ph_reg[6][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[6].ph_reg[6][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[7].ph_reg[7][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[7].ph_reg[7][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[7].ph_reg[7][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[7].ph_reg[7][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[7].ph_reg[7][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[8].ph_reg[8][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[8].ph_reg[8][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[8].ph_reg[8][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[8].ph_reg[8][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[8].ph_reg[8][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[9].ph_reg[9][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[9].ph_reg[9][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[9].ph_reg[9][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[9].ph_reg[9][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[9].ph_reg[9][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[10].ph_reg[10][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[10].ph_reg[10][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[10].ph_reg[10][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[10].ph_reg[10][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[10].ph_reg[10][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[11].ph_reg[11][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[11].ph_reg[11][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[11].ph_reg[11][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[11].ph_reg[11][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[11].ph_reg[11][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[12].ph_reg[12][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[12].ph_reg[12][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[12].ph_reg[12][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[12].ph_reg[12][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[12].ph_reg[12][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[13].ph_reg[13][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[13].ph_reg[13][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[13].ph_reg[13][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[13].ph_reg[13][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[13].ph_reg[13][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[14].ph_reg[14][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[14].ph_reg[14][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[14].ph_reg[14][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[14].ph_reg[14][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[14].ph_reg[14][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[15].ph_reg[15][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[15].ph_reg[15][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[15].ph_reg[15][10]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[15].ph_reg[15][9]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[15].ph_reg[15][8]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[16].ph_reg[16][12]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[16].ph_reg[16][11]) is unused and will be removed from module dru.
WARNING: [Synth 8-3332] Sequential element (fnidru_1.Inst_ss/rep_4[16].ph_reg[16][10]) is unused and will be removed from module dru.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][0]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][1]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][2]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][4]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][5]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][6]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][7]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][8]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][9]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][10]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][11]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][12]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][13]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][14]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][15]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][16]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][17]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_q_reg[1][3]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_freq_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[15]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[14]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[13]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[12]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[11]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[10]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[9]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[8]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[7]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[6]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[5]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[4]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[3]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[2]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[1]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[0]' (FDRE) to 'inst/i_0/clock_detector_inst/clk_rx_flt_a_reg[34]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\clock_detector_inst/clk_rx_flt_a_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[18]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[19]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[20]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[21]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[22]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[23]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[24]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[25]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[26]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[27]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[28]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[29]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[30]' (FDRE) to 'inst/i_0/drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_control_b0gtcommon_inst/DRP_Status_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_control_b0gt1_inst/DRP_Status_Reg_reg[17] )
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[18]' (FDRE) to 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[19]' (FDRE) to 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[20]' (FDRE) to 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[21]' (FDRE) to 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[22]' (FDRE) to 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[31]'
INFO: [Synth 8-3886] merging instance 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[23]' (FDRE) to 'inst/i_0/drp_control_b0gt1_inst/DRP_Status_Reg_reg[31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_control_b0gt1_inst/DRP_Status_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_control_b0gt2_inst/DRP_Status_Reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_control_b0gt2_inst/DRP_Status_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_control_b0gt0_inst/DRP_Status_Reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\drp_control_b0gt0_inst/DRP_Status_Reg_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\clock_detector_inst/clk_sm_cur_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[17] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[25] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\clock_detector_inst/clk_dru_freq_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\clock_detector_inst/clk_rx_freq_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\clock_detector_inst/clk_tx_freq_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/imr_reg_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/slv_reg_0x0_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/\vid_phy_controller_v2_2_0_vid_phy_axi4lite_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx_i/gen_cal_rx_en.daddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_tx_i/txoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/drp_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_tx_i/txoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/drp_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_tx_i/txoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/drp_state_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx_i/gen_cal_rx_en.rxoutclksel_int_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/i_0/gt_wrapper_inst/inst/\gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst /\gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i/addr_i_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (vid_phy_controller_v2_2_0_dru:/\NIDRU_INST/Inst_dru /\fnidru_1.Inst_lp_filter/br3_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_usrclk_source_insti_1/\rx_mmcm.RXPLL_DRP_INST/DRP_Config_Reg_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/gt_usrclk_source_insti_1/\tx_mmcm.TXPLL_DRP_INST/DRP_Config_Reg_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:56 ; elapsed = 00:02:19 . Memory (MB): peak = 2067.586 ; gain = 1328.574
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series__GC0 |           1|       752|
|2     |vid_phy_controller_v2_2_0_dru                                           |           3|      4370|
|3     |zcu106_hdmi_platform_vid_phy_controller_0_top__GC0                      |           1|     17483|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_detector_inst/DRUCLK_RST_INST/src_arst' to pin 'clock_detector_inst/clk_dru_freq_rst_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_detector_inst/RXCLK_RST_INST/src_arst' to pin 'clock_detector_inst/clk_rx_freq_rst_reg/Q'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clock_detector_inst/TXCLK_RST_INST/src_arst' to pin 'clock_detector_inst/clk_tx_freq_rst_reg/Q'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:21 ; elapsed = 00:02:48 . Memory (MB): peak = 2395.602 ; gain = 1656.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:30 ; elapsed = 00:02:57 . Memory (MB): peak = 2426.809 ; gain = 1687.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------------------------------------------------------+------------+----------+
|      |RTL Partition                                                           |Replication |Instances |
+------+------------------------------------------------------------------------+------------+----------+
|1     |zcu106_hdmi_platform_vid_phy_controller_0_gt_usrclk_source_8series__GC0 |           1|       752|
|2     |vid_phy_controller_v2_2_0_dru                                           |           3|      4377|
|3     |zcu106_hdmi_platform_vid_phy_controller_0_top__GC0                      |           1|     17483|
+------+------------------------------------------------------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:41 ; elapsed = 00:03:12 . Memory (MB): peak = 2460.215 ; gain = 1721.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:43 ; elapsed = 00:03:15 . Memory (MB): peak = 2460.215 ; gain = 1721.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:43 ; elapsed = 00:03:15 . Memory (MB): peak = 2460.215 ; gain = 1721.203
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:46 ; elapsed = 00:03:19 . Memory (MB): peak = 2460.215 ; gain = 1721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:46 ; elapsed = 00:03:19 . Memory (MB): peak = 2460.215 ; gain = 1721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:03:20 . Memory (MB): peak = 2460.215 ; gain = 1721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:03:20 . Memory (MB): peak = 2460.215 ; gain = 1721.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     4|
|2     |BUFGCE          |     4|
|3     |BUFG_GT         |    10|
|4     |BUFG_GT_SYNC    |     2|
|5     |CARRY8          |   535|
|6     |DSP_ALU         |     3|
|7     |DSP_A_B_DATA    |     3|
|8     |DSP_C_DATA      |     3|
|9     |DSP_MULTIPLIER  |     3|
|10    |DSP_M_DATA      |     3|
|11    |DSP_OUTPUT_1    |     3|
|12    |DSP_PREADD      |     3|
|13    |DSP_PREADD_DATA |     3|
|14    |GTHE4_CHANNEL   |     3|
|15    |GTHE4_COMMON    |     1|
|16    |IBUFDS_GTE4     |     2|
|17    |LUT1            |   202|
|18    |LUT2            |  2525|
|19    |LUT3            |   825|
|20    |LUT4            |  1831|
|21    |LUT5            |  1734|
|22    |LUT6            |  1722|
|23    |MMCME3_ADV      |     2|
|24    |MUXF7           |   104|
|25    |MUXF8           |     2|
|26    |OSERDESE3       |     2|
|27    |SRL16E          |     3|
|28    |FDCE            |  2631|
|29    |FDPE            |   163|
|30    |FDRE            |  6541|
|31    |FDSE            |    61|
|32    |OBUFTDS         |     2|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:03:20 . Memory (MB): peak = 2460.215 ; gain = 1721.203
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 283 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:40 ; elapsed = 00:02:17 . Memory (MB): peak = 2460.215 ; gain = 392.629
Synthesis Optimization Complete : Time (s): cpu = 00:02:47 ; elapsed = 00:03:21 . Memory (MB): peak = 2460.215 ; gain = 1721.203
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 652 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_gtwiz_reset_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_gtwiz_reset_sync_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txprbssel_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxprbssel_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Config_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_handshake_DRP_Status_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_cpll_cal_cnt_tol_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_cpll_cal_cnt_tol_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/TXCLK_FREQ_CAP_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/TXCLK_FREQ_CAP_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/RXCLK_FREQ_CAP_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/RXCLK_FREQ_CAP_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/clock_detector_inst/DRUCLK_FREQ_CAP_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_cpll_cal_txoutclk_period_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_cpll_cal_txoutclk_period_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_DRU_CTRL_in_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_DRU_CTRL_in_sync_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_DRU_VERSION_in_sync_b0gt0inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_DRU_VERSION_in_sync_b0gt0inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txdiffctrl_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_rxbufstatus_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_array_single.tcl] for cell 'inst/xpm_array_single_txbufstatus_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_single_drp_reset_RST_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/DRUCLK_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/DRUCLK_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/TXCLK_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/TXCLK_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/RXCLK_RST_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'inst/clock_detector_inst/RXCLK_RST_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_tx_pll_lock_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_tx_pll_lock_sync_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/TXCLK_RUN_SYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/TXCLK_RUN_SYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/RXCLK_RUN_SYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/RXCLK_RUN_SYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/DRUCLK_RUN_SYNC_INST'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gtcommon_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt2_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt1_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/drp_control_b0gt0_inst/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_txpllclksel_in0_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_txpllclksel_in0_sync_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt1_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt1_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt2_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0gt2_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0_common_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_drp_rdy_b0_common_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_tx_mmcm_drp_locked_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_tx_mmcm_drp_locked_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_gtwiz_reset_tx_done_out_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_gtwiz_reset_tx_done_out_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_gtwiz_reset_rx_done_out_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_gtwiz_reset_rx_done_out_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_done_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_done_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_reset_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_reset_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_start_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_start_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_error_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_buffbypass_tx_error_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt0inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt0inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b00_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b00_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt1inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt1inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b01_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b01_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxcdrlock_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_mmcm_locked_xpm'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/rx_mmcm_locked_xpm'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxpolarity_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_rxprbscntreset_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt2inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_single_prbserr_out_sync_b0gt2inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txinhibit_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpolarity_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txprbsforceerr_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txelecidle_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_rxpmaresetdone_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b02_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_txpmaresetdone_b02_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll0lock_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll0lock_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/rx_mmcm.RXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll1lock_b0_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll1lock_b0_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll0lock_out_dly_sync_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/xpm_array_single_qpll0lock_out_dly_sync_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_mmcm_locked_xpm'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/tx_mmcm_locked_xpm'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/gt_usrclk_source_inst/tx_mmcm.TXPLL_DRP_INST/xpm_single_DRP_Rsp_Rd_Toggle_inst'
Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/TX_LOCK_CAP_INST'
Finished Sourcing Tcl File [D:/tools/xilinx/Vivado/2018.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'inst/clock_detector_inst/TX_LOCK_CAP_INST'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/gt_usrclk_source_inst/rx_mmcm.rxoutclk_mmcm0_i/mmcm_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance inst/gt_usrclk_source_inst/tx_mmcm.txoutclk_mmcm0_i/mmcm_adv_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gt_usrclk_source_inst/rx_mmcm.bufg_gt_rx_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gt_usrclk_source_inst/tx_mmcm.bufg_gt_tx_usrclk_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_4 for BUFG_GT inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_5 for BUFG_GT inst/gt_wrapper_inst/inst/gen_gtwizard_gthe4_top.zcu106_hdmi_platform_vid_phy_controller_0_gtwrapper_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_3_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  BUFG => BUFGCE: 4 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 3 instances
  MMCME3_ADV => MMCME4_ADV: 2 instances
  OBUFTDS => OBUFTDS_DUAL_BUF (INV, OBUFT, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
664 Infos, 268 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:01 ; elapsed = 00:03:41 . Memory (MB): peak = 2670.180 ; gain = 1931.168
INFO: [Common 17-1381] The checkpoint 'D:/xilinx_prj/xilinx_FrameBuffer/xtp_hdmi_ex/hw/v_hdmi_tx_ss/v_hdmi_tx_ss.runs/zcu106_hdmi_platform_vid_phy_controller_0_synth_1/zcu106_hdmi_platform_vid_phy_controller_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2670.180 ; gain = 0.000
write_vhdl: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2670.180 ; gain = 0.000
