$date
	Wed Dec 11 19:31:39 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_counter $end
$var wire 8 ! Q [7:0] $end
$var reg 8 " Data [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % load $end
$var reg 1 & reset $end
$scope module uut $end
$var wire 8 ' Data [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % load $end
$var wire 1 & reset $end
$var reg 8 ( Q [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b0 '
1&
0%
0$
0#
b0 "
b0 !
$end
#5
1#
#10
0#
0&
#15
1#
#20
0#
b1010101 "
b1010101 '
1%
#25
b1010101 !
b1010101 (
1#
#30
0#
0%
#35
1#
#40
0#
1$
#45
b1010110 !
b1010110 (
1#
#50
0#
#55
b1010111 !
b1010111 (
1#
#60
0#
#65
b1011000 !
b1011000 (
1#
#70
0#
#75
b1011001 !
b1011001 (
1#
#80
0#
#85
b1011010 !
b1011010 (
1#
#90
0#
0$
#95
1#
#100
0#
b11111111 "
b11111111 '
1%
#105
b11111111 !
b11111111 (
1#
#110
0#
