$date
	Sat Aug 02 02:56:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module sram_sp_tb $end
$var wire 8 ! data_out [7:0] $end
$var reg 4 " add [3:0] $end
$var reg 1 # clk $end
$var reg 8 $ data_in [7:0] $end
$var reg 1 % re $end
$var reg 1 & we $end
$scope module uut1 $end
$var wire 4 ' add [3:0] $end
$var wire 1 ( clk $end
$var wire 8 ) data_in [7:0] $end
$var wire 1 * re $end
$var wire 1 + we $end
$var reg 8 , data_out [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ,
0+
0*
b0 )
0(
b0 '
0&
0%
b0 $
0#
b0 "
bx !
$end
#5
bz ,
bz !
1#
1(
#10
0#
0(
1&
1+
b11001 $
b11001 )
#15
1#
1(
#20
0#
0(
0&
0+
#25
1#
1(
#30
0#
0(
1%
1*
#35
b11001 ,
b11001 !
1#
1(
#40
0#
0(
0%
0*
#45
bz ,
bz !
1#
1(
#50
0#
0(
