# Reading D:/quartus18.1/modelsim_ase/tcl/vsim/pref.tcl
# do CORDIC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/quartus18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC {C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:07 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC" C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/CORDIC.v 
# -- Compiling module CORDIC
# 
# Top level modules:
# 	CORDIC
# End time: 23:28:07 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC {C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:28:07 on Mar 13,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC" C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 23:28:07 on Mar 13,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 23:28:07 on Mar 13,2024
# Loading work.tb
# Loading work.CORDIC
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#                    0 << Starting Simulation >> 
#                 1090<< Simulation Complete >>
# ** Note: $stop    : C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v(71)
#    Time: 1090 ns  Iteration: 0  Instance: /tb
# Break in Module tb at C:/Users/linmo/Desktop/DSD/test/system_template_de1_soc/IP/CORDIC/testbench_1.v line 71
# End time: 00:02:28 on Mar 14,2024, Elapsed time: 0:34:21
# Errors: 0, Warnings: 0
