// Seed: 3562841468
module module_0 (
    input tri0 id_0
    , id_5,
    input wire id_1,
    input wire id_2,
    input tri  id_3
    , id_6
);
  assign id_6 = id_5;
endmodule
module module_1 #(
    parameter id_3 = 32'd41,
    parameter id_4 = 32'd37,
    parameter id_9 = 32'd70
) (
    output wor id_0,
    input tri0 id_1
    , id_14,
    input uwire id_2,
    output wor _id_3,
    output wor _id_4,
    output wire id_5,
    output uwire id_6,
    output tri0 id_7,
    output supply1 id_8,
    input wand _id_9,
    input uwire id_10,
    input tri1 id_11,
    output wire id_12
);
  wire id_15;
  logic [-1 : id_3] id_16;
  wire id_17;
  wire id_18[id_4 : 1 'b0];
  assign id_16[id_9] = -1 != 1'd0;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_11,
      id_11
  );
  assign modCall_1.id_0 = 0;
endmodule
