<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=no"><title>数字IC设计入门2---基于Verilog的数字IC设计方法 | ub-w Blog</title><meta name="author" content="ub-w"><meta name="copyright" content="ub-w"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#f7f9fe"><meta name="mobile-web-app-capable" content="yes"><meta name="apple-touch-fullscreen" content="yes"><meta name="apple-mobile-web-app-title" content="数字IC设计入门2---基于Verilog的数字IC设计方法"><meta name="application-name" content="数字IC设计入门2---基于Verilog的数字IC设计方法"><meta name="apple-mobile-web-app-capable" content="yes"><meta name="apple-mobile-web-app-status-bar-style" content="#f7f9fe"><meta property="og:type" content="article"><meta property="og:title" content="数字IC设计入门2---基于Verilog的数字IC设计方法"><meta property="og:url" content="http://example.com/2025/12/27/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E5%85%A5%E9%97%A82/index.html"><meta property="og:site_name" content="ub-w Blog"><meta property="og:description" content="基于Verilog的数字IC设计方法一、数字器件与Verilog语法的关系在verilog代码编写过程，我们只需要记住常见的10种简单的元器件，即与门，或门，非门，异或门，加法器，乘法器，选择器，比较器，移位器，触发器，以及两种类型的电路，即组合逻辑和时序逻辑。 这些门电路中，除了触发器，都属于组合"><meta property="og:locale" content="zh-CN"><meta property="og:image" content="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251227165802126.jpg"><meta property="article:author" content="ub-w"><meta property="article:tag"><meta name="twitter:card" content="summary"><meta name="twitter:image" content="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251227165802126.jpg"><meta name="description" content="基于Verilog的数字IC设计方法一、数字器件与Verilog语法的关系在verilog代码编写过程，我们只需要记住常见的10种简单的元器件，即与门，或门，非门，异或门，加法器，乘法器，选择器，比较器，移位器，触发器，以及两种类型的电路，即组合逻辑和时序逻辑。 这些门电路中，除了触发器，都属于组合"><link rel="shortcut icon" href="/favicon.ico"><link rel="canonical" href="http://example.com/2025/12/27/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E5%85%A5%E9%97%A82/"><link rel="preconnect" href="//cdn.cbd.int"/><meta name="google-site-verification" content="xxx"/><meta name="baidu-site-verification" content="code-xxx"/><meta name="msvalidate.01" content="xxx"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.cbd.int/node-snackbar@0.1.16/dist/snackbar.min.css" media="print" onload="this.media='all'"><link rel="stylesheet" href="https://cdn.cbd.int/@fancyapps/ui@5.0.28/dist/fancybox/fancybox.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  linkPageTop: undefined,
  peoplecanvas: {"enable":true,"img":"https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251227215006079.png"},
  postHeadAiDescription: undefined,
  diytitle: undefined,
  LA51: undefined,
  greetingBox: undefined,
  twikooEnvId: '',
  commentBarrageConfig:undefined,
  music_page_default: "nav_music",
  root: '/',
  preloader: {"source":3},
  friends_vue_info: undefined,
  navMusic: true,
  mainTone: undefined,
  authorStatus: undefined,
  algolia: undefined,
  localSearch: undefined,
  translate: {"defaultEncoding":2,"translateDelay":0,"msgToTraditionalChinese":"繁","msgToSimplifiedChinese":"简","rightMenuMsgToTraditionalChinese":"转为繁体","rightMenuMsgToSimplifiedChinese":"转为简体"},
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":330},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    simplehomepage: true,
    post: false
  },
  runtime: '天',
  date_suffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: {"copy":true,"copyrightEbable":false,"limitCount":50,"languages":{"author":"作者: ub-w","link":"链接: ","source":"来源: ub-w Blog","info":"著作权归作者所有。商业转载请联系作者获得授权，非商业转载请注明出处。","copySuccess":"复制成功，复制和转载请标注本文地址"}},
  lightbox: 'fancybox',
  Snackbar: {"chs_to_cht":"你已切换为繁体","cht_to_chs":"你已切换为简体","day_to_night":"你已切换为深色模式","night_to_day":"你已切换为浅色模式","bgLight":"#425AEF","bgDark":"#1f1f1f","position":"top-center"},
  source: {
    justifiedGallery: {
      js: 'https://cdn.cbd.int/flickr-justified-gallery@2.1.2/dist/fjGallery.min.js',
      css: 'https://cdn.cbd.int/flickr-justified-gallery@2.1.2/dist/fjGallery.css'
    }
  },
  isPhotoFigcaption: false,
  islazyload: true,
  isAnchor: false,
  shortcutKey: undefined,
  autoDarkmode: true
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  configTitle: 'ub-w Blog',
  title: '数字IC设计入门2---基于Verilog的数字IC设计方法',
  postAI: '',
  pageFillDescription: '基于Verilog的数字IC设计方法, 一、数字器件与Verilog语法的关系, 二、可综合的Verilog设计语法, 三、组合逻辑中的选择器, 四、Verilog中的for循环, 五、逻辑运算符号优先级, 六、信号的状态类型, 七、驱动和负载, 八、Verilog中模块和信号的声明方式及模块例化方法, 九、带参数的Verilog, 十、Verillog中的宏定义, 十一、function的使用, 十二、电路的时序（Timing）基于的数字设计方法一数字器件与语法的关系在代码编写过程我们只需要记住常见的种简单的元器件即与门或门非门异或门加法器乘法器选择器比较器移位器触发器以及两种类型的电路即组合逻辑和时序逻辑这些门电路中除了触发器都属于组合逻辑在设计过程中我们不必关系他们的底层问题综合器会自动完成现代工具能够根据设计描述自动匹配处面积最省速度最快的电路但是基础元器件库中不包括除法因为除法的实现不同于乘法它受到被除数除数商的数值范围的限制有时需要用到迭代等复杂的方法下面是中数字逻辑器件和的表示此外组合逻辑元器件结构简单但输入含有毛刺的话输出就有毛刺对于时序逻辑在触发器的作用下存在节拍可以消除毛刺的影响注意数字前端写的仅仅是代码而非程序代码即代替电路图的一种文本语言描述程序即按照编写顺序执行二可综合的设计语法可综合能变成电路的表达比如和在设计电路时只能使用可综合的语法表达仿真时可以使用不能综合的高级语法例这是组合逻辑表达式表示与门信号与信号由阻塞赋值通过信号输出阻塞赋值的意义就是前一句不执行后一句就无法执行前一句会阻塞后一句但是对于可综合的并不会阻塞对于所描述的电路只是表示一种连接关系并没有执行先后顺序的说法阻塞赋值仅在仿真中体现例这是时序逻辑表达其中括号中的列表叫做敏感列表意思是块输出的对列表中信号保持敏感而和相当于语言中的叫做非阻塞赋值其意义是该句的表达不会阻塞后续表达的执行他们是同时发生的例这是块的组合逻辑表达仍然采用阻塞赋值方式后面也有敏感列表但是用代替敏感信号表示省略描述综合器会自动寻找与输出相关的输入信号填写进敏感列表中三组合逻辑中的选择器三目运算符完整表达式简化表达式语句这种表述在综合之后的电路时一层一层逐渐展开的写在最前面的语句掌握这最终的选择权因而优先级最高并且使用表达有可能存在隐藏逻辑故要求在写代码时应清楚其逻辑含义在代码最后必须跟一句使整体完整若没有则电路会综合出一个锁存器语句语句所描述每一个选择都是并列的优先级相同除了语句外还有一种变体语句用于中的情况有很多可以让代码更加简练在实际过程需要自行判断使用哪一种语句语句使用于判断相等的情况而语句适合判断大于或小于关系四中的循环我们知道和对应选择器那对应什么呢并不对应任何电路元件它表示一种逻辑的复制在中有两种用法一种是一次复制多个逻辑的循环即块另一种是用于块中只复制该块中的逻辑关于块可以看我之前写过的相关知识点五逻辑运算符号优先级符号参数个数对应元器件优先级非门乘法器除法器求余器不用于综合加法器减法器移位器比较器或与门或门异或门与门或门选择器参数个数表示使用该符号需要的参数与都是表示非门可以用于单个参数取非不同之处在于表示逻辑取反表示按位取反既可以用于单个参数也可以用于双参数运算比如若是比特则将的三比特都连在与门的输入端输出一个比特若是双参数运算两个参数的位宽必须相等结果位宽与这两个参数一致比如表示与按位与运算都是双参数运算表示逻辑操作为三目运算符作为选择器使用使用优先级的目的是为了减少括号的使用比如三目运算符优先级最低使用过程中各个参数就可以不加括号的优先级很高也可以省略括号六信号的状态类型中常见的信号状态有种分别是其中和比较简单对于芯片来讲首先整个芯片的供电我们称为而为不同元器件的供电芯片的地常标注为那么对于信号来讲一根导线接地它的电平就是一根导线接它的电平就是但是一般数字和对应的电平不会特别严格而是一个浮动范围通常信号电平低于的就被认为是高于的就被认为是态是高阻态表示一种输出状态输出电阻很大对于高阻态输入到下一级电路对下一级电路没有任何影响一般来讲对于一个双向传输的引脚如果设置为输入模式就认为这个引脚处于高阻态其他电路输入的信号就可以直接顺着该引脚输入而不会被干扰或阻挡态是未知态有以下情况会产生未知态芯片已上电但复位信号未进行复位双向引脚信号冲突导致该引脚既有信号输入也有信号输出态的传播芯片中一个元器件的某个输入端是态于是输出也是态触发器时序不满足产生亚稳态七驱动和负载驱动元器件的输入信号负载元器件的输出信号通常可以将一个信号接入多少个门电路作为衡量驱动和负载大小的量度这个数量称为扇出数每根扇出线的驱动能力一般用电流来衡量在设计之初功能是第一位的其次才是面积功耗扇出等因素注意要避免多驱问题即一个信号既由逻辑块驱动又由逻辑块驱动这种设计是错误的八中模块和信号的声明方式及模块例化方法模块的声明由后跟模块名来完成最后跟上来结尾接口声明表示该模块的输入和输出称为接口信号输入用输出用既输入又输出用例化也称实例化由模块名例化名组成后面跟括号括号内部为接口声明可综合的中的信号常用类型只有两种一种是另一种是其中必须是类型故可以省略不写根据该信号若是由块驱动则为类型若是由块驱动则是类型信号还可以使用二维表示接口信号除外仅限于内部信号比如表示行列的二维矩阵表示的是一个位比特数组表示一个位比特其在综合后是一由个分立的触发器输出根线九带参数的在中可以引入参数让模块的内部性质如位宽初值等称为可变的比如参数用逗号隔开参数名一般大写和信号名作区分接口声明当然我们也可以直接在模块内部直接声明参数但是不便于例化的修改只适合内部更改如果不想再例化时改变参数而仅仅想在模块内部使用并修改参数则可以把声明改为声明即本地参数声明十中的宏定义用于定义一个关键字上述代码定义了宏变量值为中间用空格隔开在代码中引用时也需要带符号与一样会被工具自动替换为也可以不写数值只写宏变量与条件编译搭配使用如果定义了这个宏用搭建的存储就编译这段代码寄存器实现简单但成本高如果没定义但定义了用搭建的存储就编译这段实现成本低但控制复杂如果前两个宏都没定义用搭建的存储就编译这段实现成本最低但控制最复杂条件编译结束此外还可以使用表示没有定义某个宏时就执行该命令也可以用对已经定义的宏取消一般用法是在一个文件中先定义了一个宏使用过后之后最后取消它防止其他全局宏定义与其重名用于将多个或包含在一个总的定义文件中这些和会在多个模块中用到十一的使用是一种组合逻辑的封装类似于语言中的函数用于封装重复计算逻辑不能包含时序逻辑定义返回最大值求和结果拼接成位计算最大值计算求和含溢出位返回拼接结果调用拆分返回值取高位位为最大值取低位位为求和结果特点返回值位宽函数名定义返回值位宽函数内直接给函数名赋值即可返回输入用定义参数可以多输入但输出只有一个中间变量中间变量必须是型可复用性同一个函数可以在模块内多次调用也可以封装到文件中复用十二电路的时序首先介绍一个概念延时路径如下图所示存在三条通道第一条从输入端口到寄存器称为路径第二条从寄存器到寄存器称为路径第三条从寄存器到输出端口称为路径分析时序就是分析种路径的延时是否满足寄存器的要求下面我们来看一个简单时序分析问题如下图所示从波形图上我们主要分析两个参数一个是建立时间另外一个是保持时间首先上升沿是采集数据从图中可以看到在第一个上升沿之后寄存器的端上信号输出故标记是寄存器的输出延迟时间即从它采样输入信号到输出信号中间的延迟时间那我们在来看从到上这一过程标记是中间组合逻辑或者单纯金属连线所造成的时延而标记和标记分别表示寄存器所要求的建立时间和保持时间其中建立时间是比时钟上升沿到来提早的一段时间表示输入信号必须在这段时间之前就已经建立起来而保持时间是比时钟上升沿到来稍晚的一段时间输入信号在这段时间必须保持不变故标记和标记共同组成一个时间窗口只有这样寄存器才可以正确采集到信号从而输出信号而标记是实际建立时间要求实际建立时间比所需建立时间长差值称为建立时间余量标记和标记的物理意义一样但两者数值不同是因为一种是变另一种是变芯片制造工艺会对两种变化时间产生差异标记同标记一样代表中间组合逻辑所引起的时延标记为实际保持时间要求实际保持时间比所需保持时间场差值为保持时间余量标记和标记的意义一样都是寄存器输出延迟两个寄存器之间的时序分析已经如此复杂了拥有上亿门电路的大型数字设计怎么分析时序呢当然要借助数字工具才能分析综合时工具就可以进行初步时序分析而阶段使用工具可以进行详细而精准的时序分析参考白栎旸数字设计入门微课视频版北京清华大学出版社',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-12-30 16:21:27',
  postMainColor: '',
}</script><noscript><style type="text/css">
  #nav {
    opacity: 1
  }
  .justified-gallery img {
    opacity: 1
  }

  #recent-posts time,
  #post-meta time {
    display: inline !important
  }
</style></noscript><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#18171d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#f7f9fe')
        }
      }
      const t = saveToLocal.get('theme')
    
          const isDarkMode = window.matchMedia('(prefers-color-scheme: dark)').matches
          const isLightMode = window.matchMedia('(prefers-color-scheme: light)').matches
          const isNotSpecified = window.matchMedia('(prefers-color-scheme: no-preference)').matches
          const hasNoSupport = !isDarkMode && !isLightMode && !isNotSpecified

          if (t === undefined) {
            if (isLightMode) activateLightMode()
            else if (isDarkMode) activateDarkMode()
            else if (isNotSpecified || hasNoSupport) {
              const now = new Date()
              const hour = now.getHours()
              const isNight = hour <= 6 || hour >= 18
              isNight ? activateDarkMode() : activateLightMode()
            }
            window.matchMedia('(prefers-color-scheme: dark)').addListener(e => {
              if (saveToLocal.get('theme') === undefined) {
                e.matches ? activateDarkMode() : activateLightMode()
              }
            })
          } else if (t === 'light') activateLightMode()
          else activateDarkMode()
        
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><meta name="generator" content="Hexo 8.1.1"></head><body data-type="anzhiyu"><div id="web_bg"></div><div id="an_music_bg"></div><div id="loading-box" onclick="document.getElementById(&quot;loading-box&quot;).classList.add(&quot;loaded&quot;)"><div class="loading-bg"><img class="loading-img nolazyload" alt="加载头像" src="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251227165802126.jpg"/><div class="loading-image-dot"></div></div></div><script>const preloader = {
  endLoading: () => {
    document.getElementById('loading-box').classList.add("loaded");
  },
  initLoading: () => {
    document.getElementById('loading-box').classList.remove("loaded")
  }
}
window.addEventListener('load',()=> { preloader.endLoading() })
setTimeout(function(){preloader.endLoading();},10000)

if (true) {
  document.addEventListener('pjax:send', () => { preloader.initLoading() })
  document.addEventListener('pjax:complete', () => { preloader.endLoading() })
}</script><link rel="stylesheet" href="https://cdn.cbd.int/anzhiyu-theme-static@1.1.10/progress_bar/progress_bar.css"/><script async="async" src="https://cdn.cbd.int/pace-js@1.2.4/pace.min.js" data-pace-options="{ &quot;restartOnRequestAfter&quot;:false,&quot;eventLag&quot;:false}"></script><div class="post" id="body-wrap"><header class="post-bg" id="page-header"><nav id="nav"><div id="nav-group"><span id="blog_name"><a id="site-name" href="/" accesskey="h"><div class="title">ub-w Blog</div><i class="anzhiyufont anzhiyu-icon-house-chimney"></i></a></span><div class="mask-name-container"><div id="name-container"><a id="page-name" href="javascript:anzhiyu.scrollToDest(0, 500)">PAGE_NAME</a></div></div><div id="menus"></div><div id="nav-right"><div class="nav-button" id="randomPost_button"><a class="site-page" onclick="toRandomPost()" title="随机前往一个文章" href="javascript:void(0);"><i class="anzhiyufont anzhiyu-icon-dice"></i></a></div><input id="center-console" type="checkbox"/><label class="widget" for="center-console" title="中控台" onclick="anzhiyu.switchConsole();"><i class="left"></i><i class="widget center"></i><i class="widget right"></i></label><div id="console"><div class="console-card-group-reward"><ul class="reward-all console-card"><li class="reward-item"><a href="https://npm.elemecdn.com/anzhiyu-blog@1.1.6/img/post/common/qrcode-weichat.png" target="_blank"><img class="post-qr-code-img" alt="微信" src="https://npm.elemecdn.com/anzhiyu-blog@1.1.6/img/post/common/qrcode-weichat.png"/></a><div class="post-qr-code-desc">微信</div></li><li class="reward-item"><a href="https://npm.elemecdn.com/anzhiyu-blog@1.1.6/img/post/common/qrcode-alipay.png" target="_blank"><img class="post-qr-code-img" alt="支付宝" src="https://npm.elemecdn.com/anzhiyu-blog@1.1.6/img/post/common/qrcode-alipay.png"/></a><div class="post-qr-code-desc">支付宝</div></li></ul></div><div class="console-card-group"><div class="console-card-group-left"><div class="console-card" id="card-newest-comments"><div class="card-content"><div class="author-content-item-tips">互动</div><span class="author-content-item-title"> 最新评论</span></div><div class="aside-list"><span>正在加载中...</span></div></div></div><div class="console-card-group-right"><div class="console-card tags"><div class="card-content"><div class="author-content-item-tips">兴趣点</div><span class="author-content-item-title">寻找你感兴趣的领域</span></div></div><div class="console-card history"><div class="item-headline"><i class="anzhiyufont anzhiyu-icon-box-archiv"></i><span>文章</span></div><div class="card-archives"><div class="item-headline"><i class="anzhiyufont anzhiyu-icon-archive"></i><span>归档</span></div><ul class="card-archive-list"><li class="card-archive-list-item"><a class="card-archive-list-link" href="/archives/2025/12/"><span class="card-archive-list-date">十二月 2025</span><div class="card-archive-list-count-group"><span class="card-archive-list-count">8</span><span>篇</span></div></a></li></ul></div><hr/></div></div></div><div class="button-group"><div class="console-btn-item"><a class="darkmode_switchbutton" title="显示模式切换" href="javascript:void(0);"><i class="anzhiyufont anzhiyu-icon-moon"></i></a></div><div class="console-btn-item" id="consoleHideAside" onclick="anzhiyu.hideAsideBtn()" title="边栏显示控制"><a class="asideSwitch"><i class="anzhiyufont anzhiyu-icon-arrows-left-right"></i></a></div><div class="console-btn-item" id="consoleMusic" onclick="anzhiyu.musicToggle()" title="音乐开关"><a class="music-switch"><i class="anzhiyufont anzhiyu-icon-music"></i></a></div></div><div class="console-mask" onclick="anzhiyu.hideConsole()" href="javascript:void(0);"></div></div><div class="nav-button" id="nav-totop"><a class="totopbtn" href="javascript:void(0);"><i class="anzhiyufont anzhiyu-icon-arrow-up"></i><span id="percent" onclick="anzhiyu.scrollToDest(0,500)">0</span></a></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);" title="切换"><i class="anzhiyufont anzhiyu-icon-bars"></i></a></div></div></div></nav><div id="post-info"><div id="post-firstinfo"><div class="meta-firstline"><a class="post-meta-original">原创</a><span class="post-meta-categories"><span class="post-meta-separator"></span><i class="anzhiyufont anzhiyu-icon-inbox post-meta-icon"></i><a class="post-meta-categories" href="/categories/IC%E8%AE%BE%E8%AE%A1/" itemprop="url">IC设计</a></span><span class="article-meta tags"></span></div></div><h1 class="post-title" itemprop="name headline">数字IC设计入门2---基于Verilog的数字IC设计方法</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="anzhiyufont anzhiyu-icon-calendar-days post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" itemprop="dateCreated datePublished" datetime="2025-12-27T05:33:49.713Z" title="发表于 2025-12-27 13:33:49">2025-12-27</time><span class="post-meta-separator"></span><i class="anzhiyufont anzhiyu-icon-history post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" itemprop="dateCreated datePublished" datetime="2025-12-30T08:21:27.725Z" title="更新于 2025-12-30 16:21:27">2025-12-30</time></span></div><div class="meta-secondline"><span class="post-meta-separator">       </span><span class="post-meta-position" title="作者IP属地为哈尔滨"><i class="anzhiyufont anzhiyu-icon-location-dot"></i>哈尔滨</span></div></div></div><section class="main-hero-waves-area waves-area"><svg class="waves-svg" xmlns="http://www.w3.org/2000/svg" xlink="http://www.w3.org/1999/xlink" viewBox="0 24 150 28" preserveAspectRatio="none" shape-rendering="auto"><defs><path id="gentle-wave" d="M -160 44 c 30 0 58 -18 88 -18 s 58 18 88 18 s 58 -18 88 -18 s 58 18 88 18 v 44 h -352 Z"></path></defs><g class="parallax"><use href="#gentle-wave" x="48" y="0"></use><use href="#gentle-wave" x="48" y="3"></use><use href="#gentle-wave" x="48" y="5"></use><use href="#gentle-wave" x="48" y="7"></use></g></svg></section><div id="post-top-cover"><img class="nolazyload" id="post-top-bg" src=""></div></header><main id="blog-container"><div class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container" itemscope itemtype="http://example.com/2025/12/27/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E5%85%A5%E9%97%A82/"><header><a class="post-meta-categories" href="/categories/IC%E8%AE%BE%E8%AE%A1/" itemprop="url">IC设计</a><h1 id="CrawlerTitle" itemprop="name headline">数字IC设计入门2---基于Verilog的数字IC设计方法</h1><span itemprop="author" itemscope itemtype="http://schema.org/Person">ub-w</span><time itemprop="dateCreated datePublished" datetime="2025-12-27T05:33:49.713Z" title="发表于 2025-12-27 13:33:49">2025-12-27</time><time itemprop="dateCreated datePublished" datetime="2025-12-30T08:21:27.725Z" title="更新于 2025-12-30 16:21:27">2025-12-30</time></header><h1 id="基于Verilog的数字IC设计方法"><a href="#基于Verilog的数字IC设计方法" class="headerlink" title="基于Verilog的数字IC设计方法"></a>基于Verilog的数字IC设计方法</h1><h2 id="一、数字器件与Verilog语法的关系"><a href="#一、数字器件与Verilog语法的关系" class="headerlink" title="一、数字器件与Verilog语法的关系"></a>一、数字器件与Verilog语法的关系</h2><p>在verilog代码编写过程，我们只需要记住常见的10种简单的元器件，即<strong>与门，或门，非门，异或门，加法器，乘法器，选择器，比较器，移位器，触发器</strong>，以及两种类型的电路，即<strong>组合逻辑和时序逻辑</strong>。</p>
<p>这些门电路中，除了触发器，都属于组合逻辑，在设计过程中，我们不必关系他们的底层问题，<strong>综合器会自动完成</strong>，现代EDA工具能够根据设计描述自动匹配处面积最省，速度最快的电路。<strong>但是基础元器件库中不包括除法</strong>，因为除法的实现不同于乘法，它受到被除数，除数，商的数值范围的限制，有时需要用到迭代等复杂的方法。</p>
<p>下面是10中数字逻辑器件和Verilog的表示。</p>
<p><img src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251227134408871.png" alt="image-20251227134400753"></p>
<p>此外，组合逻辑元器件结构简单，但输入含有毛刺的话，输出就有毛刺；对于时序逻辑，在触发器的作用下，<strong>存在节拍</strong>，可以消除毛刺的影响。</p>
<p>注意，数字前端写的Verilog仅仅是代码，而非程序。代码即代替电路图的一种文本语言描述，程序即按照编写顺序执行。</p>
<h2 id="二、可综合的Verilog设计语法"><a href="#二、可综合的Verilog设计语法" class="headerlink" title="二、可综合的Verilog设计语法"></a>二、可综合的Verilog设计语法</h2><p><strong>可综合：能变成电路的Verilog表达</strong>，比如<code>assign</code>和<code>always</code>。</p>
<p>在设计电路时，只能使用可综合的语法表达；仿真时，可以使用不能综合的高级语法。</p>
<p>例1：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">assign</span> z = a&amp;b;</span><br></pre></td></tr></table></figure>

<p>这是组合逻辑表达式，表示与门，信号a与信号b，由阻塞赋值，通过z信号输出。<strong>阻塞赋值的意义就是前一句不执行，后一句就无法执行，前一句会阻塞后一句。<strong>但是对于可综合的Verilog，并不会阻塞，对于所描述的电路，只是表示一种连接关系，并没有执行先后顺序的说法</strong>。阻塞赋值仅在仿真中体现。</strong></p>
<p>例2：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">        Q &lt;= <span class="number">0</span>;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        Q &lt;= D;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>这是时序逻辑表达，其中，@括号中的列表叫做<strong>敏感列表</strong>，意思是always块输出的Q对列表中信号保持敏感，而begin和end相当于C语言中的”{“，”}”。’’&lt;&#x3D;’’叫做<strong>非阻塞赋值，其意义是该句的表达不会阻塞后续表达的执行，他们是同时发生的。</strong></p>
<p>例3：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    z = a&amp;b;</span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>这是always块的组合逻辑表达，<strong>仍然采用阻塞赋值方式</strong>，@后面也有敏感列表，但是用*<strong>代替敏感信号，表示省略描述</strong>，综合器会自动寻找与输出相关的输入信号填写进敏感列表中。</p>
<h2 id="三、组合逻辑中的选择器"><a href="#三、组合逻辑中的选择器" class="headerlink" title="三、组合逻辑中的选择器"></a>三、组合逻辑中的选择器</h2><ol>
<li><p>三目运算符</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br></pre></td><td class="code"><pre><span class="line"><span class="comment">//完整表达式</span></span><br><span class="line"><span class="keyword">assign</span> z = (s == <span class="number">1</span>) ? b : a;</span><br><span class="line"><span class="comment">//简化表达式</span></span><br><span class="line"><span class="keyword">assign</span> z = s ? b : a;</span><br></pre></td></tr></table></figure>
</li>
<li><p>if语句</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(s == <span class="number">0</span>)</span><br><span class="line">        z = a;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(s == <span class="number">1</span>)</span><br><span class="line">        z = b;</span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(s == <span class="number">2</span>)</span><br><span class="line">        z = c;</span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">        z = a;</span><br></pre></td></tr></table></figure>

<p>这种表述，在综合之后的电路时<strong>一层一层逐渐展开的</strong>，写在if最前面的语句，掌握这最终的选择权，因而优先级最高，并且使用if表达，有可能存在隐藏逻辑，故要求在写代码时应清楚其逻辑含义，在代码最后必须跟一句else，使整体完整，<strong>若没有else，则电路会综合出一个锁存器Latch。</strong></p>
</li>
<li><p>case语句</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">case</span>(s)</span><br><span class="line">        <span class="number">0</span>: z = a;</span><br><span class="line">        <span class="number">1</span>: z = b;</span><br><span class="line">        <span class="number">2</span>: z = c;</span><br><span class="line">        <span class="keyword">default</span>: z = a;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure>

<p>case语句所描述MUX，每一个选择都是并列的，优先级相同。</p>
<p>除了case语句外，还有一种变体，casez语句，用于case中s的情况有很多，可以让代码更加简练。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">always</span>@(*)<span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">casez</span>(s)</span><br><span class="line">        <span class="number">8&#x27;b00011xxx</span>: z = a;</span><br><span class="line">        <span class="number">8&#x27;b1011xxxx</span>: z = b;</span><br><span class="line">        <span class="number">8&#x27;bxxxx1111</span>: z = c;</span><br><span class="line">        <span class="keyword">default</span>: z = a;</span><br><span class="line">    <span class="keyword">endcase</span></span><br><span class="line"><span class="keyword">end</span></span><br></pre></td></tr></table></figure></li>
</ol>
<p>在实际过程需要自行判断使用哪一种语句，<strong>case语句使用于判断相等的情况，而if语句适合判断大于或小于关系。</strong></p>
<h2 id="四、Verilog中的for循环"><a href="#四、Verilog中的for循环" class="headerlink" title="四、Verilog中的for循环"></a>四、Verilog中的for循环</h2><p>我们知道if和else对应选择器，那for对应什么呢？for并不对应任何电路元件，它表示一种逻辑的复制。</p>
<p>在Verilog中，<strong>for有两种用法。一种是一次复制多个逻辑的for循环，即generate块，另一种是用于always块中，只复制该块中的逻辑。</strong></p>
<p>关于generate块可以看我之前写过的FPGA相关知识点1。</p>
<h2 id="五、逻辑运算符号优先级"><a href="#五、逻辑运算符号优先级" class="headerlink" title="五、逻辑运算符号优先级"></a>五、逻辑运算符号优先级</h2><table>
<thead>
<tr>
<th align="center">符号</th>
<th align="center">参数个数</th>
<th align="center">对应元器件</th>
<th align="center">优先级</th>
</tr>
</thead>
<tbody><tr>
<td align="center">！，~</td>
<td align="center">1</td>
<td align="center">非门</td>
<td align="center">0</td>
</tr>
<tr>
<td align="center">*，&#x2F;，%</td>
<td align="center">2</td>
<td align="center">乘法器，除法器，求余器（不用于综合）</td>
<td align="center">1</td>
</tr>
<tr>
<td align="center">+，-</td>
<td align="center">2</td>
<td align="center">加法器，减法器</td>
<td align="center">2</td>
</tr>
<tr>
<td align="center">&lt;&lt;，&gt;&gt;</td>
<td align="center">2</td>
<td align="center">移位器</td>
<td align="center">3</td>
</tr>
<tr>
<td align="center">&lt;，&lt;&#x3D;，&gt;，&gt;&#x3D;，&#x3D;&#x3D;，!&#x3D;</td>
<td align="center">2</td>
<td align="center">比较器</td>
<td align="center">4</td>
</tr>
<tr>
<td align="center">&amp;，|，^</td>
<td align="center">1或2</td>
<td align="center">与门，或门，异或门</td>
<td align="center">5</td>
</tr>
<tr>
<td align="center">&amp;&amp;，||</td>
<td align="center">2</td>
<td align="center">与门，或门</td>
<td align="center">6</td>
</tr>
<tr>
<td align="center">？：</td>
<td align="center">3</td>
<td align="center">选择器</td>
<td align="center">7</td>
</tr>
</tbody></table>
<p>参数个数表示，使用该符号需要的参数。</p>
<p>‘！’与’<del>‘都是表示非门，可以用于单个参数取非，不同之处在于’！’表示逻辑取反，’</del>‘表示按位取反。</p>
<p>&amp;，|，^既可以用于单个参数，也可以用于双参数运算。**比如&amp;a，若a是3比特，则将a的三比特都连在与门的输入端，输出一个比特。**若是双参数运算，两个参数的位宽必须相等，结果位宽与这两个参数一致，<strong>比如a&amp;b，表示a与b按位与运算。</strong></p>
<p>&amp;&amp;，||都是双参数运算，表示<strong>逻辑操作</strong>。</p>
<p>？：为三目运算符，作为选择器使用。</p>
<p>使用优先级的目的是为了减少括号的使用，比如三目运算符，优先级最低，使用过程中各个参数就可以不加括号。~d的优先级很高，也可以省略括号。</p>
<h2 id="六、信号的状态类型"><a href="#六、信号的状态类型" class="headerlink" title="六、信号的状态类型"></a>六、信号的状态类型</h2><p>Verilog中常见的信号状态有4种，分别是0，1，z，x。</p>
<p>其中，0和1比较简单，对于芯片来讲，首先整个芯片的供电，我们称为VCC，而VDD为不同元器件的供电，芯片的地常标注为VSS。那么对于信号来讲，一根导线接地，它的电平就是0，一根导线接VDD，它的电平就是1。但是一般数字0和1对应的电平不会特别严格，而是一个浮动范围，通常信号电平低于VDD的30%就被认为是0，高于VDD的70%就被认为是1。</p>
<p>z态是高阻态，表示一种输出状态，输出电阻很大，对于高阻态输入到下一级电路，对下一级电路没有任何影响。<strong>一般来讲，对于一个双向传输的引脚，如果设置为输入模式，就认为这个引脚处于高阻态，其他电路输入的信号就可以直接顺着该引脚输入，而不会被干扰或阻挡。</strong></p>
<p>x态是未知态，有以下情况会产生未知态。</p>
<ol>
<li>芯片已上电但复位信号未进行复位。</li>
<li>双向引脚信号冲突，导致该引脚既有信号输入也有信号输出。</li>
<li>x态的传播，芯片中一个元器件的某个输入端是x态，于是输出也是x态。</li>
<li>触发器时序不满足，产生亚稳态。</li>
</ol>
<h2 id="七、驱动和负载"><a href="#七、驱动和负载" class="headerlink" title="七、驱动和负载"></a>七、驱动和负载</h2><p>驱动：元器件的输入信号。</p>
<p>负载：元器件的输出信号。</p>
<p>通常可以<strong>将一个信号接入多少个门电路</strong>作为衡量驱动和负载大小的量度，这个数量称为<strong>扇出数</strong>。</p>
<p>每根扇出线的<strong>驱动能力</strong>，一般用<strong>电流</strong>来衡量。</p>
<p>在设计之初，功能是第一位的，其次才是面积，功耗，扇出等因素。</p>
<p>注意，<strong>要避免多驱问题</strong>，即一个信号既由always逻辑块驱动，又由assign逻辑块驱动，这种设计是错误的。</p>
<h2 id="八、Verilog中模块和信号的声明方式及模块例化方法"><a href="#八、Verilog中模块和信号的声明方式及模块例化方法" class="headerlink" title="八、Verilog中模块和信号的声明方式及模块例化方法"></a>八、Verilog中模块和信号的声明方式及模块例化方法</h2><p>模块的声明，由<code>module</code>后跟模块名来完成，最后跟上<code>endmodule</code>来结尾。</p>
<p>接口声明表示该模块的输入和输出，称为接口信号，输入用<code>input</code>，输出用<code>output</code>，<strong>既输入又输出用<code>inout</code></strong>。</p>
<p>例化也称实例化，由模块名+例化名组成，后面跟括号，括号内部为接口声明。</p>
<p>可综合的Verilog中的信号常用类型只有两种，一种是reg，另一种是wire。其中input必须是wire类型，故可以省略不写，<strong>output根据该信号若是由always块驱动则为reg类型，若是由assign块驱动则是wire类型。</strong></p>
<p>信号还可以使用二维表示，接口信号除外，仅限于内部信号。</p>
<p>比如：<code>reg [3:0] ccc[7:0]</code>表示8行4列的二维矩阵。</p>
<p><code>ccc[0]</code>表示的是一个4位比特数组，<code>ccc[0][0]</code>表示一个1位比特。</p>
<p><strong>其在综合后是一由32个分立的触发器输出32根线。</strong></p>
<h2 id="九、带参数的Verilog"><a href="#九、带参数的Verilog" class="headerlink" title="九、带参数的Verilog"></a>九、带参数的Verilog</h2><p>在Verilog中可以引入参数，让模块的内部性质，如位宽，初值等称为可变的。</p>
<p>比如：</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> abc</span><br><span class="line">#(</span><br><span class="line">    <span class="comment">//参数用逗号隔开，参数名一般大写和信号名作区分</span></span><br><span class="line">    <span class="keyword">parameter</span> BITWID_A = <span class="number">8</span>,  </span><br><span class="line">    <span class="keyword">parameter</span> BITWID_B = <span class="number">10</span></span><br><span class="line">)</span><br><span class="line">(</span><br><span class="line">    <span class="comment">//接口声明</span></span><br><span class="line">    <span class="keyword">input</span> [BITWID_A:<span class="number">0</span>] aaa,</span><br><span class="line">    <span class="keyword">output</span> [BITWID_B:<span class="number">0</span>] bbb</span><br><span class="line">);</span><br></pre></td></tr></table></figure>

<p>当然我们也可以直接在模块内部直接声明参数，但是不便于例化的修改，只适合内部更改。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br></pre></td><td class="code"><pre><span class="line">abc</span><br><span class="line">#(</span><br><span class="line">    <span class="variable">.BITWID_A</span> (<span class="number">9</span>),</span><br><span class="line">    <span class="variable">.BITWID_B</span> (<span class="number">3</span>)</span><br><span class="line">) abc_inst</span><br><span class="line">(</span><br><span class="line">    <span class="variable">.aaa</span> (aaa),</span><br><span class="line">    <span class="variable">.bbb</span> (bbb)</span><br><span class="line">);</span><br></pre></td></tr></table></figure>

<p>如果不想再例化时改变参数，而仅仅想在模块内部使用并修改参数，则可以<strong>把parameter声明改为localparam声明，即本地参数声明。</strong></p>
<h2 id="十、Verillog中的宏定义"><a href="#十、Verillog中的宏定义" class="headerlink" title="十、Verillog中的宏定义"></a>十、Verillog中的宏定义</h2><ol>
<li><p>&#96;&#96;define&#96; 用于定义一个关键字</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> AAA 8&#x27;h01</span></span><br><span class="line">	<span class="keyword">assign</span> aaa = bbb + `AAA;</span><br></pre></td></tr></table></figure>

<p>上述代码定义了宏变量AAA，值为1，中间用空格隔开。在代码中引用时，也需要带”&#96;”符号，与parameter一样，AAA会被工具自动替换为8’h01。</p>
</li>
<li><p>&#96;&#96;define&#96; 也可以不写数值，只写宏变量与条件编译搭配使用。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">define</span> USE_REG</span></span><br><span class="line"><span class="comment">//`define USE_SRAM</span></span><br><span class="line"></span><br><span class="line"><span class="meta">`<span class="keyword">ifdef</span> USE_REG       </span><span class="comment">// 如果定义了“USE_REG”这个宏</span></span><br><span class="line">    用<span class="keyword">reg</span>搭建的存储    <span class="comment">// 就编译这段代码（寄存器实现，简单但成本高）</span></span><br><span class="line"><span class="meta">`<span class="keyword">elsif</span> USE_SRAM     </span><span class="comment">// 如果没定义USE_REG，但定义了“USE_SRAM”</span></span><br><span class="line">    用SRAM搭建的存储  <span class="comment">// 就编译这段（SRAM实现，成本低但控制复杂）</span></span><br><span class="line"><span class="meta">`<span class="keyword">else</span>              </span><span class="comment">// 如果前两个宏都没定义</span></span><br><span class="line">    用DDR搭建的存储  <span class="comment">// 就编译这段（DDR实现，成本最低但控制最复杂）</span></span><br><span class="line">`<span class="keyword">end</span>              <span class="comment">// 条件编译结束</span></span><br></pre></td></tr></table></figure>

<p>此外还可以使用&#96;&#96;ifndef&#96;，表示没有定义某个宏时，就执行该命令。</p>
<p>也可以用&#96;&#96;undef&#96;对已经定义的宏取消。一般用法是在一个文件中，先定义了一个宏，使用过后之后，最后取消它，防止其他全局宏定义与其重名。</p>
</li>
<li><p>&#96;&#96;include&#96; 用于将多个define或parameter包含在一个总的定义文件中，这些define和parameter会在多个模块中用到。</p>
</li>
</ol>
<h2 id="十一、function的使用"><a href="#十一、function的使用" class="headerlink" title="十一、function的使用"></a>十一、function的使用</h2><p>function是一种组合逻辑的封装，类似于C语言中的函数，用于封装重复计算逻辑，不能包含时序逻辑。</p>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> func_demo(</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] a,</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] b,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">7</span>:<span class="number">0</span>] max_val,</span><br><span class="line">    <span class="keyword">output</span> [<span class="number">8</span>:<span class="number">0</span>] sum_val</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 定义function：返回&#123;最大值, 求和结果&#125;（拼接成16位）</span></span><br><span class="line">    <span class="keyword">function</span> [<span class="number">16</span>:<span class="number">0</span>] max_and_sum;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] x;</span><br><span class="line">    <span class="keyword">input</span> [<span class="number">7</span>:<span class="number">0</span>] y;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">7</span>:<span class="number">0</span>] max;</span><br><span class="line">    <span class="keyword">reg</span> [<span class="number">8</span>:<span class="number">0</span>] sum;</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="comment">// 计算最大值</span></span><br><span class="line">        max = (x &gt; y) ? x : y;</span><br><span class="line">        <span class="comment">// 计算求和（含溢出位）</span></span><br><span class="line">        sum = x + y;</span><br><span class="line">        <span class="comment">// 返回拼接结果</span></span><br><span class="line">        max_and_sum = &#123;max, sum&#125;; </span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">endfunction</span></span><br><span class="line"></span><br><span class="line"><span class="comment">// 调用function，拆分返回值</span></span><br><span class="line"><span class="keyword">wire</span> [<span class="number">16</span>:<span class="number">0</span>] result = max_and_sum(a, b);</span><br><span class="line"><span class="keyword">assign</span> max_val = result[<span class="number">16</span>:<span class="number">9</span>];  <span class="comment">// 取高位8位为最大值</span></span><br><span class="line"><span class="keyword">assign</span> sum_val = result[<span class="number">8</span>:<span class="number">0</span>];   <span class="comment">// 取低位9位为求和结果</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<p>特点：</p>
<ol>
<li>返回值：function [位宽] 函数名，定义返回值位宽，<strong>函数内直接给函数名赋值即可返回。</strong></li>
<li>输入：<strong>用input定义参数，可以多输入，但输出只有一个。</strong></li>
<li>中间变量：中间变量必须是reg型。</li>
<li>可复用性：同一个函数可以在模块内多次调用，也可以封装到include文件中复用。</li>
</ol>
<h2 id="十二、电路的时序（Timing）"><a href="#十二、电路的时序（Timing）" class="headerlink" title="十二、电路的时序（Timing）"></a>十二、电路的时序（Timing）</h2><p>首先介绍一个概念，延时路径。如下图所示，存在三条通道，第一条从输入端口到寄存器，称为路径1：in2reg。第二条从寄存器到寄存器，称为路径2：reg2reg。第三条从寄存器到输出端口，称为路径3：reg2out。<strong>分析时序，就是分析3种路径的延时是否满足寄存器的要求。</strong></p>
<p><img src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251230155417026.png" alt="image-20251230155320334"></p>
<p>下面我们来看一个简单时序分析问题，如下图所示。</p>
<p><img src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251230155947035.png" alt="image-20251230155947010"></p>
<p><img src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251230160009373.png" alt="image-20251230160009338"></p>
<p>从波形图上，我们主要分析两个参数，<strong>一个是建立时间，另外一个是保持时间</strong>。首先，clk上升沿是采集数据，从图中可以看到，在第一个clk上升沿之后，寄存器AA的Q端上，信号b输出，<strong>故标记1是寄存器AA的输出延迟时间，即从它采样输入信号a到输出信号b中间的延迟时间</strong>。那我们在来看从b到c上这一过程，<strong>标记2是中间组合逻辑或者单纯金属连线所造成的时延。而标记3和标记4分别表示寄存器BB所要求的建立时间和保持时间</strong>，其中建立时间3是比时钟上升沿到来提早的一段时间，表示输入信号必须在这段时间之前就已经建立起来，而保持时间4是比时钟上升沿到来稍晚的一段时间，输入信号在这段时间必须保持不变，故标记3和标记4共同组成一个时间窗口，只有这样寄存器BB才可以正确采集到信号c，从而输出信号d。**而标记5是实际建立时间，要求实际建立时间比所需建立时间长，差值称为建立时间余量。**标记7和标记1的物理意义一样，但两者数值不同，是因为一种是0变1，另一种是1变0，芯片制造工艺会对两种变化时间产生差异。标记8同标记2一样，代表中间组合逻辑所引起的时延。**标记6为实际保持时间，要求实际保持时间比所需保持时间场，差值为保持时间余量。**标记9和标记1的意义一样，都是寄存器输出延迟。</p>
<p>两个寄存器之间的时序分析已经如此复杂了，拥有上亿门电路的大型数字设计怎么分析时序呢？当然要借助数字工具才能分析，<strong>综合时DC工具</strong>就可以进行初步时序分析，<strong>而SignOff阶段，使用PT工具</strong>可以进行详细而精准的时序分析。</p>
<p>参考：白栎旸。数字 IC 设计入门（微课视频版）[M]. 北京：清华大学出版社</p>
</article><div class="post-copyright"><div class="copyright-cc-box"><i class="anzhiyufont anzhiyu-icon-copyright"></i></div><div class="post-copyright__author_box"><a class="post-copyright__author_img" href="/" title="头像"><img class="post-copyright__author_img_back" src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251227165802126.jpg" title="头像" alt="头像"><img class="post-copyright__author_img_front" src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251227165802126.jpg" title="头像" alt="头像"></a><div class="post-copyright__author_name">ub-w</div><div class="post-copyright__author_desc">Driven by dreams, not by profit.</div></div><div class="post-copyright__post__info"><a class="post-copyright__original" title="该文章为原创文章，注意版权协议" href="http://example.com/2025/12/27/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E5%85%A5%E9%97%A82/">原创</a><a class="post-copyright-title"><span onclick="rm.copyPageUrl('http://example.com/2025/12/27/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E5%85%A5%E9%97%A82/')">数字IC设计入门2---基于Verilog的数字IC设计方法</span></a></div><div class="post-tools" id="post-tools"><div class="post-tools-left"><div class="rewardLeftButton"></div><div class="shareRight"><div class="share-link mobile"><div class="share-qrcode"><div class="share-button" title="使用手机访问这篇文章"><i class="anzhiyufont anzhiyu-icon-qrcode"></i></div><div class="share-main"><div class="share-main-all"><div id="qrcode" title="http://example.com/2025/12/27/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E5%85%A5%E9%97%A82/"></div><div class="reward-dec">使用手机访问这篇文章</div></div></div></div></div><script>function copyCurrentPageUrl() {
  var currentPageUrl = window.location.href;
  var input = document.createElement("input");
  input.setAttribute("value", currentPageUrl);
  document.body.appendChild(input);
  input.select();
  input.setSelectionRange(0, 99999);
  document.execCommand("copy");
  document.body.removeChild(input);
}</script><div class="share-link copyurl"><div class="share-button" id="post-share-url" title="复制链接" onclick="copyCurrentPageUrl()"><i class="anzhiyufont anzhiyu-icon-link"></i></div></div></div></div></div><div class="post-copyright__notice"><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="http://example.com" target="_blank">ub-w Blog</a>！</span></div></div><div class="post-tools-right"><div class="tag_share"><div class="post-meta__box"><div class="post-meta__box__tag-list"></div></div></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-full"><a href="/2025/12/25/FPGA%E7%9B%B8%E5%85%B3%E7%9F%A5%E8%AF%86%E7%82%B95/"><img class="prev-cover" src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="/" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">FPGA相关知识点5</div></div></a></div></nav></div><div class="aside-content" id="aside-content"><div class="card-widget card-info"><div class="card-content"><div class="author-info-avatar"><img class="avatar-img" src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="https://raw.githubusercontent.com/ub-w/Article-images/main/Typora20251227165802126.jpg" onerror="this.onerror=null;this.src='/img/friend_404.gif'" alt="avatar"/></div><div class="author-info__description"> keywords: </div><div class="author-info__bottom-group"><a class="author-info__bottom-group-left" href="/"><h1 class="author-info__name">ub-w</h1><div class="author-info__desc">Driven by dreams, not by profit.</div></a><div class="card-info-social-icons is-center"><a class="social-icon faa-parent animated-hover" href="https://github.com/ub-w" target="_blank" title="Github"><i class="anzhiyufont anzhiyu-icon-github"></i></a><a class="social-icon faa-parent animated-hover" href="https://space.bilibili.com/627959606" target="_blank" title="BiliBili"><i class="anzhiyufont anzhiyu-icon-bilibili"></i></a></div></div></div></div><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="anzhiyufont anzhiyu-icon-bars"></i><span>文章目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#%E5%9F%BA%E4%BA%8EVerilog%E7%9A%84%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E6%96%B9%E6%B3%95"><span class="toc-number">1.</span> <span class="toc-text">基于Verilog的数字IC设计方法</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%80%E3%80%81%E6%95%B0%E5%AD%97%E5%99%A8%E4%BB%B6%E4%B8%8EVerilog%E8%AF%AD%E6%B3%95%E7%9A%84%E5%85%B3%E7%B3%BB"><span class="toc-number">1.1.</span> <span class="toc-text">一、数字器件与Verilog语法的关系</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%8C%E3%80%81%E5%8F%AF%E7%BB%BC%E5%90%88%E7%9A%84Verilog%E8%AE%BE%E8%AE%A1%E8%AF%AD%E6%B3%95"><span class="toc-number">1.2.</span> <span class="toc-text">二、可综合的Verilog设计语法</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%89%E3%80%81%E7%BB%84%E5%90%88%E9%80%BB%E8%BE%91%E4%B8%AD%E7%9A%84%E9%80%89%E6%8B%A9%E5%99%A8"><span class="toc-number">1.3.</span> <span class="toc-text">三、组合逻辑中的选择器</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%9B%9B%E3%80%81Verilog%E4%B8%AD%E7%9A%84for%E5%BE%AA%E7%8E%AF"><span class="toc-number">1.4.</span> <span class="toc-text">四、Verilog中的for循环</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%BA%94%E3%80%81%E9%80%BB%E8%BE%91%E8%BF%90%E7%AE%97%E7%AC%A6%E5%8F%B7%E4%BC%98%E5%85%88%E7%BA%A7"><span class="toc-number">1.5.</span> <span class="toc-text">五、逻辑运算符号优先级</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%AD%E3%80%81%E4%BF%A1%E5%8F%B7%E7%9A%84%E7%8A%B6%E6%80%81%E7%B1%BB%E5%9E%8B"><span class="toc-number">1.6.</span> <span class="toc-text">六、信号的状态类型</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B8%83%E3%80%81%E9%A9%B1%E5%8A%A8%E5%92%8C%E8%B4%9F%E8%BD%BD"><span class="toc-number">1.7.</span> <span class="toc-text">七、驱动和负载</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%85%AB%E3%80%81Verilog%E4%B8%AD%E6%A8%A1%E5%9D%97%E5%92%8C%E4%BF%A1%E5%8F%B7%E7%9A%84%E5%A3%B0%E6%98%8E%E6%96%B9%E5%BC%8F%E5%8F%8A%E6%A8%A1%E5%9D%97%E4%BE%8B%E5%8C%96%E6%96%B9%E6%B3%95"><span class="toc-number">1.8.</span> <span class="toc-text">八、Verilog中模块和信号的声明方式及模块例化方法</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E4%B9%9D%E3%80%81%E5%B8%A6%E5%8F%82%E6%95%B0%E7%9A%84Verilog"><span class="toc-number">1.9.</span> <span class="toc-text">九、带参数的Verilog</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8D%81%E3%80%81Verillog%E4%B8%AD%E7%9A%84%E5%AE%8F%E5%AE%9A%E4%B9%89"><span class="toc-number">1.10.</span> <span class="toc-text">十、Verillog中的宏定义</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8D%81%E4%B8%80%E3%80%81function%E7%9A%84%E4%BD%BF%E7%94%A8"><span class="toc-number">1.11.</span> <span class="toc-text">十一、function的使用</span></a></li><li class="toc-item toc-level-2"><a class="toc-link" href="#%E5%8D%81%E4%BA%8C%E3%80%81%E7%94%B5%E8%B7%AF%E7%9A%84%E6%97%B6%E5%BA%8F%EF%BC%88Timing%EF%BC%89"><span class="toc-number">1.12.</span> <span class="toc-text">十二、电路的时序（Timing）</span></a></li></ol></li></ol></div></div><div class="card-widget card-recent-post"><div class="item-headline"><i class="anzhiyufont anzhiyu-icon-history"></i><span>最近发布</span></div><div class="aside-list"><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/12/27/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E5%85%A5%E9%97%A82/" title="数字IC设计入门2---基于Verilog的数字IC设计方法">数字IC设计入门2---基于Verilog的数字IC设计方法</a><time datetime="2025-12-27T05:33:49.713Z" title="发表于 2025-12-27 13:33:49">2025-12-27</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/12/25/FPGA%E7%9B%B8%E5%85%B3%E7%9F%A5%E8%AF%86%E7%82%B95/" title="FPGA相关知识点5">FPGA相关知识点5</a><time datetime="2025-12-25T07:18:37.454Z" title="发表于 2025-12-25 15:18:37">2025-12-25</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/12/23/%E6%95%B0%E5%AD%97IC%E8%AE%BE%E8%AE%A1%E5%85%A5%E9%97%A81/" title="数字IC设计入门1---数字IC行业概述">数字IC设计入门1---数字IC行业概述</a><time datetime="2025-12-22T16:00:00.000Z" title="发表于 2025-12-23 00:00:00">2025-12-23</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/12/19/FPGA%E7%9B%B8%E5%85%B3%E7%9F%A5%E8%AF%86%E7%82%B94/" title="FPGA相关知识点4">FPGA相关知识点4</a><time datetime="2025-12-19T08:07:01.240Z" title="发表于 2025-12-19 16:07:01">2025-12-19</time></div></div><div class="aside-list-item no-cover"><div class="content"><a class="title" href="/2025/12/11/FPGA%E7%9B%B8%E5%85%B3%E7%9F%A5%E8%AF%86%E7%82%B93/" title="FPGA相关知识点3---寄存器引入带来的延迟">FPGA相关知识点3---寄存器引入带来的延迟</a><time datetime="2025-12-11T04:06:47.177Z" title="发表于 2025-12-11 12:06:47">2025-12-11</time></div></div></div></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2025 By ub-w</div></div></footer></div><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="sidebar-site-data site-data is-center"><a href="/archives/" title="archive"><div class="headline">文章</div><div class="length-num">8</div></a><a href="/tags/" title="tag"><div class="headline">标签</div><div class="length-num">0</div></a><a href="/categories/" title="category"><div class="headline">分类</div><div class="length-num">2</div></a></div><span class="sidebar-menu-item-title">功能</span><div class="sidebar-menu-item"><a class="darkmode_switchbutton menu-child" href="javascript:void(0);" title="显示模式"><i class="anzhiyufont anzhiyu-icon-circle-half-stroke"></i><span>显示模式</span></a></div><div class="back-menu-list-groups"><div class="back-menu-list-group"><div class="back-menu-list-title">网页</div><div class="back-menu-list"><a class="back-menu-item" target="_blank" rel="noopener" href="https://hexo.anheyu.com/" title="博客"><img class="back-menu-item-icon" src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="/img/favicon.ico" alt="博客"/><span class="back-menu-item-text">博客</span></a></div></div><div class="back-menu-list-group"><div class="back-menu-list-title">项目</div><div class="back-menu-list"><a class="back-menu-item" target="_blank" rel="noopener" href="https://image.anheyu.com/" title="安知鱼图床"><img class="back-menu-item-icon" src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" onerror="this.onerror=null,this.src=&quot;/img/404.jpg&quot;" data-lazy-src="https://image.anheyu.com/favicon.ico" alt="安知鱼图床"/><span class="back-menu-item-text">安知鱼图床</span></a></div></div></div><span class="sidebar-menu-item-title">标签</span></div></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="anzhiyufont anzhiyu-icon-book-open"></i></button><button id="translateLink" type="button" title="简繁转换">繁</button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="anzhiyufont anzhiyu-icon-circle-half-stroke"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="anzhiyufont anzhiyu-icon-arrows-left-right"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="anzhiyufont anzhiyu-icon-gear"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="anzhiyufont anzhiyu-icon-list-ul"></i></button><button id="go-up" type="button" title="回到顶部"><i class="anzhiyufont anzhiyu-icon-arrow-up"></i></button></div></div><div id="nav-music"><a id="nav-music-hoverTips" onclick="anzhiyu.musicToggle()" accesskey="m">播放音乐</a><div id="console-music-bg"></div><meting-js id="8152976493" server="netease" type="playlist" mutex="true" preload="none" theme="var(--anzhiyu-main)" data-lrctype="0" order="random" volume="0.7"></meting-js></div><div id="rightMenu"><div class="rightMenu-group rightMenu-small"><div class="rightMenu-item" id="menu-backward"><i class="anzhiyufont anzhiyu-icon-arrow-left"></i></div><div class="rightMenu-item" id="menu-forward"><i class="anzhiyufont anzhiyu-icon-arrow-right"></i></div><div class="rightMenu-item" id="menu-refresh"><i class="anzhiyufont anzhiyu-icon-arrow-rotate-right" style="font-size: 1rem;"></i></div><div class="rightMenu-item" id="menu-top"><i class="anzhiyufont anzhiyu-icon-arrow-up"></i></div></div><div class="rightMenu-group rightMenu-line rightMenuPlugin"><div class="rightMenu-item" id="menu-copytext"><i class="anzhiyufont anzhiyu-icon-copy"></i><span>复制选中文本</span></div><div class="rightMenu-item" id="menu-pastetext"><i class="anzhiyufont anzhiyu-icon-paste"></i><span>粘贴文本</span></div><a class="rightMenu-item" id="menu-commenttext"><i class="anzhiyufont anzhiyu-icon-comment-medical"></i><span>引用到评论</span></a><div class="rightMenu-item" id="menu-newwindow"><i class="anzhiyufont anzhiyu-icon-window-restore"></i><span>新窗口打开</span></div><div class="rightMenu-item" id="menu-copylink"><i class="anzhiyufont anzhiyu-icon-link"></i><span>复制链接地址</span></div><div class="rightMenu-item" id="menu-copyimg"><i class="anzhiyufont anzhiyu-icon-images"></i><span>复制此图片</span></div><div class="rightMenu-item" id="menu-downloadimg"><i class="anzhiyufont anzhiyu-icon-download"></i><span>下载此图片</span></div><div class="rightMenu-item" id="menu-newwindowimg"><i class="anzhiyufont anzhiyu-icon-window-restore"></i><span>新窗口打开图片</span></div><div class="rightMenu-item" id="menu-search"><i class="anzhiyufont anzhiyu-icon-magnifying-glass"></i><span>站内搜索</span></div><div class="rightMenu-item" id="menu-searchBaidu"><i class="anzhiyufont anzhiyu-icon-magnifying-glass"></i><span>百度搜索</span></div><div class="rightMenu-item" id="menu-music-toggle"><i class="anzhiyufont anzhiyu-icon-play"></i><span>播放音乐</span></div><div class="rightMenu-item" id="menu-music-back"><i class="anzhiyufont anzhiyu-icon-backward"></i><span>切换到上一首</span></div><div class="rightMenu-item" id="menu-music-forward"><i class="anzhiyufont anzhiyu-icon-forward"></i><span>切换到下一首</span></div><div class="rightMenu-item" id="menu-music-playlist" onclick="window.open(&quot;https://y.qq.com/n/ryqq/playlist/8802438608&quot;, &quot;_blank&quot;);" style="display: none;"><i class="anzhiyufont anzhiyu-icon-radio"></i><span>查看所有歌曲</span></div><div class="rightMenu-item" id="menu-music-copyMusicName"><i class="anzhiyufont anzhiyu-icon-copy"></i><span>复制歌名</span></div></div><div class="rightMenu-group rightMenu-line rightMenuOther"><a class="rightMenu-item menu-link" id="menu-randomPost"><i class="anzhiyufont anzhiyu-icon-shuffle"></i><span>随便逛逛</span></a><a class="rightMenu-item menu-link" href="/categories/"><i class="anzhiyufont anzhiyu-icon-cube"></i><span>博客分类</span></a><a class="rightMenu-item menu-link" href="/tags/"><i class="anzhiyufont anzhiyu-icon-tags"></i><span>文章标签</span></a></div><div class="rightMenu-group rightMenu-line rightMenuOther"><a class="rightMenu-item" id="menu-copy" href="javascript:void(0);"><i class="anzhiyufont anzhiyu-icon-copy"></i><span>复制地址</span></a><a class="rightMenu-item" id="menu-commentBarrage" href="javascript:void(0);"><i class="anzhiyufont anzhiyu-icon-message"></i><span class="menu-commentBarrage-text">关闭热评</span></a><a class="rightMenu-item" id="menu-darkmode" href="javascript:void(0);"><i class="anzhiyufont anzhiyu-icon-circle-half-stroke"></i><span class="menu-darkmode-text">深色模式</span></a><a class="rightMenu-item" id="menu-translate" href="javascript:void(0);"><i class="anzhiyufont anzhiyu-icon-language"></i><span>轉為繁體</span></a></div></div><div id="rightmenu-mask"></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="/js/tw_cn.js"></script><script src="https://cdn.cbd.int/@fancyapps/ui@5.0.28/dist/fancybox/fancybox.umd.js"></script><script src="https://cdn.cbd.int/instant.page@5.2.0/instantpage.js" type="module"></script><script src="https://cdn.cbd.int/vanilla-lazyload@17.8.5/dist/lazyload.iife.min.js"></script><script src="https://cdn.cbd.int/node-snackbar@0.1.16/dist/snackbar.min.js"></script><canvas id="universe"></canvas><script async src="https://npm.elemecdn.com/anzhiyu-theme-static@1.0.0/dark/dark.js"></script><script>// 消除控制台打印
var HoldLog = console.log;
console.log = function () {};
let now1 = new Date();
queueMicrotask(() => {
  const Log = function () {
    HoldLog.apply(console, arguments);
  }; //在恢复前输出日志
  const grt = new Date("11/29/2025 00:00:00"); //此处修改你的建站时间或者网站上线时间
  now1.setTime(now1.getTime() + 250);
  const days = (now1 - grt) / 1000 / 60 / 60 / 24;
  const dnum = Math.floor(days);
  const ascll = [
    `欢迎使用安知鱼!`,
    `生活明朗, 万物可爱`,
    `
        
       █████╗ ███╗   ██╗███████╗██╗  ██╗██╗██╗   ██╗██╗   ██╗
      ██╔══██╗████╗  ██║╚══███╔╝██║  ██║██║╚██╗ ██╔╝██║   ██║
      ███████║██╔██╗ ██║  ███╔╝ ███████║██║ ╚████╔╝ ██║   ██║
      ██╔══██║██║╚██╗██║ ███╔╝  ██╔══██║██║  ╚██╔╝  ██║   ██║
      ██║  ██║██║ ╚████║███████╗██║  ██║██║   ██║   ╚██████╔╝
      ╚═╝  ╚═╝╚═╝  ╚═══╝╚══════╝╚═╝  ╚═╝╚═╝   ╚═╝    ╚═════╝
        
        `,
    "已上线",
    dnum,
    "天",
    "©2025 By 安知鱼 V1.6.15",
  ];
  const ascll2 = [`NCC2-036`, `调用前置摄像头拍照成功，识别为【小笨蛋】.`, `Photo captured: `, `🤪`];

  setTimeout(
    Log.bind(
      console,
      `\n%c${ascll[0]} %c ${ascll[1]} %c ${ascll[2]} %c${ascll[3]}%c ${ascll[4]}%c ${ascll[5]}\n\n%c ${ascll[6]}\n`,
      "color:#425AEF",
      "",
      "color:#425AEF",
      "color:#425AEF",
      "",
      "color:#425AEF",
      ""
    )
  );
  setTimeout(
    Log.bind(
      console,
      `%c ${ascll2[0]} %c ${ascll2[1]} %c \n${ascll2[2]} %c\n${ascll2[3]}\n`,
      "color:white; background-color:#4fd953",
      "",
      "",
      'background:url("https://npm.elemecdn.com/anzhiyu-blog@1.1.6/img/post/common/tinggge.gif") no-repeat;font-size:450%'
    )
  );

  setTimeout(Log.bind(console, "%c WELCOME %c 你好，小笨蛋.", "color:white; background-color:#4f90d9", ""));

  setTimeout(
    console.warn.bind(
      console,
      "%c ⚡ Powered by 安知鱼 %c 你正在访问 ub-w 的博客.",
      "color:white; background-color:#f0ad4e",
      ""
    )
  );

  setTimeout(Log.bind(console, "%c W23-12 %c 你已打开控制台.", "color:white; background-color:#4f90d9", ""));

  setTimeout(
    console.warn.bind(console, "%c S013-782 %c 你现在正处于监控中.", "color:white; background-color:#d9534f", "")
  );
});</script><script async src="/anzhiyu/random.js"></script><div class="js-pjax"><input type="hidden" name="page-type" id="page-type" value="post"></div><script async data-pjax src="https://npm.elemecdn.com/anzhiyu-theme-static@1.0.1/bubble/bubble.js"></script><script>var visitorMail = "";
</script><script async data-pjax src="https://cdn.cbd.int/anzhiyu-theme-static@1.0.0/waterfall/waterfall.js"></script><script src="https://cdn.cbd.int/qrcodejs@1.0.0/qrcode.min.js"></script><link rel="stylesheet" href="https://cdn.cbd.int/anzhiyu-theme-static@1.1.9/icon/ali_iconfont_css.css"><link rel="stylesheet" href="https://cdn.cbd.int/anzhiyu-theme-static@1.0.0/aplayer/APlayer.min.css" media="print" onload="this.media='all'"><script src="https://cdn.cbd.int/anzhiyu-blog-static@1.0.1/js/APlayer.min.js"></script><script src="https://cdn.cbd.int/hexo-anzhiyu-music@1.0.1/assets/js/Meting2.min.js"></script><script src="https://cdn.cbd.int/pjax@0.2.8/pjax.min.js"></script><script>let pjaxSelectors = ["head > title","#config-diff","#body-wrap","#rightside-config-hide","#rightside-config-show",".js-pjax"]
var pjax = new Pjax({
  elements: 'a:not([target="_blank"])',
  selectors: pjaxSelectors,
  cacheBust: false,
  analytics: false,
  scrollRestoration: false
})

document.addEventListener('pjax:send', function () {
  // removeEventListener scroll 
  anzhiyu.removeGlobalFnEvent('pjax')
  anzhiyu.removeGlobalFnEvent('themeChange')

  document.getElementById('rightside').classList.remove('rightside-show')
  
  if (window.aplayers) {
    for (let i = 0; i < window.aplayers.length; i++) {
      if (!window.aplayers[i].options.fixed) {
        window.aplayers[i].destroy()
      }
    }
  }

  typeof typed === 'object' && typed.destroy()

  //reset readmode
  const $bodyClassList = document.body.classList
  $bodyClassList.contains('read-mode') && $bodyClassList.remove('read-mode')
})

document.addEventListener('pjax:complete', function () {
  window.refreshFn()

  document.querySelectorAll('script[data-pjax]').forEach(item => {
    const newScript = document.createElement('script')
    const content = item.text || item.textContent || item.innerHTML || ""
    Array.from(item.attributes).forEach(attr => newScript.setAttribute(attr.name, attr.value))
    newScript.appendChild(document.createTextNode(content))
    item.parentNode.replaceChild(newScript, item)
  })

  GLOBAL_CONFIG.islazyload && window.lazyLoadInstance.update()

  typeof panguInit === 'function' && panguInit()

  // google analytics
  typeof gtag === 'function' && gtag('config', '', {'page_path': window.location.pathname});

  // baidu analytics
  typeof _hmt === 'object' && _hmt.push(['_trackPageview',window.location.pathname]);

  typeof loadMeting === 'function' && document.getElementsByClassName('aplayer').length && loadMeting()

  // prismjs
  typeof Prism === 'object' && Prism.highlightAll()
})

document.addEventListener('pjax:error', e => {
  if (e.request.status === 404) {
    pjax.loadUrl('/404.html')
  }
})</script><script charset="UTF-8" src="https://cdn.cbd.int/anzhiyu-theme-static@1.1.5/accesskey/accesskey.js"></script></div><div id="popup-window"><div class="popup-window-title">通知</div><div class="popup-window-divider"></div><div class="popup-window-content"><div class="popup-tip">你好呀</div><div class="popup-link"><i class="anzhiyufont anzhiyu-icon-arrow-circle-right"></i></div></div></div></body></html>