// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "decoder5,Vivado 2024.1" *)
module riscv_decoder5_0_0(en, sel, out0, out1, out2, out3, out4, out5, out6, out7, 
  out8, out9, out10, out11, out12, out13, out14, out15, out16, out17, out18, out19, out20, out21, out22, out23, 
  out24, out25, out26, out27, out28, out29, out30, out31);
  input en;
  input [4:0]sel;
  output out0;
  output out1;
  output out2;
  output out3;
  output out4;
  output out5;
  output out6;
  output out7;
  output out8;
  output out9;
  output out10;
  output out11;
  output out12;
  output out13;
  output out14;
  output out15;
  output out16;
  output out17;
  output out18;
  output out19;
  output out20;
  output out21;
  output out22;
  output out23;
  output out24;
  output out25;
  output out26;
  output out27;
  output out28;
  output out29;
  output out30;
  output out31;
endmodule
