`timescale 1ns/1ps

module tb_z80_mini_com;

parameter SYSCLK_TICK = 20;	// 50MHz, T=20ns
parameter RST_WIDTH = 1000;
parameter UART_WIDTH = 1302*4;

reg n_rst, sys_clk, rxd;
wire txd;

//z80_mini_com z80_mini_com(
//	.n_RST(n_rst), .CLK24M(sys_clk), .TXD(txd), .RXD(rxd)
//);

reg [14:0] addr;
reg ce, wren;
reg [7:0] din;
wire [7:0] q;

ip_ram ram(
	.addra(addr), .clka(sys_clk),
	.dia(din), .cea(ce),	
    .wea(wren), .doa(q)
);

/* Clock Generator */
always #(SYSCLK_TICK / 2) begin
  sys_clk = ~sys_clk;
end

/* UART Data Send */
task send_uart (
  input [7:0] dat
);
begin
                              rxd = 1'b0;		// start bit
  #(UART_WIDTH * SYSCLK_TICK) rxd = dat[0];
  #(UART_WIDTH * SYSCLK_TICK) rxd = dat[1];
  #(UART_WIDTH * SYSCLK_TICK) rxd = dat[2];
  #(UART_WIDTH * SYSCLK_TICK) rxd = dat[3];
  #(UART_WIDTH * SYSCLK_TICK) rxd = dat[4];
  #(UART_WIDTH * SYSCLK_TICK) rxd = dat[5];
  #(UART_WIDTH * SYSCLK_TICK) rxd = dat[6];
  #(UART_WIDTH * SYSCLK_TICK) rxd = dat[7];
  #(UART_WIDTH * SYSCLK_TICK) rxd = 1'b1;		// stop bit

end
endtask

/* Test Scenario */
initial begin
  /* Init */
  sys_clk = 1'b1;
  n_rst = 1'b1;
  rxd = 1'b1;  
  
  ce = 1'b0;
  wren = 1'b0;  
  din = 8'hAA;  
  addr = 15'h0000;  
  
  #(SYSCLK_TICK * 100)  ce = 1'b1; wren = 1'b0;  addr = 15'h00;
  #(SYSCLK_TICK * 100)  ce = 1'b1; wren = 1'b0;  addr = 15'h01;
  #(SYSCLK_TICK * 100)  ce = 1'b1; wren = 1'b0;  addr = 15'h02;
  #(SYSCLK_TICK * 100)  ce = 1'b1; wren = 1'b1;  addr = 15'h00;
  #(SYSCLK_TICK * 100)  ce = 1'b1; wren = 1'b1;  addr = 15'h01;
  #(SYSCLK_TICK * 100)  ce = 1'b1; wren = 1'b1;  addr = 15'h02;  
  #(SYSCLK_TICK * 100)  ce = 1'b1; wren = 1'b0;  addr = 15'h00;
  #(SYSCLK_TICK * 100)  ce = 1'b1; wren = 1'b0;  addr = 15'h01;
  #(SYSCLK_TICK * 100)  ce = 1'b1; wren = 1'b0;  addr = 15'h02;

  /* Reset */
  #(RST_WIDTH * SYSCLK_TICK) n_rst = 1'b0;
  #(RST_WIDTH * SYSCLK_TICK) n_rst = 1'b1;

//   #(30000 * SYSCLK_TICK) send_uart(8'h41);	// A
   //#(2000 * SYSCLK_TICK)
//   #(100000 * SYSCLK_TICK)
  
  
  $display("End test");
//  $stop;  
  $finish;
end

/* VCD dump */
initial begin
  $display("---- wave dump ----");
  $dumpfile("tb_z80_mini_com.vcd");
  $dumpvars(0, tb_z80_mini_com);
end

endmodule