Classic Timing Analyzer report for behavioural
Fri Nov 12 07:34:52 2010
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. tsu
  6. tco
  7. th
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                         ;
+------------------------------+-------+---------------+-------------+--------------------------+--------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From                     ; To                       ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+--------------------------+--------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.126 ns    ; LOAD                     ; uop_dregister:inst|Q[0]  ; --         ; CLK      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.479 ns    ; uop_dregister:inst|Q[11] ; Y[11]                    ; CLK        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.179 ns   ; X[14]                    ; uop_dregister:inst|Q[14] ; --         ; CLK      ; 0            ;
; Total number of failed paths ;       ;               ;             ;                          ;                          ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+--------------------------+--------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5Q208C7        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+---------------------------------------------------------------------------------+
; tsu                                                                             ;
+-------+--------------+------------+-------+--------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                       ; To Clock ;
+-------+--------------+------------+-------+--------------------------+----------+
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[15] ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[14] ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[13] ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[12] ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[11] ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[10] ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[9]  ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[8]  ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[7]  ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[6]  ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[5]  ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[4]  ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[3]  ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[2]  ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[1]  ; CLK      ;
; N/A   ; None         ; 5.126 ns   ; LOAD  ; uop_dregister:inst|Q[0]  ; CLK      ;
; N/A   ; None         ; 4.696 ns   ; X[12] ; uop_dregister:inst|Q[12] ; CLK      ;
; N/A   ; None         ; 4.420 ns   ; X[10] ; uop_dregister:inst|Q[10] ; CLK      ;
; N/A   ; None         ; 4.415 ns   ; X[13] ; uop_dregister:inst|Q[13] ; CLK      ;
; N/A   ; None         ; 4.338 ns   ; X[2]  ; uop_dregister:inst|Q[2]  ; CLK      ;
; N/A   ; None         ; 4.254 ns   ; X[5]  ; uop_dregister:inst|Q[5]  ; CLK      ;
; N/A   ; None         ; 4.241 ns   ; X[3]  ; uop_dregister:inst|Q[3]  ; CLK      ;
; N/A   ; None         ; 4.114 ns   ; X[8]  ; uop_dregister:inst|Q[8]  ; CLK      ;
; N/A   ; None         ; 4.087 ns   ; X[7]  ; uop_dregister:inst|Q[7]  ; CLK      ;
; N/A   ; None         ; 4.086 ns   ; X[9]  ; uop_dregister:inst|Q[9]  ; CLK      ;
; N/A   ; None         ; 3.990 ns   ; X[6]  ; uop_dregister:inst|Q[6]  ; CLK      ;
; N/A   ; None         ; 3.985 ns   ; X[4]  ; uop_dregister:inst|Q[4]  ; CLK      ;
; N/A   ; None         ; 3.965 ns   ; X[1]  ; uop_dregister:inst|Q[1]  ; CLK      ;
; N/A   ; None         ; 3.746 ns   ; X[11] ; uop_dregister:inst|Q[11] ; CLK      ;
; N/A   ; None         ; 3.428 ns   ; X[0]  ; uop_dregister:inst|Q[0]  ; CLK      ;
; N/A   ; None         ; 3.428 ns   ; X[15] ; uop_dregister:inst|Q[15] ; CLK      ;
; N/A   ; None         ; 3.427 ns   ; X[14] ; uop_dregister:inst|Q[14] ; CLK      ;
+-------+--------------+------------+-------+--------------------------+----------+


+-----------------------------------------------------------------------------------+
; tco                                                                               ;
+-------+--------------+------------+--------------------------+-------+------------+
; Slack ; Required tco ; Actual tco ; From                     ; To    ; From Clock ;
+-------+--------------+------------+--------------------------+-------+------------+
; N/A   ; None         ; 9.479 ns   ; uop_dregister:inst|Q[11] ; Y[11] ; CLK        ;
; N/A   ; None         ; 8.725 ns   ; uop_dregister:inst|Q[6]  ; Y[6]  ; CLK        ;
; N/A   ; None         ; 7.537 ns   ; uop_dregister:inst|Q[13] ; Y[13] ; CLK        ;
; N/A   ; None         ; 7.525 ns   ; uop_dregister:inst|Q[15] ; Y[15] ; CLK        ;
; N/A   ; None         ; 7.304 ns   ; uop_dregister:inst|Q[14] ; Y[14] ; CLK        ;
; N/A   ; None         ; 7.187 ns   ; uop_dregister:inst|Q[4]  ; Y[4]  ; CLK        ;
; N/A   ; None         ; 7.179 ns   ; uop_dregister:inst|Q[10] ; Y[10] ; CLK        ;
; N/A   ; None         ; 6.969 ns   ; uop_dregister:inst|Q[1]  ; Y[1]  ; CLK        ;
; N/A   ; None         ; 6.966 ns   ; uop_dregister:inst|Q[9]  ; Y[9]  ; CLK        ;
; N/A   ; None         ; 6.947 ns   ; uop_dregister:inst|Q[0]  ; Y[0]  ; CLK        ;
; N/A   ; None         ; 6.938 ns   ; uop_dregister:inst|Q[5]  ; Y[5]  ; CLK        ;
; N/A   ; None         ; 6.733 ns   ; uop_dregister:inst|Q[7]  ; Y[7]  ; CLK        ;
; N/A   ; None         ; 6.676 ns   ; uop_dregister:inst|Q[8]  ; Y[8]  ; CLK        ;
; N/A   ; None         ; 6.652 ns   ; uop_dregister:inst|Q[2]  ; Y[2]  ; CLK        ;
; N/A   ; None         ; 6.634 ns   ; uop_dregister:inst|Q[12] ; Y[12] ; CLK        ;
; N/A   ; None         ; 6.333 ns   ; uop_dregister:inst|Q[3]  ; Y[3]  ; CLK        ;
+-------+--------------+------------+--------------------------+-------+------------+


+---------------------------------------------------------------------------------------+
; th                                                                                    ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                       ; To Clock ;
+---------------+-------------+-----------+-------+--------------------------+----------+
; N/A           ; None        ; -3.179 ns ; X[14] ; uop_dregister:inst|Q[14] ; CLK      ;
; N/A           ; None        ; -3.180 ns ; X[0]  ; uop_dregister:inst|Q[0]  ; CLK      ;
; N/A           ; None        ; -3.180 ns ; X[15] ; uop_dregister:inst|Q[15] ; CLK      ;
; N/A           ; None        ; -3.498 ns ; X[11] ; uop_dregister:inst|Q[11] ; CLK      ;
; N/A           ; None        ; -3.717 ns ; X[1]  ; uop_dregister:inst|Q[1]  ; CLK      ;
; N/A           ; None        ; -3.737 ns ; X[4]  ; uop_dregister:inst|Q[4]  ; CLK      ;
; N/A           ; None        ; -3.742 ns ; X[6]  ; uop_dregister:inst|Q[6]  ; CLK      ;
; N/A           ; None        ; -3.838 ns ; X[9]  ; uop_dregister:inst|Q[9]  ; CLK      ;
; N/A           ; None        ; -3.839 ns ; X[7]  ; uop_dregister:inst|Q[7]  ; CLK      ;
; N/A           ; None        ; -3.866 ns ; X[8]  ; uop_dregister:inst|Q[8]  ; CLK      ;
; N/A           ; None        ; -3.993 ns ; X[3]  ; uop_dregister:inst|Q[3]  ; CLK      ;
; N/A           ; None        ; -4.006 ns ; X[5]  ; uop_dregister:inst|Q[5]  ; CLK      ;
; N/A           ; None        ; -4.090 ns ; X[2]  ; uop_dregister:inst|Q[2]  ; CLK      ;
; N/A           ; None        ; -4.167 ns ; X[13] ; uop_dregister:inst|Q[13] ; CLK      ;
; N/A           ; None        ; -4.172 ns ; X[10] ; uop_dregister:inst|Q[10] ; CLK      ;
; N/A           ; None        ; -4.448 ns ; X[12] ; uop_dregister:inst|Q[12] ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[15] ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[14] ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[13] ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[12] ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[11] ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[10] ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[9]  ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[8]  ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[7]  ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[6]  ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[5]  ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[4]  ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[3]  ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[2]  ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[1]  ; CLK      ;
; N/A           ; None        ; -4.878 ns ; LOAD  ; uop_dregister:inst|Q[0]  ; CLK      ;
+---------------+-------------+-----------+-------+--------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Fri Nov 12 07:34:52 2010
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off behavioural -c behavioural --timing_analysis_only
Info: Only one processor detected - disabling parallel compilation
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLK" is an undefined clock
Info: No valid register-to-register data paths exist for clock "CLK"
Info: tsu for register "uop_dregister:inst|Q[15]" (data pin = "LOAD", clock pin = "CLK") is 5.126 ns
    Info: + Longest pin to register delay is 7.738 ns
        Info: 1: + IC(0.000 ns) + CELL(0.923 ns) = 0.923 ns; Loc. = PIN_164; Fanout = 16; PIN Node = 'LOAD'
        Info: 2: + IC(6.057 ns) + CELL(0.758 ns) = 7.738 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 1; REG Node = 'uop_dregister:inst|Q[15]'
        Info: Total cell delay = 1.681 ns ( 21.72 % )
        Info: Total interconnect delay = 6.057 ns ( 78.28 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLK" to destination register is 2.574 ns
        Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X1_Y11_N25; Fanout = 1; REG Node = 'uop_dregister:inst|Q[15]'
        Info: Total cell delay = 1.668 ns ( 64.80 % )
        Info: Total interconnect delay = 0.906 ns ( 35.20 % )
Info: tco from clock "CLK" to destination pin "Y[11]" through register "uop_dregister:inst|Q[11]" is 9.479 ns
    Info: + Longest clock path from clock "CLK" to source register is 2.574 ns
        Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 1; REG Node = 'uop_dregister:inst|Q[11]'
        Info: Total cell delay = 1.668 ns ( 64.80 % )
        Info: Total interconnect delay = 0.906 ns ( 35.20 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 6.628 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y11_N9; Fanout = 1; REG Node = 'uop_dregister:inst|Q[11]'
        Info: 2: + IC(3.572 ns) + CELL(3.056 ns) = 6.628 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'Y[11]'
        Info: Total cell delay = 3.056 ns ( 46.11 % )
        Info: Total interconnect delay = 3.572 ns ( 53.89 % )
Info: th for register "uop_dregister:inst|Q[14]" (data pin = "X[14]", clock pin = "CLK") is -3.179 ns
    Info: + Longest clock path from clock "CLK" to destination register is 2.574 ns
        Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CLK'
        Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'CLK~clkctrl'
        Info: 3: + IC(0.774 ns) + CELL(0.602 ns) = 2.574 ns; Loc. = LCFF_X1_Y11_N11; Fanout = 1; REG Node = 'uop_dregister:inst|Q[14]'
        Info: Total cell delay = 1.668 ns ( 64.80 % )
        Info: Total interconnect delay = 0.906 ns ( 35.20 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.039 ns
        Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 1; PIN Node = 'X[14]'
        Info: 2: + IC(4.841 ns) + CELL(0.178 ns) = 5.943 ns; Loc. = LCCOMB_X1_Y11_N10; Fanout = 1; COMB Node = 'uop_dregister:inst|Q[14]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.039 ns; Loc. = LCFF_X1_Y11_N11; Fanout = 1; REG Node = 'uop_dregister:inst|Q[14]'
        Info: Total cell delay = 1.198 ns ( 19.84 % )
        Info: Total interconnect delay = 4.841 ns ( 80.16 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Fri Nov 12 07:34:53 2010
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


