Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue May  6 18:20:24 2025
| Host         : SimiBook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file tbs_core_board_timing_summary_routed.rpt -pb tbs_core_board_timing_summary_routed.pb -rpx tbs_core_board_timing_summary_routed.rpx -warn_on_violation
| Design       : tbs_core_board
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (31)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (31)
--------------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    110.650        0.000                      0                 2501        0.122        0.000                      0                 2501        3.000        0.000                       0                   867  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                ------------         ----------      --------------
clock_i              {0.000 5.000}        10.000          100.000         
  clk_out1_pll_8MHz  {0.000 62.500}       125.000         8.000           
  clkfbout_pll_8MHz  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_i                                                                                                                                                                3.000        0.000                       0                     1  
  clk_out1_pll_8MHz      111.027        0.000                      0                 1726        0.122        0.000                      0                 1726       62.000        0.000                       0                   863  
  clkfbout_pll_8MHz                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_pll_8MHz  clk_out1_pll_8MHz      110.650        0.000                      0                  775        0.592        0.000                      0                  775  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock         
----------         ----------         --------         
(none)                                                   
(none)             clk_out1_pll_8MHz                     
(none)             clkfbout_pll_8MHz                     
(none)                                clk_out1_pll_8MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_i
  To Clock:  clock_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_i }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      111.027ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       62.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             111.027ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8/RSTREGB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.446ns  (logic 1.340ns (9.966%)  route 12.106ns (90.034%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 123.599 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         8.055    12.748    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/reset_i
    RAMB36_X0Y0          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8/RSTREGB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.480   123.599    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8/CLKBWRCLK
                         clock pessimism              0.632   124.232    
                         clock uncertainty           -0.115   124.117    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTREGB)
                                                     -0.342   123.775    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8
  -------------------------------------------------------------------
                         required time                        123.775    
                         arrival time                         -12.748    
  -------------------------------------------------------------------
                         slack                                111.027    

Slack (MET) :             111.421ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.a_data_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.928ns  (logic 1.340ns (10.365%)  route 11.588ns (89.635%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         7.538    12.230    tbs_core_0/spike_memory_0/reset_i
    SLICE_X15Y1          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.443   123.563    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X15Y1          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[17]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X15Y1          FDRE (Setup_fdre_C_R)       -0.429   123.651    tbs_core_0/spike_memory_0/sync_reg.a_data_reg[17]
  -------------------------------------------------------------------
                         required time                        123.651    
                         arrival time                         -12.230    
  -------------------------------------------------------------------
                         slack                                111.421    

Slack (MET) :             111.503ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.831ns  (logic 1.340ns (10.444%)  route 11.491ns (89.556%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 123.548 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         7.441    12.133    tbs_core_0/spike_memory_0/reset_i
    SLICE_X9Y22          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.428   123.548    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y22          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep/C
                         clock pessimism              0.632   124.180    
                         clock uncertainty           -0.115   124.065    
    SLICE_X9Y22          FDRE (Setup_fdre_C_R)       -0.429   123.636    tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep
  -------------------------------------------------------------------
                         required time                        123.636    
                         arrival time                         -12.133    
  -------------------------------------------------------------------
                         slack                                111.503    

Slack (MET) :             111.639ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.a_data_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.614ns  (logic 1.340ns (10.623%)  route 11.274ns (89.377%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.438ns = ( 123.562 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         7.224    11.916    tbs_core_0/spike_memory_0/reset_i
    SLICE_X14Y3          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.442   123.562    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X14Y3          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[16]/C
                         clock pessimism              0.632   124.194    
                         clock uncertainty           -0.115   124.079    
    SLICE_X14Y3          FDRE (Setup_fdre_C_R)       -0.524   123.555    tbs_core_0/spike_memory_0/sync_reg.a_data_reg[16]
  -------------------------------------------------------------------
                         required time                        123.555    
                         arrival time                         -11.916    
  -------------------------------------------------------------------
                         slack                                111.639    

Slack (MET) :             112.191ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__7/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        12.158ns  (logic 1.340ns (11.022%)  route 10.818ns (88.978%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         6.768    11.460    tbs_core_0/spike_memory_0/reset_i
    SLICE_X9Y2           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__7/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.443   123.563    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y2           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__7/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X9Y2           FDRE (Setup_fdre_C_R)       -0.429   123.651    tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__7
  -------------------------------------------------------------------
                         required time                        123.651    
                         arrival time                         -11.460    
  -------------------------------------------------------------------
                         slack                                112.191    

Slack (MET) :             112.626ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_9/RSTREGB
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.846ns  (logic 1.340ns (11.312%)  route 10.506ns (88.688%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 123.598 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         6.456    11.148    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/reset_i
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_9/RSTREGB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.479   123.598    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_9/CLKBWRCLK
                         clock pessimism              0.632   124.231    
                         clock uncertainty           -0.115   124.116    
    RAMB18_X0Y2          RAMB18E1 (Setup_ramb18e1_CLKBWRCLK_RSTREGB)
                                                     -0.342   123.774    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_9
  -------------------------------------------------------------------
                         required time                        123.774    
                         arrival time                         -11.148    
  -------------------------------------------------------------------
                         slack                                112.626    

Slack (MET) :             112.695ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__8/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.652ns  (logic 1.340ns (11.500%)  route 10.312ns (88.500%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 123.561 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         6.262    10.954    tbs_core_0/spike_memory_0/reset_i
    SLICE_X9Y8           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__8/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.441   123.561    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y8           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__8/C
                         clock pessimism              0.632   124.193    
                         clock uncertainty           -0.115   124.078    
    SLICE_X9Y8           FDRE (Setup_fdre_C_R)       -0.429   123.649    tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__8
  -------------------------------------------------------------------
                         required time                        123.649    
                         arrival time                         -10.954    
  -------------------------------------------------------------------
                         slack                                112.695    

Slack (MET) :             113.084ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.162ns  (logic 1.340ns (12.005%)  route 9.822ns (87.995%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.445ns = ( 123.555 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         5.772    10.465    tbs_core_0/spike_memory_0/reset_i
    SLICE_X14Y16         FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.435   123.555    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X14Y16         FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]/C
                         clock pessimism              0.632   124.187    
                         clock uncertainty           -0.115   124.072    
    SLICE_X14Y16         FDRE (Setup_fdre_C_R)       -0.524   123.548    tbs_core_0/spike_memory_0/sync_reg.a_data_reg[5]
  -------------------------------------------------------------------
                         required time                        123.548    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                113.084    

Slack (MET) :             113.251ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.a_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        10.991ns  (logic 1.340ns (12.192%)  route 9.651ns (87.808%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.449ns = ( 123.551 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         5.601    10.294    tbs_core_0/spike_memory_0/reset_i
    SLICE_X12Y19         FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.431   123.551    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X12Y19         FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[0]/C
                         clock pessimism              0.632   124.183    
                         clock uncertainty           -0.115   124.068    
    SLICE_X12Y19         FDRE (Setup_fdre_C_R)       -0.524   123.544    tbs_core_0/spike_memory_0/sync_reg.a_data_reg[0]
  -------------------------------------------------------------------
                         required time                        123.544    
                         arrival time                         -10.294    
  -------------------------------------------------------------------
                         slack                                113.251    

Slack (MET) :             113.431ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2/RSTREGB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        11.034ns  (logic 1.340ns (12.144%)  route 9.694ns (87.856%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.408ns = ( 123.592 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 f  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 r  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         5.644    10.336    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/reset_i
    RAMB36_X0Y3          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2/RSTREGB
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.473   123.592    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2/CLKBWRCLK
                         clock pessimism              0.632   124.225    
                         clock uncertainty           -0.115   124.110    
    RAMB36_X0Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_RSTREGB)
                                                     -0.342   123.768    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2
  -------------------------------------------------------------------
                         required time                        123.768    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                113.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.645ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.177ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.578    -0.468    tbs_core_0/dac_control_0/sync_chain_0/clk_out1
    SLICE_X5Y23          FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y23          FDCE (Prop_fdce_C_Q)         0.141    -0.327 r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0][0]/Q
                         net (fo=1, routed)           0.056    -0.272    tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[0]_35
    SLICE_X5Y23          FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.845    -0.645    tbs_core_0/dac_control_0/sync_chain_0/clk_out1
    SLICE_X5Y23          FDCE                                         r  tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]/C
                         clock pessimism              0.177    -0.468    
    SLICE_X5Y23          FDCE (Hold_fdce_C_D)         0.075    -0.393    tbs_core_0/dac_control_0/sync_chain_0/[1].buf_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.272    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_9/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.748%)  route 0.142ns (50.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.616ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.562    -0.484    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y8           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y8           FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__8/Q
                         net (fo=1, routed)           0.142    -0.201    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/a_write_i
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_9/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.873    -0.616    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB18_X0Y2          RAMB18E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_9/CLKARDCLK
                         clock pessimism              0.191    -0.426    
    RAMB18_X0Y2          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.330    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_9
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_encoder_0/encoded_spike_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.458%)  route 0.322ns (69.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.564    -0.482    tbs_core_0/spike_encoder_0/clk_out1
    SLICE_X15Y2          FDCE                                         r  tbs_core_0/spike_encoder_0/encoded_spike_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.341 r  tbs_core_0/spike_encoder_0/encoded_spike_reg[2]/Q
                         net (fo=1, routed)           0.322    -0.019    tbs_core_0/spike_memory_0/encoded_spike_o[2]
    SLICE_X16Y1          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.832    -0.658    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X16Y1          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]/C
                         clock pessimism              0.439    -0.219    
    SLICE_X16Y1          FDRE (Hold_fdre_C_D)         0.070    -0.149    tbs_core_0/spike_memory_0/sync_reg.a_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_encoder_0/encoded_spike_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/sync_reg.a_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.563    -0.483    tbs_core_0/spike_encoder_0/clk_out1
    SLICE_X15Y3          FDCE                                         r  tbs_core_0/spike_encoder_0/encoded_spike_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y3          FDCE (Prop_fdce_C_Q)         0.141    -0.342 r  tbs_core_0/spike_encoder_0/encoded_spike_reg[16]/Q
                         net (fo=1, routed)           0.087    -0.255    tbs_core_0/spike_memory_0/encoded_spike_o[16]
    SLICE_X14Y3          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.832    -0.658    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X14Y3          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.a_data_reg[16]/C
                         clock pessimism              0.188    -0.470    
    SLICE_X14Y3          FDRE (Hold_fdre_C_D)         0.085    -0.385    tbs_core_0/spike_memory_0/sync_reg.a_data_reg[16]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.141ns (67.454%)  route 0.068ns (32.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.631ns
    Source Clock Delay      (SCD):    -0.457ns
    Clock Pessimism Removal (CPR):    -0.174ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.589    -0.457    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X7Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDCE (Prop_fdce_C_Q)         0.141    -0.316 r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6][15]/Q
                         net (fo=3, routed)           0.068    -0.248    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[6]_10[15]
    SLICE_X7Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.859    -0.631    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X7Y8           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][15]/C
                         clock pessimism              0.174    -0.457    
    SLICE_X7Y8           FDCE (Hold_fdce_C_D)         0.075    -0.382    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[7][15]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.922%)  route 0.153ns (52.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.615ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.564    -0.482    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y2           FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__7/Q
                         net (fo=1, routed)           0.153    -0.188    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8_0[0]
    RAMB36_X0Y0          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.874    -0.615    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB36_X0Y0          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8/CLKARDCLK
                         clock pessimism              0.191    -0.425    
    RAMB36_X0Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.329    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 tbs_core_0/dac_control_1/select_dac_value_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.519%)  route 0.089ns (32.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.668ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.555    -0.491    tbs_core_0/dac_control_1/clk_out1
    SLICE_X9Y19          FDCE                                         r  tbs_core_0/dac_control_1/select_dac_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  tbs_core_0/dac_control_1/select_dac_value_reg/Q
                         net (fo=19, routed)          0.089    -0.261    tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[0][0]_0
    SLICE_X8Y19          LUT3 (Prop_lut3_I1_O)        0.045    -0.216 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf[0][0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.216    tbs_core_0/dac_control_1/sync_chain_0/dac_counter_strb
    SLICE_X8Y19          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.822    -0.668    tbs_core_0/dac_control_1/sync_chain_0/clk_out1
    SLICE_X8Y19          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[0][0]/C
                         clock pessimism              0.190    -0.478    
    SLICE_X8Y19          FDCE (Hold_fdce_C_D)         0.121    -0.357    tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[0][0]
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.922%)  route 0.153ns (52.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    -0.489ns
    Clock Pessimism Removal (CPR):    -0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.557    -0.489    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X9Y17          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141    -0.348 r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__1/Q
                         net (fo=1, routed)           0.153    -0.195    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2_0[0]
    RAMB36_X0Y3          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.865    -0.624    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB36_X0Y3          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2/CLKARDCLK
                         clock pessimism              0.191    -0.434    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.338    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.195    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.347%)  route 0.157ns (52.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.614ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.563    -0.483    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X24Y7          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__3/Q
                         net (fo=1, routed)           0.157    -0.186    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_4_0[0]
    RAMB36_X1Y1          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.875    -0.614    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB36_X1Y1          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_4/CLKARDCLK
                         clock pessimism              0.190    -0.425    
    RAMB36_X1Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.329    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_4
  -------------------------------------------------------------------
                         required time                          0.329    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_1/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             clk_out1_pll_8MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.347%)  route 0.157ns (52.653%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.613ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.190ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.565    -0.481    tbs_core_0/spike_memory_0/clk_out1
    SLICE_X24Y2          FDRE                                         r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  tbs_core_0/spike_memory_0/sync_reg.write_delayed_strb_reg_rep__0/Q
                         net (fo=1, routed)           0.157    -0.184    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_1_0[0]
    RAMB36_X1Y0          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_1/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.876    -0.613    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/clk_out1
    RAMB36_X1Y0          RAMB36E1                                     r  tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_1/CLKARDCLK
                         clock pessimism              0.190    -0.424    
    RAMB36_X1Y0          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096    -0.328    tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_1
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.184    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pll_8MHz
Waveform(ns):       { 0.000 62.500 }
Period(ns):         125.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y4      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y0      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y3      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y2      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y1      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y4      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y2      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X1Y3      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB36_X0Y0      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_8/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         125.000     122.056    RAMB18_X0Y2      tbs_core_0/spike_memory_0/gen_dual_ram.dual_ram_0/mem_reg_9/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       125.000     88.360     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X15Y17     tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X15Y17     tbs_core_0/adaptive_mode_d_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y15     tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y15     tbs_core_0/adaptive_mode_uart_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y13      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y13      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X6Y13      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X6Y13      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X7Y14      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X7Y14      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X15Y17     tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X15Y17     tbs_core_0/adaptive_mode_d_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y15     tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X13Y15     tbs_core_0/adaptive_mode_uart_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y13      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X6Y13      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X6Y13      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         62.500      62.000     SLICE_X6Y13      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X7Y14      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         62.500      62.000     SLICE_X7Y14      tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pll_8MHz
  To Clock:  clkfbout_pll_8MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pll_8MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { PLL100to8/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    PLL100to8/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_pll_8MHz
  To Clock:  clk_out1_pll_8MHz

Setup :            0  Failing Endpoints,  Worst Slack      110.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             110.650ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[5][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.791ns  (logic 1.340ns (9.716%)  route 12.451ns (90.284%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 123.631 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         8.401    13.094    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X7Y0           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.511   123.631    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X7Y0           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[5][0]/C
                         clock pessimism              0.632   124.263    
                         clock uncertainty           -0.115   124.148    
    SLICE_X7Y0           FDCE (Recov_fdce_C_CLR)     -0.405   123.743    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[5][0]
  -------------------------------------------------------------------
                         required time                        123.743    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                110.650    

Slack (MET) :             110.650ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[5][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.791ns  (logic 1.340ns (9.716%)  route 12.451ns (90.284%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 123.631 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         8.401    13.094    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X7Y0           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[5][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.511   123.631    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X7Y0           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[5][1]/C
                         clock pessimism              0.632   124.263    
                         clock uncertainty           -0.115   124.148    
    SLICE_X7Y0           FDCE (Recov_fdce_C_CLR)     -0.405   123.743    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[5][1]
  -------------------------------------------------------------------
                         required time                        123.743    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                110.650    

Slack (MET) :             110.736ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.791ns  (logic 1.340ns (9.716%)  route 12.451ns (90.284%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.369ns = ( 123.631 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         8.401    13.094    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X6Y0           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.511   123.631    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X6Y0           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][3]/C
                         clock pessimism              0.632   124.263    
                         clock uncertainty           -0.115   124.148    
    SLICE_X6Y0           FDCE (Recov_fdce_C_CLR)     -0.319   123.829    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/timestamps_reg[14][3]
  -------------------------------------------------------------------
                         required time                        123.829    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                110.736    

Slack (MET) :             110.840ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.577ns  (logic 1.464ns (10.783%)  route 12.113ns (89.217%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         6.370    11.063    tbs_core_0/debouncer_0/reset_entity
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124    11.187 f  tbs_core_0/debouncer_0/counter_value[17]_i_2/O
                         net (fo=19, routed)          1.692    12.879    tbs_core_0/time_measurement_0/reset_i
    SLICE_X14Y1          FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.443   123.563    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X14Y1          FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[8]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X14Y1          FDCE (Recov_fdce_C_CLR)     -0.361   123.719    tbs_core_0/time_measurement_0/counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                        123.719    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                110.840    

Slack (MET) :             110.882ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.577ns  (logic 1.464ns (10.783%)  route 12.113ns (89.217%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         6.370    11.063    tbs_core_0/debouncer_0/reset_entity
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124    11.187 f  tbs_core_0/debouncer_0/counter_value[17]_i_2/O
                         net (fo=19, routed)          1.692    12.879    tbs_core_0/time_measurement_0/reset_i
    SLICE_X14Y1          FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.443   123.563    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X14Y1          FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[7]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X14Y1          FDCE (Recov_fdce_C_CLR)     -0.319   123.761    tbs_core_0/time_measurement_0/counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                        123.761    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                110.882    

Slack (MET) :             110.920ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[11][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.539ns  (logic 1.340ns (9.897%)  route 12.199ns (90.103%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         8.149    12.842    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X8Y1           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[11][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.443   123.563    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X8Y1           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[11][0]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X8Y1           FDCE (Recov_fdce_C_CLR)     -0.319   123.761    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[11][0]
  -------------------------------------------------------------------
                         required time                        123.761    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                110.920    

Slack (MET) :             110.920ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[11][1]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.539ns  (logic 1.340ns (9.897%)  route 12.199ns (90.103%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         8.149    12.842    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/reset_entity
    SLICE_X8Y1           FDCE                                         f  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[11][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.443   123.563    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/clk_out1
    SLICE_X8Y1           FDCE                                         r  tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[11][1]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X8Y1           FDCE (Recov_fdce_C_CLR)     -0.319   123.761    tbs_core_0/adaptive_ctrl_0/spike_shift_reg_0/spikes_reg[11][1]
  -------------------------------------------------------------------
                         required time                        123.761    
                         arrival time                         -12.842    
  -------------------------------------------------------------------
                         slack                                110.920    

Slack (MET) :             111.030ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.429ns  (logic 1.464ns (10.901%)  route 11.965ns (89.099%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         6.370    11.063    tbs_core_0/debouncer_0/reset_entity
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124    11.187 f  tbs_core_0/debouncer_0/counter_value[17]_i_2/O
                         net (fo=19, routed)          1.545    12.732    tbs_core_0/time_measurement_0/reset_i
    SLICE_X14Y2          FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.443   123.563    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X14Y2          FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[0]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X14Y2          FDCE (Recov_fdce_C_CLR)     -0.319   123.761    tbs_core_0/time_measurement_0/counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                        123.761    
                         arrival time                         -12.732    
  -------------------------------------------------------------------
                         slack                                111.030    

Slack (MET) :             111.153ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.264ns  (logic 1.464ns (11.038%)  route 11.800ns (88.962%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         6.370    11.063    tbs_core_0/debouncer_0/reset_entity
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124    11.187 f  tbs_core_0/debouncer_0/counter_value[17]_i_2/O
                         net (fo=19, routed)          1.379    12.566    tbs_core_0/time_measurement_0/reset_i
    SLICE_X14Y0          FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.443   123.563    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X14Y0          FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[3]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X14Y0          FDCE (Recov_fdce_C_CLR)     -0.361   123.719    tbs_core_0/time_measurement_0/counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                        123.719    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                111.153    

Slack (MET) :             111.153ns  (required time - arrival time)
  Source:                 tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/time_measurement_0/counter_value_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            125.000ns  (clk_out1_pll_8MHz rise@125.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        13.264ns  (logic 1.464ns (11.038%)  route 11.800ns (88.962%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 123.563 - 125.000 ) 
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.558    -0.698    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y12         FDCE (Prop_fdce_C_Q)         0.419    -0.279 f  tbs_core_0/uart_0/uart_rx_0/data_valid_strb_reg/Q
                         net (fo=15, routed)          1.152     0.873    tbs_core_0/uart_0/uart_rx_0/uart_rx_data_strb
    SLICE_X14Y13         LUT4 (Prop_lut4_I0_O)        0.325     1.198 r  tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3/O
                         net (fo=6, routed)           0.741     1.939    tbs_core_0/uart_0/uart_rx_0/trigger_start_mode_uart_i_3_n_0
    SLICE_X16Y14         LUT4 (Prop_lut4_I0_O)        0.348     2.287 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6/O
                         net (fo=2, routed)           0.666     2.953    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_6_n_0
    SLICE_X17Y14         LUT6 (Prop_lut6_I5_O)        0.124     3.077 f  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_state[1]_i_2__4/O
                         net (fo=245, routed)         1.491     4.569    tbs_core_0/debouncer_0/AR[0]
    SLICE_X16Y17         LUT5 (Prop_lut5_I4_O)        0.124     4.693 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         6.370    11.063    tbs_core_0/debouncer_0/reset_entity
    SLICE_X15Y14         LUT5 (Prop_lut5_I0_O)        0.124    11.187 f  tbs_core_0/debouncer_0/counter_value[17]_i_2/O
                         net (fo=19, routed)          1.379    12.566    tbs_core_0/time_measurement_0/reset_i
    SLICE_X14Y0          FDCE                                         f  tbs_core_0/time_measurement_0/counter_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                    125.000   125.000 r  
    L5                                                0.000   125.000 r  clock_i (IN)
                         net (fo=0)                   0.000   125.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369   126.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145   127.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063   120.451 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   122.029    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   122.120 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.443   123.563    tbs_core_0/time_measurement_0/clk_out1
    SLICE_X14Y0          FDCE                                         r  tbs_core_0/time_measurement_0/counter_value_reg[5]/C
                         clock pessimism              0.632   124.195    
                         clock uncertainty           -0.115   124.080    
    SLICE_X14Y0          FDCE (Recov_fdce_C_CLR)     -0.361   123.719    tbs_core_0/time_measurement_0/counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                        123.719    
                         arrival time                         -12.566    
  -------------------------------------------------------------------
                         slack                                111.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.536%)  route 0.353ns (65.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.191     0.044    tbs_core_0/reset_entity
    SLICE_X20Y16         FDCE                                         f  tbs_core_0/main_counter_value_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.825    -0.665    tbs_core_0/clk_out1
    SLICE_X20Y16         FDCE                                         r  tbs_core_0/main_counter_value_reg[5]/C
                         clock pessimism              0.210    -0.455    
    SLICE_X20Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    tbs_core_0/main_counter_value_reg[5]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.536%)  route 0.353ns (65.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.191     0.044    tbs_core_0/reset_entity
    SLICE_X20Y16         FDCE                                         f  tbs_core_0/main_counter_value_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.825    -0.665    tbs_core_0/clk_out1
    SLICE_X20Y16         FDCE                                         r  tbs_core_0/main_counter_value_reg[6]/C
                         clock pessimism              0.210    -0.455    
    SLICE_X20Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    tbs_core_0/main_counter_value_reg[6]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.536%)  route 0.353ns (65.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.191     0.044    tbs_core_0/reset_entity
    SLICE_X20Y16         FDCE                                         f  tbs_core_0/main_counter_value_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.825    -0.665    tbs_core_0/clk_out1
    SLICE_X20Y16         FDCE                                         r  tbs_core_0/main_counter_value_reg[7]/C
                         clock pessimism              0.210    -0.455    
    SLICE_X20Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    tbs_core_0/main_counter_value_reg[7]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.592ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.536%)  route 0.353ns (65.464%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.191     0.044    tbs_core_0/reset_entity
    SLICE_X20Y16         FDCE                                         f  tbs_core_0/main_counter_value_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.825    -0.665    tbs_core_0/clk_out1
    SLICE_X20Y16         FDCE                                         r  tbs_core_0/main_counter_value_reg[8]/C
                         clock pessimism              0.210    -0.455    
    SLICE_X20Y16         FDCE (Remov_fdce_C_CLR)     -0.092    -0.547    tbs_core_0/main_counter_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           0.044    
  -------------------------------------------------------------------
                         slack                                  0.592    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.019%)  route 0.361ns (65.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.200     0.052    tbs_core_0/reset_entity
    SLICE_X19Y15         FDCE                                         f  tbs_core_0/main_counter_value_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.825    -0.665    tbs_core_0/clk_out1
    SLICE_X19Y15         FDCE                                         r  tbs_core_0/main_counter_value_reg[1]/C
                         clock pessimism              0.189    -0.476    
    SLICE_X19Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    tbs_core_0/main_counter_value_reg[1]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.019%)  route 0.361ns (65.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.200     0.052    tbs_core_0/reset_entity
    SLICE_X19Y15         FDCE                                         f  tbs_core_0/main_counter_value_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.825    -0.665    tbs_core_0/clk_out1
    SLICE_X19Y15         FDCE                                         r  tbs_core_0/main_counter_value_reg[2]/C
                         clock pessimism              0.189    -0.476    
    SLICE_X19Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    tbs_core_0/main_counter_value_reg[2]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.019%)  route 0.361ns (65.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.200     0.052    tbs_core_0/reset_entity
    SLICE_X19Y15         FDCE                                         f  tbs_core_0/main_counter_value_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.825    -0.665    tbs_core_0/clk_out1
    SLICE_X19Y15         FDCE                                         r  tbs_core_0/main_counter_value_reg[3]/C
                         clock pessimism              0.189    -0.476    
    SLICE_X19Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    tbs_core_0/main_counter_value_reg[3]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.547ns  (logic 0.186ns (34.019%)  route 0.361ns (65.981%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.200     0.052    tbs_core_0/reset_entity
    SLICE_X19Y15         FDCE                                         f  tbs_core_0/main_counter_value_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.825    -0.665    tbs_core_0/clk_out1
    SLICE_X19Y15         FDCE                                         r  tbs_core_0/main_counter_value_reg[4]/C
                         clock pessimism              0.189    -0.476    
    SLICE_X19Y15         FDCE (Remov_fdce_C_CLR)     -0.092    -0.568    tbs_core_0/main_counter_value_reg[4]
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                           0.052    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.626%)  route 0.384ns (67.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.223     0.076    tbs_core_0/reset_entity
    SLICE_X21Y17         FDCE                                         f  tbs_core_0/main_counter_value_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.824    -0.666    tbs_core_0/clk_out1
    SLICE_X21Y17         FDCE                                         r  tbs_core_0/main_counter_value_reg[0]/C
                         clock pessimism              0.210    -0.456    
    SLICE_X21Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    tbs_core_0/main_counter_value_reg[0]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 tbs_core_0/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            tbs_core_0/main_counter_value_reg[18]/CLR
                            (removal check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pll_8MHz rise@0.000ns - clk_out1_pll_8MHz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.626%)  route 0.384ns (67.374%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.666ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.552    -0.494    tbs_core_0/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  tbs_core_0/state_reg[1]/Q
                         net (fo=19, routed)          0.161    -0.192    tbs_core_0/debouncer_0/Q[1]
    SLICE_X16Y17         LUT5 (Prop_lut5_I1_O)        0.045    -0.147 f  tbs_core_0/debouncer_0/overflow_marker[14]_i_3/O
                         net (fo=587, routed)         0.223     0.076    tbs_core_0/reset_entity
    SLICE_X21Y17         FDCE                                         f  tbs_core_0/main_counter_value_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.824    -0.666    tbs_core_0/clk_out1
    SLICE_X21Y17         FDCE                                         r  tbs_core_0/main_counter_value_reg[18]/C
                         clock pessimism              0.210    -0.456    
    SLICE_X21Y17         FDCE (Remov_fdce_C_CLR)     -0.092    -0.548    tbs_core_0/main_counter_value_reg[18]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.624    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_p_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.952ns  (logic 5.090ns (51.149%)  route 4.861ns (48.851%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 f  ecg_lod_p_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_p_i
    M14                  IBUF (Prop_ibuf_I_O)         1.466     1.466 f  ecg_lod_p_i_IBUF_inst/O
                         net (fo=1, routed)           2.052     3.518    tbs_core_0/debouncer_4/ecg_lod_p_i_IBUF
    SLICE_X12Y15         LUT5 (Prop_lut5_I3_O)        0.124     3.642 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.810     6.451    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     9.952 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.952    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ecg_lod_n_i
                            (input port)
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.008ns  (logic 1.465ns (48.721%)  route 1.542ns (51.279%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J12                                               0.000     0.000 f  ecg_lod_n_i (IN)
                         net (fo=0)                   0.000     0.000    ecg_lod_n_i
    J12                  IBUF (Prop_ibuf_I_O)         0.219     0.219 f  ecg_lod_n_i_IBUF_inst/O
                         net (fo=1, routed)           0.587     0.805    tbs_core_0/debouncer_4/ecg_lod_n_i_IBUF
    SLICE_X12Y15         LUT5 (Prop_lut5_I4_O)        0.045     0.850 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.956     1.806    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         1.202     3.008 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     3.008    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_pll_8MHz
  To Clock:  

Max Delay            31 Endpoints
Min Delay            31 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_2_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.536ns  (logic 5.809ns (50.355%)  route 5.727ns (49.645%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=2 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.626    -0.630    tbs_core_0/clk_out1
    SLICE_X4Y11          FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDCE (Prop_fdce_C_Q)         0.456    -0.174 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[9]/Q
                         net (fo=8, routed)           1.948     1.774    tbs_core_0/sc_noc_generator_duty_cycle_adj_uart[9]
    SLICE_X3Y8           LUT3 (Prop_lut3_I1_O)        0.124     1.898 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_38/O
                         net (fo=1, routed)           0.000     1.898    tbs_core_0/sc_noc_2_o_OBUF_inst_i_38_n_0
    SLICE_X3Y8           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     2.478 r  tbs_core_0/sc_noc_2_o_OBUF_inst_i_27/O[2]
                         net (fo=2, routed)           0.661     3.139    tbs_core_0/sc_noc_generator_0/O[2]
    SLICE_X4Y9           LUT2 (Prop_lut2_I1_O)        0.302     3.441 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     3.441    tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_8_n_0
    SLICE_X4Y9           CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.491     3.932 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_2/CO[1]
                         net (fo=1, routed)           0.958     4.890    tbs_core_0/sc_noc_generator_0/sc_noc_2_o2
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.329     5.219 r  tbs_core_0/sc_noc_generator_0/sc_noc_2_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.160     7.379    sc_noc_2_o_OBUF
    F11                  OBUF (Prop_obuf_I_O)         3.527    10.907 r  sc_noc_2_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.907    sc_noc_2_o
    F11                                                               r  sc_noc_2_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/baudrate_adj_uart_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            uart_tx_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.781ns  (logic 5.215ns (48.372%)  route 5.566ns (51.628%))
  Logic Levels:           4  (CARRY4=1 LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.557    -0.699    tbs_core_0/clk_out1
    SLICE_X12Y12         FDPE                                         r  tbs_core_0/baudrate_adj_uart_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y12         FDPE (Prop_fdpe_C_Q)         0.518    -0.181 r  tbs_core_0/baudrate_adj_uart_reg[0]/Q
                         net (fo=6, routed)           1.125     0.944    tbs_core_0/uart_0/uart_tx_0/next_baud_counter_value1_carry_0[0]
    SLICE_X13Y10         LUT6 (Prop_lut6_I5_O)        0.124     1.068 r  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3/O
                         net (fo=1, routed)           0.000     1.068    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry_i_3_n_0
    SLICE_X13Y10         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.604 f  tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0_carry/CO[2]
                         net (fo=10, routed)          1.476     3.080    tbs_core_0/uart_0/uart_tx_0/next_transmit_counter_value0
    SLICE_X22Y6          LUT5 (Prop_lut5_I2_O)        0.335     3.415 r  tbs_core_0/uart_0/uart_tx_0/uart_tx_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.965     6.380    uart_tx_o_OBUF
    H4                   OBUF (Prop_obuf_I_O)         3.702    10.082 r  uart_tx_o_OBUF_inst/O
                         net (fo=0)                   0.000    10.082    uart_tx_o
    H4                                                                r  uart_tx_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_en_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.388ns  (logic 4.344ns (46.270%)  route 5.044ns (53.730%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.550    -0.706    tbs_core_0/debouncer_2/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.250 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.358     1.108    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X12Y15         LUT3 (Prop_lut3_I1_O)        0.150     1.258 r  tbs_core_0/debouncer_4/signal_select_en_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.686     4.944    signal_select_en_o_OBUF
    B3                   OBUF (Prop_obuf_I_O)         3.738     8.682 r  signal_select_en_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.682    signal_select_en_o
    B3                                                                r  signal_select_en_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            amp_sdn_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.203ns  (logic 4.329ns (47.034%)  route 4.874ns (52.966%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.550    -0.706    tbs_core_0/debouncer_2/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.250 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.911     1.661    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.152     1.813 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=24, routed)          2.963     4.777    dac_pd_o_OBUF
    M12                  OBUF (Prop_obuf_I_O)         3.721     8.497 r  amp_sdn_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.497    amp_sdn_o
    M12                                                               r  amp_sdn_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_3/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            signal_select_in_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.487ns  (logic 4.165ns (49.077%)  route 4.322ns (50.923%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.544    -0.712    tbs_core_0/debouncer_3/clk_out1
    SLICE_X12Y22         FDCE                                         r  tbs_core_0/debouncer_3/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDCE (Prop_fdce_C_Q)         0.518    -0.194 r  tbs_core_0/debouncer_3/debounced_reg/Q
                         net (fo=4, routed)           1.734     1.540    tbs_core_0/debouncer_2/signal_select_in_debounced
    SLICE_X11Y17         LUT3 (Prop_lut3_I2_O)        0.124     1.664 r  tbs_core_0/debouncer_2/signal_select_in_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.588     4.252    signal_select_in_o_OBUF
    C12                  OBUF (Prop_obuf_I_O)         3.523     7.775 r  signal_select_in_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.775    signal_select_in_o
    C12                                                               r  signal_select_in_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_pd_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.360ns  (logic 4.303ns (51.478%)  route 4.056ns (48.522%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.550    -0.706    tbs_core_0/debouncer_2/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.250 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.911     1.661    tbs_core_0/debouncer_2/control_mode_debounced
    SLICE_X9Y19          LUT3 (Prop_lut3_I1_O)        0.152     1.813 r  tbs_core_0/debouncer_2/amp_sdn_o_OBUF_inst_i_1/O
                         net (fo=24, routed)          2.145     3.959    dac_pd_o_OBUF
    H11                  OBUF (Prop_obuf_I_O)         3.695     7.654 r  dac_pd_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.654    dac_pd_o
    H11                                                               r  dac_pd_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            sc_noc_1_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.191ns  (logic 4.872ns (59.477%)  route 3.319ns (40.523%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.626    -0.630    tbs_core_0/clk_out1
    SLICE_X6Y11          FDCE                                         r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y11          FDCE (Prop_fdce_C_Q)         0.518    -0.112 r  tbs_core_0/sc_noc_generator_duty_cycle_adj_uart_reg[7]/Q
                         net (fo=10, routed)          0.983     0.871    tbs_core_0/sc_noc_generator_0/sc_noc_generator_duty_cycle_adj_uart[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     0.995 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_6/O
                         net (fo=1, routed)           0.000     0.995    tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_6_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     1.531 r  tbs_core_0/sc_noc_generator_0/sc_noc_1_o_OBUF_inst_i_1/CO[2]
                         net (fo=1, routed)           2.336     3.867    sc_noc_1_o_OBUF
    F14                  OBUF (Prop_obuf_I_O)         3.694     7.561 r  sc_noc_1_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.561    sc_noc_1_o
    F14                                                               r  sc_noc_1_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/debouncer_2/debounced_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            ecg_led_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.248ns  (logic 4.080ns (49.471%)  route 4.168ns (50.529%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.550    -0.706    tbs_core_0/debouncer_2/clk_out1
    SLICE_X17Y19         FDCE                                         r  tbs_core_0/debouncer_2/debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y19         FDCE (Prop_fdce_C_Q)         0.456    -0.250 r  tbs_core_0/debouncer_2/debounced_reg/Q
                         net (fo=46, routed)          1.358     1.108    tbs_core_0/debouncer_4/control_mode_debounced
    SLICE_X12Y15         LUT5 (Prop_lut5_I1_O)        0.124     1.232 r  tbs_core_0/debouncer_4/ecg_led_o_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.810     4.042    ecg_led_o_OBUF
    J3                   OBUF (Prop_obuf_I_O)         3.500     7.542 r  ecg_led_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.542    ecg_led_o
    J3                                                                r  ecg_led_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            analog_trigger_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.042ns  (logic 4.813ns (59.844%)  route 3.230ns (40.156%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.624    -0.632    tbs_core_0/clk_out1
    SLICE_X6Y13          FDPE                                         r  tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y13          FDPE (Prop_fdpe_C_Q)         0.478    -0.154 r  tbs_core_0/analog_trigger_duty_cycle_adj_uart_reg[2]/Q
                         net (fo=2, routed)           0.859     0.706    tbs_core_0/analog_trigger_0/Q[1]
    SLICE_X7Y13          LUT4 (Prop_lut4_I2_O)        0.295     1.001 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.000     1.001    tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_8_n_0
    SLICE_X7Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.551 r  tbs_core_0/analog_trigger_0/analog_trigger_o_OBUF_inst_i_1/CO[3]
                         net (fo=1, routed)           2.370     3.921    analog_trigger_o_OBUF
    H12                  OBUF (Prop_obuf_I_O)         3.490     7.411 r  analog_trigger_o_OBUF_inst/O
                         net (fo=0)                   0.000     7.411    analog_trigger_o
    H12                                                               r  analog_trigger_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.782ns  (logic 4.059ns (52.153%)  route 3.724ns (47.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.348     2.787    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.796    -4.008 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -2.352    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.256 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.612    -0.644    tbs_core_0/dac_control_1/clk_out1
    SLICE_X6Y22          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518    -0.126 r  tbs_core_0/dac_control_1/dac_counter_value_reg[6]/Q
                         net (fo=8, routed)           3.724     3.598    dac_lower_o_OBUF[6]
    B1                   OBUF (Prop_obuf_I_O)         3.541     7.139 r  dac_lower_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.139    dac_lower_o[6]
    B1                                                                r  dac_lower_o[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 1.383ns (77.441%)  route 0.403ns (22.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.583    -0.463    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_0/dac_counter_value_reg[3]/Q
                         net (fo=10, routed)          0.403     0.080    dac_upper_o_OBUF[3]
    M13                  OBUF (Prop_obuf_I_O)         1.242     1.322 r  dac_upper_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.322    dac_upper_o[3]
    M13                                                               r  dac_upper_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.850ns  (logic 1.354ns (73.200%)  route 0.496ns (26.800%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.582    -0.464    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y20          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.323 r  tbs_core_0/dac_control_0/dac_counter_value_reg[6]/Q
                         net (fo=9, routed)           0.496     0.172    dac_upper_o_OBUF[6]
    K11                  OBUF (Prop_obuf_I_O)         1.213     1.386 r  dac_upper_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.386    dac_upper_o[6]
    K11                                                               r  dac_upper_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.871ns  (logic 1.355ns (72.414%)  route 0.516ns (27.586%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.581    -0.465    tbs_core_0/dac_control_0/clk_out1
    SLICE_X0Y21          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_0/dac_counter_value_reg[4]/Q
                         net (fo=10, routed)          0.516     0.192    dac_upper_o_OBUF[4]
    J11                  OBUF (Prop_obuf_I_O)         1.214     1.406 r  dac_upper_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.406    dac_upper_o[4]
    J11                                                               r  dac_upper_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_wr_lower_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.347ns (70.583%)  route 0.561ns (29.417%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.555    -0.491    tbs_core_0/dac_control_1/sync_chain_0/clk_out1
    SLICE_X9Y19          FDCE                                         r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  tbs_core_0/dac_control_1/sync_chain_0/[1].buf_reg[1][0]/Q
                         net (fo=1, routed)           0.561     0.211    dac_wr_lower_o_OBUF
    H14                  OBUF (Prop_obuf_I_O)         1.206     1.416 r  dac_wr_lower_o_OBUF_inst/O
                         net (fo=0)                   0.000     1.416    dac_wr_lower_o
    H14                                                               r  dac_wr_lower_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.346ns (71.168%)  route 0.545ns (28.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.583    -0.463    tbs_core_0/dac_control_0/clk_out1
    SLICE_X3Y19          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y19          FDCE (Prop_fdce_C_Q)         0.141    -0.322 r  tbs_core_0/dac_control_0/dac_counter_value_reg[1]/Q
                         net (fo=10, routed)          0.545     0.223    dac_upper_o_OBUF[1]
    J14                  OBUF (Prop_obuf_I_O)         1.205     1.429 r  dac_upper_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.429    dac_upper_o[1]
    J14                                                               r  dac_upper_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.908ns  (logic 1.343ns (70.370%)  route 0.565ns (29.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.580    -0.466    tbs_core_0/dac_control_1/clk_out1
    SLICE_X7Y22          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y22          FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  tbs_core_0/dac_control_1/dac_counter_value_reg[7]/Q
                         net (fo=8, routed)           0.565     0.240    dac_lower_o_OBUF[7]
    G14                  OBUF (Prop_obuf_I_O)         1.202     1.442 r  dac_lower_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.442    dac_lower_o[7]
    G14                                                               r  dac_lower_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_upper_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.944ns  (logic 1.360ns (69.991%)  route 0.583ns (30.009%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.581    -0.465    tbs_core_0/dac_control_0/clk_out1
    SLICE_X0Y21          FDCE                                         r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_0/dac_counter_value_reg[2]/Q
                         net (fo=10, routed)          0.583     0.259    dac_upper_o_OBUF[2]
    L13                  OBUF (Prop_obuf_I_O)         1.219     1.478 r  dac_upper_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.478    dac_upper_o[2]
    L13                                                               r  dac_upper_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.952ns  (logic 1.388ns (71.144%)  route 0.563ns (28.856%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.580    -0.466    tbs_core_0/dac_control_1/clk_out1
    SLICE_X6Y22          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  tbs_core_0/dac_control_1/dac_counter_value_reg[5]/Q
                         net (fo=8, routed)           0.563     0.261    dac_lower_o_OBUF[5]
    F13                  OBUF (Prop_obuf_I_O)         1.224     1.485 r  dac_lower_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.485    dac_lower_o[5]
    F13                                                               r  dac_lower_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.390ns (68.969%)  route 0.625ns (31.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.581    -0.465    tbs_core_0/dac_control_1/clk_out1
    SLICE_X7Y20          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_1/dac_counter_value_reg[1]/Q
                         net (fo=8, routed)           0.625     0.301    dac_lower_o_OBUF[1]
    D10                  OBUF (Prop_obuf_I_O)         1.249     1.550 r  dac_lower_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.550    dac_lower_o[1]
    D10                                                               r  dac_lower_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Destination:            dac_lower_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.375ns (66.937%)  route 0.679ns (33.063%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.511     0.719    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.275    -1.557 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -1.072    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.046 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.581    -0.465    tbs_core_0/dac_control_1/clk_out1
    SLICE_X7Y20          FDCE                                         r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDCE (Prop_fdce_C_Q)         0.141    -0.324 r  tbs_core_0/dac_control_1/dac_counter_value_reg[3]/Q
                         net (fo=8, routed)           0.679     0.355    dac_lower_o_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         1.234     1.588 r  dac_lower_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.588    dac_lower_o[3]
    D13                                                               r  dac_lower_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_pll_8MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz fall edge)
                                                      5.000     5.000 f  
    L5                                                0.000     5.000 f  clock_i (IN)
                         net (fo=0)                   0.000     5.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     5.395 f  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     6.006    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.052     2.954 f  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.528     3.481    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     3.510 f  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           0.815     4.325    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_pll_8MHz'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.122ns  (logic 0.091ns (2.914%)  route 3.031ns (97.086%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clkfbout_pll_8MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkf_buf/O
                         net (fo=1, routed)           1.453    -1.427    PLL100to8/inst/clkfbout_buf_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  PLL100to8/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_pll_8MHz

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 1.604ns (34.567%)  route 3.036ns (65.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.478     3.958    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.082 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.558     4.639    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X22Y14         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.439    -1.441    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X22Y14         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 reset_n_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
                            (recovery check against rising-edge clock clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.639ns  (logic 1.604ns (34.567%)  route 3.036ns (65.433%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  reset_n_i (IN)
                         net (fo=0)                   0.000     0.000    reset_n_i
    A2                   IBUF (Prop_ibuf_I_O)         1.480     1.480 r  reset_n_i_IBUF_inst/O
                         net (fo=2, routed)           2.478     3.958    tbs_core_0/sync_chain_0/reset_n_i_IBUF
    SLICE_X24Y14         LUT1 (Prop_lut1_I0_O)        0.124     4.082 f  tbs_core_0/sync_chain_0/[1].buf[0][0]_i_1__1/O
                         net (fo=2, routed)           0.558     4.639    tbs_core_0/sync_chain_0/reset_btn_i
    SLICE_X22Y14         FDCE                                         f  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.439    -1.441    tbs_core_0/sync_chain_0/clk_out1
    SLICE_X22Y14         FDCE                                         r  tbs_core_0/sync_chain_0/[1].buf_reg[1][0]/C

Slack:                    inf
  Source:                 adaptive_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.127ns  (logic 1.612ns (39.051%)  route 2.515ns (60.949%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.454ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C1                                                0.000     0.000 f  adaptive_mode_i (IN)
                         net (fo=0)                   0.000     0.000    adaptive_mode_i
    C1                   IBUF (Prop_ibuf_I_O)         1.488     1.488 f  adaptive_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.515     4.003    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode_i_IBUF
    SLICE_X10Y24         LUT1 (Prop_lut1_I0_O)        0.124     4.127 r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf[0][0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.127    tbs_core_0/debouncer_1/sync_chain_0/adaptive_mode
    SLICE_X10Y24         FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.426    -1.454    tbs_core_0/debouncer_1/sync_chain_0/clk_out1
    SLICE_X10Y24         FDCE                                         r  tbs_core_0/debouncer_1/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 trigger_start_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.049ns  (logic 1.605ns (39.643%)  route 2.444ns (60.357%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.450ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.450ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B2                                                0.000     0.000 f  trigger_start_mode_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_mode_i
    B2                   IBUF (Prop_ibuf_I_O)         1.481     1.481 f  trigger_start_mode_i_IBUF_inst/O
                         net (fo=1, routed)           2.444     3.925    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode_i_IBUF
    SLICE_X22Y22         LUT1 (Prop_lut1_I0_O)        0.124     4.049 r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf[0][0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.049    tbs_core_0/debouncer_0/sync_chain_0/trigger_start_mode
    SLICE_X22Y22         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.430    -1.450    tbs_core_0/debouncer_0/sync_chain_0/clk_out1
    SLICE_X22Y22         FDCE                                         r  tbs_core_0/debouncer_0/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.817ns  (logic 1.580ns (41.391%)  route 2.237ns (58.609%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 f  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 f  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.237     3.693    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X16Y11         LUT6 (Prop_lut6_I4_O)        0.124     3.817 r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.817    tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X16Y11         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.440    -1.440    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y11         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/FSM_sequential_rx_state_reg[0]/C

Slack:                    inf
  Source:                 comp_lower_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.712ns  (logic 1.478ns (39.826%)  route 2.234ns (60.174%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.448ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.448ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E2                                                0.000     0.000 r  comp_lower_i (IN)
                         net (fo=0)                   0.000     0.000    comp_lower_i
    E2                   IBUF (Prop_ibuf_I_O)         1.478     1.478 r  comp_lower_i_IBUF_inst/O
                         net (fo=1, routed)           2.234     3.712    tbs_core_0/sync_chain_1/D[1]
    SLICE_X14Y18         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.432    -1.448    tbs_core_0/sync_chain_1/clk_out1
    SLICE_X14Y18         FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.640ns  (logic 1.456ns (39.993%)  route 2.184ns (60.007%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.184     3.640    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X17Y13         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.438    -1.442    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X17Y13         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C

Slack:                    inf
  Source:                 control_mode_i
                            (input port)
  Destination:            tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.594ns  (logic 1.608ns (44.727%)  route 1.987ns (55.273%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.453ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D2                                                0.000     0.000 f  control_mode_i (IN)
                         net (fo=0)                   0.000     0.000    control_mode_i
    D2                   IBUF (Prop_ibuf_I_O)         1.484     1.484 f  control_mode_i_IBUF_inst/O
                         net (fo=1, routed)           1.987     3.470    tbs_core_0/debouncer_2/sync_chain_0/control_mode_i_IBUF
    SLICE_X20Y25         LUT1 (Prop_lut1_I0_O)        0.124     3.594 r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf[0][0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.594    tbs_core_0/debouncer_2/sync_chain_0/control_mode
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.427    -1.453    tbs_core_0/debouncer_2/sync_chain_0/clk_out1
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/debouncer_2/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.587ns  (logic 1.456ns (40.592%)  route 2.131ns (59.408%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.442ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.442ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.131     3.587    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X18Y13         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.438    -1.442    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X18Y13         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.496ns  (logic 1.456ns (41.643%)  route 2.040ns (58.357%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           2.040     3.496    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X18Y11         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         1.369     1.369 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.145     2.514    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.063    -4.549 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -2.971    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -2.880 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         1.440    -1.440    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X18Y11         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 comp_upper_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.853ns  (logic 0.236ns (27.687%)  route 0.617ns (72.313%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.669ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G11                                               0.000     0.000 r  comp_upper_i (IN)
                         net (fo=0)                   0.000     0.000    comp_upper_i
    G11                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  comp_upper_i_IBUF_inst/O
                         net (fo=1, routed)           0.617     0.853    tbs_core_0/sync_chain_1/D[0]
    SLICE_X8Y20          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.821    -0.669    tbs_core_0/sync_chain_1/clk_out1
    SLICE_X8Y20          FDCE                                         r  tbs_core_0/sync_chain_1/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 trigger_start_sampling_i
                            (input port)
  Destination:            tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.971ns  (logic 0.233ns (23.992%)  route 0.738ns (76.008%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.665ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.665ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K4                                                0.000     0.000 r  trigger_start_sampling_i (IN)
                         net (fo=0)                   0.000     0.000    trigger_start_sampling_i
    K4                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  trigger_start_sampling_i_IBUF_inst/O
                         net (fo=1, routed)           0.738     0.971    tbs_core_0/sync_chain_2/trigger_start_sampling_i
    SLICE_X22Y16         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.825    -0.665    tbs_core_0/sync_chain_2/clk_out1
    SLICE_X22Y16         FDCE                                         r  tbs_core_0/sync_chain_2/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.074ns  (logic 0.224ns (20.852%)  route 0.850ns (79.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.850     1.074    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X18Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.827    -0.663    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X18Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[3]/C

Slack:                    inf
  Source:                 select_tbs_delta_steps_i
                            (input port)
  Destination:            tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.262ns (24.295%)  route 0.817ns (75.705%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -0.674ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.674ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F1                                                0.000     0.000 f  select_tbs_delta_steps_i (IN)
                         net (fo=0)                   0.000     0.000    select_tbs_delta_steps_i
    F1                   IBUF (Prop_ibuf_I_O)         0.217     0.217 f  select_tbs_delta_steps_i_IBUF_inst/O
                         net (fo=1, routed)           0.817     1.035    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps_i_IBUF
    SLICE_X20Y25         LUT1 (Prop_lut1_I0_O)        0.045     1.080 r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf[0][0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.080    tbs_core_0/debouncer_5/sync_chain_0/select_tbs_delta_steps
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.816    -0.674    tbs_core_0/debouncer_5/sync_chain_0/clk_out1
    SLICE_X20Y25         FDCE                                         r  tbs_core_0/debouncer_5/sync_chain_0/[1].buf_reg[0][0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.094ns  (logic 0.224ns (20.471%)  route 0.870ns (79.530%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.662ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.662ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.870     1.094    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X21Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.828    -0.662    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X21Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[0]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.128ns  (logic 0.224ns (19.858%)  route 0.904ns (80.142%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.904     1.128    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X17Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.827    -0.663    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X17Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[5]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.131ns  (logic 0.224ns (19.802%)  route 0.907ns (80.198%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.907     1.131    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X16Y13         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.826    -0.664    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X16Y13         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[2]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.224ns (19.744%)  route 0.910ns (80.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.663ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.910     1.134    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X19Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.827    -0.663    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X19Y12         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[4]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.144ns  (logic 0.224ns (19.574%)  route 0.920ns (80.426%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.661ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.661ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.920     1.144    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X18Y11         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.829    -0.661    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X18Y11         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[1]/C

Slack:                    inf
  Source:                 uart_rx_i
                            (input port)
  Destination:            tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_pll_8MHz  {rise@0.000ns fall@62.500ns period=125.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.185ns  (logic 0.224ns (18.893%)  route 0.961ns (81.107%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.664ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.664ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J4                                                0.000     0.000 r  uart_rx_i (IN)
                         net (fo=0)                   0.000     0.000    uart_rx_i
    J4                   IBUF (Prop_ibuf_I_O)         0.224     0.224 r  uart_rx_i_IBUF_inst/O
                         net (fo=9, routed)           0.961     1.185    tbs_core_0/uart_0/uart_rx_0/received_data_reg[7]_1[0]
    SLICE_X17Y13         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pll_8MHz rise edge)
                                                      0.000     0.000 r  
    L5                                                0.000     0.000 r  clock_i (IN)
                         net (fo=0)                   0.000     0.000    PLL100to8/inst/clk_in1
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  PLL100to8/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.611     1.006    PLL100to8/inst/clk_in1_pll_8MHz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.052    -2.046 r  PLL100to8/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.519    PLL100to8/inst/clk_out1_pll_8MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.490 r  PLL100to8/inst/clkout1_buf/O
                         net (fo=861, routed)         0.826    -0.664    tbs_core_0/uart_0/uart_rx_0/clk_out1
    SLICE_X17Y13         FDCE                                         r  tbs_core_0/uart_0/uart_rx_0/received_data_reg[6]/C





