
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={1,rS,17,offset}                       Premise(F2)
	S3= ICache[addr]={1,rS,17,offset}                           Premise(F3)

IF	S4= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S5= PC.Out=addr                                             PC-Out(S1)
	S6= PC.CIA=>ALU.A                                           Premise(F4)
	S7= SEXT.Out=>ALU.B                                         Premise(F5)
	S8= ALU.Out=>ALUOut_MEM.In                                  Premise(F6)
	S9= ALUOut_MEM.Out=>ALUOut_WB.In                            Premise(F7)
	S10= FU.OutID1=>A_EX.In                                     Premise(F8)
	S11= A_MEM.Out=>A_WB.In                                     Premise(F9)
	S12= FU.OutID2=>B_EX.In                                     Premise(F10)
	S13= B_MEM.Out=>B_WB.In                                     Premise(F11)
	S14= A_EX.Out=>CMPU.A                                       Premise(F12)
	S15= B_EX.Out=>CMPU.B                                       Premise(F13)
	S16= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit                Premise(F14)
	S17= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                    Premise(F15)
	S18= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit                Premise(F16)
	S19= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                    Premise(F17)
	S20= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit              Premise(F18)
	S21= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                  Premise(F19)
	S22= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit              Premise(F20)
	S23= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                  Premise(F21)
	S24= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                    Premise(F22)
	S25= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                        Premise(F23)
	S26= FU.Bub_ID=>CU_ID.Bub                                   Premise(F24)
	S27= FU.Halt_ID=>CU_ID.Halt                                 Premise(F25)
	S28= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F26)
	S29= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F27)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F28)
	S31= FU.Halt_IF=>CU_IF.Halt                                 Premise(F29)
	S32= ICache.Hit=>CU_IF.ICacheHit                            Premise(F30)
	S33= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F31)
	S34= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F32)
	S35= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F33)
	S36= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                   Premise(F34)
	S37= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                       Premise(F35)
	S38= ConditionReg_MEM.Out=>CU_MEM.lt                        Premise(F36)
	S39= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                 Premise(F37)
	S40= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                   Premise(F38)
	S41= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                     Premise(F39)
	S42= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                       Premise(F40)
	S43= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In            Premise(F41)
	S44= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In          Premise(F42)
	S45= CMPU.lt=>ConditionReg_MEM.In                           Premise(F43)
	S46= ConditionReg_DMMU2.Out=>ConditionReg_WB.In             Premise(F44)
	S47= ConditionReg_MEM.Out=>ConditionReg_WB.In               Premise(F45)
	S48= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                   Premise(F46)
	S49= ICache.Hit=>FU.ICacheHit                               Premise(F47)
	S50= IR_DMMU1.Out=>FU.IR_DMMU1                              Premise(F48)
	S51= IR_DMMU2.Out=>FU.IR_DMMU2                              Premise(F49)
	S52= IR_EX.Out=>FU.IR_EX                                    Premise(F50)
	S53= IR_ID.Out=>FU.IR_ID                                    Premise(F51)
	S54= IR_MEM.Out=>FU.IR_MEM                                  Premise(F52)
	S55= IR_WB.Out=>FU.IR_WB                                    Premise(F53)
	S56= PC.Out=>FU.InEX                                        Premise(F54)
	S57= FU.InEX=addr                                           Path(S5,S56)
	S58= GPR.Rdata1=>FU.InID1                                   Premise(F55)
	S59= IR_ID.Out25_21=>FU.InID1_RReg                          Premise(F56)
	S60= GPR.Rdata2=>FU.InID2                                   Premise(F57)
	S61= IR_ID.Out20_16=>FU.InID2_RReg                          Premise(F58)
	S62= IR_ID.Out25_21=>GPR.RReg1                              Premise(F59)
	S63= IR_ID.Out20_16=>GPR.RReg2                              Premise(F60)
	S64= PC.Out=>GPR.WData                                      Premise(F61)
	S65= GPR.WData=addr                                         Path(S5,S64)
	S66= IMMU.Addr=>IAddrReg.In                                 Premise(F62)
	S67= PC.Out=>ICache.IEA                                     Premise(F63)
	S68= ICache.IEA=addr                                        Path(S5,S67)
	S69= ICache.Hit=ICacheHit(addr)                             ICache-Search(S68)
	S70= ICache.Out={1,rS,17,offset}                            ICache-Search(S68,S3)
	S71= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S69,S32)
	S72= FU.ICacheHit=ICacheHit(addr)                           Path(S69,S49)
	S73= ICache.Out=>ICacheReg.In                               Premise(F64)
	S74= ICacheReg.In={1,rS,17,offset}                          Path(S70,S73)
	S75= PC.Out=>IMMU.IEA                                       Premise(F65)
	S76= IMMU.IEA=addr                                          Path(S5,S75)
	S77= CP0.ASID=>IMMU.PID                                     Premise(F66)
	S78= IMMU.PID=pid                                           Path(S4,S77)
	S79= IMMU.Addr={pid,addr}                                   IMMU-Search(S78,S76)
	S80= IAddrReg.In={pid,addr}                                 Path(S79,S66)
	S81= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S78,S76)
	S82= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S81,S33)
	S83= IR_MEM.Out=>IR_DMMU1.In                                Premise(F67)
	S84= IR_DMMU1.Out=>IR_DMMU2.In                              Premise(F68)
	S85= IR_ID.Out=>IR_EX.In                                    Premise(F69)
	S86= ICache.Out=>IR_ID.In                                   Premise(F70)
	S87= IR_ID.In={1,rS,17,offset}                              Path(S70,S86)
	S88= ICache.Out=>IR_IMMU.In                                 Premise(F71)
	S89= IR_IMMU.In={1,rS,17,offset}                            Path(S70,S88)
	S90= IR_EX.Out=>IR_MEM.In                                   Premise(F72)
	S91= IR_DMMU2.Out=>IR_WB.In                                 Premise(F73)
	S92= IR_MEM.Out=>IR_WB.In                                   Premise(F74)
	S93= ALUOut_MEM.Out=>PC.In                                  Premise(F75)
	S94= IR_EX.Out15_0=>SEXT.In                                 Premise(F76)
	S95= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                    Premise(F77)
	S96= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                    Premise(F78)
	S97= IR_DMMU1.Out31_26=>CU_DMMU1.Op                         Premise(F79)
	S98= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                       Premise(F80)
	S99= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                    Premise(F81)
	S100= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F82)
	S101= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F83)
	S102= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F84)
	S103= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F85)
	S104= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F86)
	S105= IR_EX.Out31_26=>CU_EX.Op                              Premise(F87)
	S106= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F88)
	S107= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F89)
	S108= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F90)
	S109= IR_ID.Out31_26=>CU_ID.Op                              Premise(F91)
	S110= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F92)
	S111= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F93)
	S112= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F94)
	S113= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F95)
	S114= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F96)
	S115= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F97)
	S116= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F98)
	S117= IR_WB.Out31_26=>CU_WB.Op                              Premise(F99)
	S118= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F100)
	S119= CtrlPC=0                                              Premise(F101)
	S120= CtrlPCInc=1                                           Premise(F102)
	S121= PC[Out]=addr+4                                        PC-Inc(S1,S119,S120)
	S122= PC[CIA]=addr                                          PC-Inc(S1,S119,S120)
	S123= CtrlALUOut_MEM=0                                      Premise(F103)
	S124= CtrlALUOut_WB=0                                       Premise(F104)
	S125= CtrlA_EX=0                                            Premise(F105)
	S126= CtrlA_MEM=0                                           Premise(F106)
	S127= CtrlA_WB=0                                            Premise(F107)
	S128= CtrlB_EX=0                                            Premise(F108)
	S129= CtrlB_MEM=0                                           Premise(F109)
	S130= CtrlB_WB=0                                            Premise(F110)
	S131= CtrlICache=0                                          Premise(F111)
	S132= ICache[addr]={1,rS,17,offset}                         ICache-Hold(S3,S131)
	S133= CtrlIMMU=0                                            Premise(F112)
	S134= CtrlConditionReg_MEM=0                                Premise(F113)
	S135= CtrlConditionReg_DMMU1=0                              Premise(F114)
	S136= CtrlConditionReg_DMMU2=0                              Premise(F115)
	S137= CtrlConditionReg_WB=0                                 Premise(F116)
	S138= CtrlIR_DMMU1=0                                        Premise(F117)
	S139= CtrlIR_DMMU2=0                                        Premise(F118)
	S140= CtrlIR_EX=0                                           Premise(F119)
	S141= CtrlIR_ID=1                                           Premise(F120)
	S142= [IR_ID]={1,rS,17,offset}                              IR_ID-Write(S87,S141)
	S143= CtrlIR_IMMU=0                                         Premise(F121)
	S144= CtrlIR_MEM=0                                          Premise(F122)
	S145= CtrlIR_WB=0                                           Premise(F123)
	S146= CtrlGPR=0                                             Premise(F124)
	S147= CtrlIAddrReg=0                                        Premise(F125)
	S148= CtrlIMem=0                                            Premise(F126)
	S149= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S2,S148)
	S150= CtrlICacheReg=0                                       Premise(F127)
	S151= CtrlASIDIn=0                                          Premise(F128)
	S152= CtrlCP0=0                                             Premise(F129)
	S153= CP0[ASID]=pid                                         CP0-Hold(S0,S152)
	S154= CtrlEPCIn=0                                           Premise(F130)
	S155= CtrlExCodeIn=0                                        Premise(F131)
	S156= CtrlIRMux=0                                           Premise(F132)
	S157= GPR[rS]=a                                             Premise(F133)

ID	S158= PC.Out=addr+4                                         PC-Out(S121)
	S159= PC.CIA=addr                                           PC-Out(S122)
	S160= PC.CIA31_28=addr[31:28]                               PC-Out(S122)
	S161= IR_ID.Out={1,rS,17,offset}                            IR-Out(S142)
	S162= IR_ID.Out31_26=1                                      IR-Out(S142)
	S163= IR_ID.Out25_21=rS                                     IR-Out(S142)
	S164= IR_ID.Out20_16=17                                     IR-Out(S142)
	S165= IR_ID.Out15_0=offset                                  IR-Out(S142)
	S166= CP0.ASID=pid                                          CP0-Read-ASID(S153)
	S167= PC.CIA=>ALU.A                                         Premise(F263)
	S168= ALU.A=addr                                            Path(S159,S167)
	S169= SEXT.Out=>ALU.B                                       Premise(F264)
	S170= ALU.Out=>ALUOut_MEM.In                                Premise(F265)
	S171= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F266)
	S172= FU.OutID1=>A_EX.In                                    Premise(F267)
	S173= A_MEM.Out=>A_WB.In                                    Premise(F268)
	S174= FU.OutID2=>B_EX.In                                    Premise(F269)
	S175= B_MEM.Out=>B_WB.In                                    Premise(F270)
	S176= A_EX.Out=>CMPU.A                                      Premise(F271)
	S177= B_EX.Out=>CMPU.B                                      Premise(F272)
	S178= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F273)
	S179= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F274)
	S180= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F275)
	S181= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F276)
	S182= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F277)
	S183= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F278)
	S184= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F279)
	S185= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F280)
	S186= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F281)
	S187= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F282)
	S188= FU.Bub_ID=>CU_ID.Bub                                  Premise(F283)
	S189= FU.Halt_ID=>CU_ID.Halt                                Premise(F284)
	S190= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F285)
	S191= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F286)
	S192= FU.Bub_IF=>CU_IF.Bub                                  Premise(F287)
	S193= FU.Halt_IF=>CU_IF.Halt                                Premise(F288)
	S194= ICache.Hit=>CU_IF.ICacheHit                           Premise(F289)
	S195= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F290)
	S196= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F291)
	S197= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F292)
	S198= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F293)
	S199= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F294)
	S200= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F295)
	S201= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F296)
	S202= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F297)
	S203= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F298)
	S204= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F299)
	S205= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F300)
	S206= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F301)
	S207= CMPU.lt=>ConditionReg_MEM.In                          Premise(F302)
	S208= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F303)
	S209= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F304)
	S210= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F305)
	S211= ICache.Hit=>FU.ICacheHit                              Premise(F306)
	S212= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F307)
	S213= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F308)
	S214= IR_EX.Out=>FU.IR_EX                                   Premise(F309)
	S215= IR_ID.Out=>FU.IR_ID                                   Premise(F310)
	S216= FU.IR_ID={1,rS,17,offset}                             Path(S161,S215)
	S217= IR_MEM.Out=>FU.IR_MEM                                 Premise(F311)
	S218= IR_WB.Out=>FU.IR_WB                                   Premise(F312)
	S219= PC.Out=>FU.InEX                                       Premise(F313)
	S220= FU.InEX=addr+4                                        Path(S158,S219)
	S221= GPR.Rdata1=>FU.InID1                                  Premise(F314)
	S222= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F315)
	S223= FU.InID1_RReg=rS                                      Path(S163,S222)
	S224= GPR.Rdata2=>FU.InID2                                  Premise(F316)
	S225= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F317)
	S226= FU.InID2_RReg=17                                      Path(S164,S225)
	S227= IR_ID.Out25_21=>GPR.RReg1                             Premise(F318)
	S228= GPR.RReg1=rS                                          Path(S163,S227)
	S229= GPR.Rdata1=a                                          GPR-Read(S228,S157)
	S230= FU.InID1=a                                            Path(S229,S221)
	S231= FU.OutID1=FU(a)                                       FU-Forward(S230)
	S232= A_EX.In=FU(a)                                         Path(S231,S172)
	S233= IR_ID.Out20_16=>GPR.RReg2                             Premise(F319)
	S234= GPR.RReg2=17                                          Path(S164,S233)
	S235= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S236= FU.InID2=32'b0                                        Path(S235,S224)
	S237= FU.OutID2=FU(32'b0)                                   FU-Forward(S236)
	S238= B_EX.In=FU(32'b0)                                     Path(S237,S174)
	S239= PC.Out=>GPR.WData                                     Premise(F320)
	S240= GPR.WData=addr+4                                      Path(S158,S239)
	S241= IMMU.Addr=>IAddrReg.In                                Premise(F321)
	S242= PC.Out=>ICache.IEA                                    Premise(F322)
	S243= ICache.IEA=addr+4                                     Path(S158,S242)
	S244= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S243)
	S245= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S244,S194)
	S246= FU.ICacheHit=ICacheHit(addr+4)                        Path(S244,S211)
	S247= ICache.Out=>ICacheReg.In                              Premise(F323)
	S248= PC.Out=>IMMU.IEA                                      Premise(F324)
	S249= IMMU.IEA=addr+4                                       Path(S158,S248)
	S250= CP0.ASID=>IMMU.PID                                    Premise(F325)
	S251= IMMU.PID=pid                                          Path(S166,S250)
	S252= IMMU.Addr={pid,addr+4}                                IMMU-Search(S251,S249)
	S253= IAddrReg.In={pid,addr+4}                              Path(S252,S241)
	S254= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S251,S249)
	S255= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S254,S195)
	S256= IR_MEM.Out=>IR_DMMU1.In                               Premise(F326)
	S257= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F327)
	S258= IR_ID.Out=>IR_EX.In                                   Premise(F328)
	S259= IR_EX.In={1,rS,17,offset}                             Path(S161,S258)
	S260= ICache.Out=>IR_ID.In                                  Premise(F329)
	S261= ICache.Out=>IR_IMMU.In                                Premise(F330)
	S262= IR_EX.Out=>IR_MEM.In                                  Premise(F331)
	S263= IR_DMMU2.Out=>IR_WB.In                                Premise(F332)
	S264= IR_MEM.Out=>IR_WB.In                                  Premise(F333)
	S265= ALUOut_MEM.Out=>PC.In                                 Premise(F334)
	S266= IR_EX.Out15_0=>SEXT.In                                Premise(F335)
	S267= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F336)
	S268= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F337)
	S269= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F338)
	S270= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F339)
	S271= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F340)
	S272= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F341)
	S273= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F342)
	S274= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F343)
	S275= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F344)
	S276= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F345)
	S277= IR_EX.Out31_26=>CU_EX.Op                              Premise(F346)
	S278= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F347)
	S279= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F348)
	S280= CU_ID.IRFunc1=17                                      Path(S164,S279)
	S281= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F349)
	S282= CU_ID.IRFunc2=rS                                      Path(S163,S281)
	S283= IR_ID.Out31_26=>CU_ID.Op                              Premise(F350)
	S284= CU_ID.Op=1                                            Path(S162,S283)
	S285= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F351)
	S286= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F352)
	S287= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F353)
	S288= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F354)
	S289= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F355)
	S290= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F356)
	S291= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F357)
	S292= IR_WB.Out31_26=>CU_WB.Op                              Premise(F358)
	S293= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F359)
	S294= CtrlPC=0                                              Premise(F360)
	S295= CtrlPCInc=0                                           Premise(F361)
	S296= PC[CIA]=addr                                          PC-Hold(S122,S295)
	S297= PC[Out]=addr+4                                        PC-Hold(S121,S294,S295)
	S298= CtrlALUOut_MEM=0                                      Premise(F362)
	S299= CtrlALUOut_WB=0                                       Premise(F363)
	S300= CtrlA_EX=1                                            Premise(F364)
	S301= [A_EX]=FU(a)                                          A_EX-Write(S232,S300)
	S302= CtrlA_MEM=0                                           Premise(F365)
	S303= CtrlA_WB=0                                            Premise(F366)
	S304= CtrlB_EX=1                                            Premise(F367)
	S305= [B_EX]=FU(32'b0)                                      B_EX-Write(S238,S304)
	S306= CtrlB_MEM=0                                           Premise(F368)
	S307= CtrlB_WB=0                                            Premise(F369)
	S308= CtrlICache=0                                          Premise(F370)
	S309= ICache[addr]={1,rS,17,offset}                         ICache-Hold(S132,S308)
	S310= CtrlIMMU=0                                            Premise(F371)
	S311= CtrlConditionReg_MEM=0                                Premise(F372)
	S312= CtrlConditionReg_DMMU1=0                              Premise(F373)
	S313= CtrlConditionReg_DMMU2=0                              Premise(F374)
	S314= CtrlConditionReg_WB=0                                 Premise(F375)
	S315= CtrlIR_DMMU1=0                                        Premise(F376)
	S316= CtrlIR_DMMU2=0                                        Premise(F377)
	S317= CtrlIR_EX=1                                           Premise(F378)
	S318= [IR_EX]={1,rS,17,offset}                              IR_EX-Write(S259,S317)
	S319= CtrlIR_ID=0                                           Premise(F379)
	S320= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S142,S319)
	S321= CtrlIR_IMMU=0                                         Premise(F380)
	S322= CtrlIR_MEM=0                                          Premise(F381)
	S323= CtrlIR_WB=0                                           Premise(F382)
	S324= CtrlGPR=0                                             Premise(F383)
	S325= GPR[rS]=a                                             GPR-Hold(S157,S324)
	S326= CtrlIAddrReg=0                                        Premise(F384)
	S327= CtrlIMem=0                                            Premise(F385)
	S328= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S149,S327)
	S329= CtrlICacheReg=0                                       Premise(F386)
	S330= CtrlASIDIn=0                                          Premise(F387)
	S331= CtrlCP0=0                                             Premise(F388)
	S332= CP0[ASID]=pid                                         CP0-Hold(S153,S331)
	S333= CtrlEPCIn=0                                           Premise(F389)
	S334= CtrlExCodeIn=0                                        Premise(F390)
	S335= CtrlIRMux=0                                           Premise(F391)

EX	S336= PC.CIA=addr                                           PC-Out(S296)
	S337= PC.CIA31_28=addr[31:28]                               PC-Out(S296)
	S338= PC.Out=addr+4                                         PC-Out(S297)
	S339= A_EX.Out=FU(a)                                        A_EX-Out(S301)
	S340= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S301)
	S341= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S301)
	S342= B_EX.Out=FU(32'b0)                                    B_EX-Out(S305)
	S343= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S305)
	S344= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S305)
	S345= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S318)
	S346= IR_EX.Out31_26=1                                      IR_EX-Out(S318)
	S347= IR_EX.Out25_21=rS                                     IR_EX-Out(S318)
	S348= IR_EX.Out20_16=17                                     IR_EX-Out(S318)
	S349= IR_EX.Out15_0=offset                                  IR_EX-Out(S318)
	S350= IR_ID.Out={1,rS,17,offset}                            IR-Out(S320)
	S351= IR_ID.Out31_26=1                                      IR-Out(S320)
	S352= IR_ID.Out25_21=rS                                     IR-Out(S320)
	S353= IR_ID.Out20_16=17                                     IR-Out(S320)
	S354= IR_ID.Out15_0=offset                                  IR-Out(S320)
	S355= CP0.ASID=pid                                          CP0-Read-ASID(S332)
	S356= PC.CIA=>ALU.A                                         Premise(F392)
	S357= ALU.A=addr                                            Path(S336,S356)
	S358= SEXT.Out=>ALU.B                                       Premise(F393)
	S359= ALU.Func=6'b010010                                    Premise(F394)
	S360= ALU.Out=>ALUOut_MEM.In                                Premise(F395)
	S361= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F396)
	S362= FU.OutID1=>A_EX.In                                    Premise(F397)
	S363= A_MEM.Out=>A_WB.In                                    Premise(F398)
	S364= FU.OutID2=>B_EX.In                                    Premise(F399)
	S365= B_MEM.Out=>B_WB.In                                    Premise(F400)
	S366= A_EX.Out=>CMPU.A                                      Premise(F401)
	S367= CMPU.A=FU(a)                                          Path(S339,S366)
	S368= B_EX.Out=>CMPU.B                                      Premise(F402)
	S369= CMPU.B=FU(32'b0)                                      Path(S342,S368)
	S370= CMPU.Func=6'b000011                                   Premise(F403)
	S371= CMPU.Out=CompareS(FU(a),FU(32'b0))                    CMPU-CMPS(S367,S369)
	S372= CMPU.zero=CompareS(FU(a),FU(32'b0))                   CMPU-CMPS(S367,S369)
	S373= CMPU.gt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S367,S369)
	S374= CMPU.lt=CompareS(FU(a),FU(32'b0))                     CMPU-CMPS(S367,S369)
	S375= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F404)
	S376= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F405)
	S377= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F406)
	S378= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F407)
	S379= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F408)
	S380= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F409)
	S381= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F410)
	S382= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F411)
	S383= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F412)
	S384= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F413)
	S385= FU.Bub_ID=>CU_ID.Bub                                  Premise(F414)
	S386= FU.Halt_ID=>CU_ID.Halt                                Premise(F415)
	S387= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F416)
	S388= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F417)
	S389= FU.Bub_IF=>CU_IF.Bub                                  Premise(F418)
	S390= FU.Halt_IF=>CU_IF.Halt                                Premise(F419)
	S391= ICache.Hit=>CU_IF.ICacheHit                           Premise(F420)
	S392= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F421)
	S393= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F422)
	S394= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F423)
	S395= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F424)
	S396= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F425)
	S397= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F426)
	S398= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F427)
	S399= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F428)
	S400= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F429)
	S401= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F430)
	S402= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F431)
	S403= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F432)
	S404= CMPU.lt=>ConditionReg_MEM.In                          Premise(F433)
	S405= ConditionReg_MEM.In=CompareS(FU(a),FU(32'b0))         Path(S374,S404)
	S406= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F434)
	S407= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F435)
	S408= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F436)
	S409= ICache.Hit=>FU.ICacheHit                              Premise(F437)
	S410= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F438)
	S411= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F439)
	S412= IR_EX.Out=>FU.IR_EX                                   Premise(F440)
	S413= FU.IR_EX={1,rS,17,offset}                             Path(S345,S412)
	S414= IR_ID.Out=>FU.IR_ID                                   Premise(F441)
	S415= FU.IR_ID={1,rS,17,offset}                             Path(S350,S414)
	S416= IR_MEM.Out=>FU.IR_MEM                                 Premise(F442)
	S417= IR_WB.Out=>FU.IR_WB                                   Premise(F443)
	S418= PC.Out=>FU.InEX                                       Premise(F444)
	S419= FU.InEX=addr+4                                        Path(S338,S418)
	S420= FU.InEX_WReg=5'd31                                    Premise(F445)
	S421= GPR.Rdata1=>FU.InID1                                  Premise(F446)
	S422= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F447)
	S423= FU.InID1_RReg=rS                                      Path(S352,S422)
	S424= GPR.Rdata2=>FU.InID2                                  Premise(F448)
	S425= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F449)
	S426= FU.InID2_RReg=17                                      Path(S353,S425)
	S427= IR_ID.Out25_21=>GPR.RReg1                             Premise(F450)
	S428= GPR.RReg1=rS                                          Path(S352,S427)
	S429= GPR.Rdata1=a                                          GPR-Read(S428,S325)
	S430= FU.InID1=a                                            Path(S429,S421)
	S431= FU.OutID1=FU(a)                                       FU-Forward(S430)
	S432= A_EX.In=FU(a)                                         Path(S431,S362)
	S433= IR_ID.Out20_16=>GPR.RReg2                             Premise(F451)
	S434= GPR.RReg2=17                                          Path(S353,S433)
	S435= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S436= FU.InID2=32'b0                                        Path(S435,S424)
	S437= FU.OutID2=FU(32'b0)                                   FU-Forward(S436)
	S438= B_EX.In=FU(32'b0)                                     Path(S437,S364)
	S439= PC.Out=>GPR.WData                                     Premise(F452)
	S440= GPR.WData=addr+4                                      Path(S338,S439)
	S441= GPR.WReg=5'd31                                        Premise(F453)
	S442= IMMU.Addr=>IAddrReg.In                                Premise(F454)
	S443= PC.Out=>ICache.IEA                                    Premise(F455)
	S444= ICache.IEA=addr+4                                     Path(S338,S443)
	S445= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S444)
	S446= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S445,S391)
	S447= FU.ICacheHit=ICacheHit(addr+4)                        Path(S445,S409)
	S448= ICache.Out=>ICacheReg.In                              Premise(F456)
	S449= PC.Out=>IMMU.IEA                                      Premise(F457)
	S450= IMMU.IEA=addr+4                                       Path(S338,S449)
	S451= CP0.ASID=>IMMU.PID                                    Premise(F458)
	S452= IMMU.PID=pid                                          Path(S355,S451)
	S453= IMMU.Addr={pid,addr+4}                                IMMU-Search(S452,S450)
	S454= IAddrReg.In={pid,addr+4}                              Path(S453,S442)
	S455= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S452,S450)
	S456= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S455,S392)
	S457= IR_MEM.Out=>IR_DMMU1.In                               Premise(F459)
	S458= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F460)
	S459= IR_ID.Out=>IR_EX.In                                   Premise(F461)
	S460= IR_EX.In={1,rS,17,offset}                             Path(S350,S459)
	S461= ICache.Out=>IR_ID.In                                  Premise(F462)
	S462= ICache.Out=>IR_IMMU.In                                Premise(F463)
	S463= IR_EX.Out=>IR_MEM.In                                  Premise(F464)
	S464= IR_MEM.In={1,rS,17,offset}                            Path(S345,S463)
	S465= IR_DMMU2.Out=>IR_WB.In                                Premise(F465)
	S466= IR_MEM.Out=>IR_WB.In                                  Premise(F466)
	S467= ALUOut_MEM.Out=>PC.In                                 Premise(F467)
	S468= IR_EX.Out15_0=>SEXT.In                                Premise(F468)
	S469= SEXT.In=offset                                        Path(S349,S468)
	S470= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S469)
	S471= ALU.B={14{offset[15]},offset,2{0}}                    Path(S470,S358)
	S472= ALU.Out=addr+{14{offset[15]},offset,2{0}}             ALU(S357,S471)
	S473= ALUOut_MEM.In=addr+{14{offset[15]},offset,2{0}}       Path(S472,S360)
	S474= ALU.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]   ALU(S357,S471)
	S475= ALU.CMP=Compare0(addr+{14{offset[15]},offset,2{0}})   ALU(S357,S471)
	S476= ALU.OV=OverFlow(addr+{14{offset[15]},offset,2{0}})    ALU(S357,S471)
	S477= ALU.CA=Carry(addr+{14{offset[15]},offset,2{0}})       ALU(S357,S471)
	S478= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F469)
	S479= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F470)
	S480= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F471)
	S481= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F472)
	S482= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F473)
	S483= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F474)
	S484= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F475)
	S485= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F476)
	S486= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F477)
	S487= CU_EX.IRFunc1=17                                      Path(S348,S486)
	S488= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F478)
	S489= CU_EX.IRFunc2=rS                                      Path(S347,S488)
	S490= IR_EX.Out31_26=>CU_EX.Op                              Premise(F479)
	S491= CU_EX.Op=1                                            Path(S346,S490)
	S492= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F480)
	S493= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F481)
	S494= CU_ID.IRFunc1=17                                      Path(S353,S493)
	S495= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F482)
	S496= CU_ID.IRFunc2=rS                                      Path(S352,S495)
	S497= IR_ID.Out31_26=>CU_ID.Op                              Premise(F483)
	S498= CU_ID.Op=1                                            Path(S351,S497)
	S499= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F484)
	S500= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F485)
	S501= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F486)
	S502= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F487)
	S503= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F488)
	S504= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F489)
	S505= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F490)
	S506= IR_WB.Out31_26=>CU_WB.Op                              Premise(F491)
	S507= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F492)
	S508= CtrlPC=0                                              Premise(F493)
	S509= CtrlPCInc=0                                           Premise(F494)
	S510= PC[CIA]=addr                                          PC-Hold(S296,S509)
	S511= PC[Out]=addr+4                                        PC-Hold(S297,S508,S509)
	S512= CtrlALUOut_MEM=1                                      Premise(F495)
	S513= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Write(S473,S512)
	S514= CtrlALUOut_WB=0                                       Premise(F496)
	S515= CtrlA_EX=0                                            Premise(F497)
	S516= [A_EX]=FU(a)                                          A_EX-Hold(S301,S515)
	S517= CtrlA_MEM=0                                           Premise(F498)
	S518= CtrlA_WB=0                                            Premise(F499)
	S519= CtrlB_EX=0                                            Premise(F500)
	S520= [B_EX]=FU(32'b0)                                      B_EX-Hold(S305,S519)
	S521= CtrlB_MEM=0                                           Premise(F501)
	S522= CtrlB_WB=0                                            Premise(F502)
	S523= CtrlICache=0                                          Premise(F503)
	S524= ICache[addr]={1,rS,17,offset}                         ICache-Hold(S309,S523)
	S525= CtrlIMMU=0                                            Premise(F504)
	S526= CtrlConditionReg_MEM=1                                Premise(F505)
	S527= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Write(S405,S526)
	S528= CtrlConditionReg_DMMU1=0                              Premise(F506)
	S529= CtrlConditionReg_DMMU2=0                              Premise(F507)
	S530= CtrlConditionReg_WB=0                                 Premise(F508)
	S531= CtrlIR_DMMU1=0                                        Premise(F509)
	S532= CtrlIR_DMMU2=0                                        Premise(F510)
	S533= CtrlIR_EX=0                                           Premise(F511)
	S534= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S318,S533)
	S535= CtrlIR_ID=0                                           Premise(F512)
	S536= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S320,S535)
	S537= CtrlIR_IMMU=0                                         Premise(F513)
	S538= CtrlIR_MEM=1                                          Premise(F514)
	S539= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Write(S464,S538)
	S540= CtrlIR_WB=0                                           Premise(F515)
	S541= CtrlGPR=1                                             Premise(F516)
	S542= GPR[5'd31]=addr+4                                     GPR-Write(S441,S440,S541)
	S543= CtrlIAddrReg=0                                        Premise(F517)
	S544= CtrlIMem=0                                            Premise(F518)
	S545= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S328,S544)
	S546= CtrlICacheReg=0                                       Premise(F519)
	S547= CtrlASIDIn=0                                          Premise(F520)
	S548= CtrlCP0=0                                             Premise(F521)
	S549= CP0[ASID]=pid                                         CP0-Hold(S332,S548)
	S550= CtrlEPCIn=0                                           Premise(F522)
	S551= CtrlExCodeIn=0                                        Premise(F523)
	S552= CtrlIRMux=0                                           Premise(F524)

MEM	S553= PC.CIA=addr                                           PC-Out(S510)
	S554= PC.CIA31_28=addr[31:28]                               PC-Out(S510)
	S555= PC.Out=addr+4                                         PC-Out(S511)
	S556= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S513)
	S557= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S513)
	S558= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S513)
	S559= A_EX.Out=FU(a)                                        A_EX-Out(S516)
	S560= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S516)
	S561= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S516)
	S562= B_EX.Out=FU(32'b0)                                    B_EX-Out(S520)
	S563= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S520)
	S564= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S520)
	S565= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S527)
	S566= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S527)
	S567= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S527)
	S568= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S534)
	S569= IR_EX.Out31_26=1                                      IR_EX-Out(S534)
	S570= IR_EX.Out25_21=rS                                     IR_EX-Out(S534)
	S571= IR_EX.Out20_16=17                                     IR_EX-Out(S534)
	S572= IR_EX.Out15_0=offset                                  IR_EX-Out(S534)
	S573= IR_ID.Out={1,rS,17,offset}                            IR-Out(S536)
	S574= IR_ID.Out31_26=1                                      IR-Out(S536)
	S575= IR_ID.Out25_21=rS                                     IR-Out(S536)
	S576= IR_ID.Out20_16=17                                     IR-Out(S536)
	S577= IR_ID.Out15_0=offset                                  IR-Out(S536)
	S578= IR_MEM.Out={1,rS,17,offset}                           IR_MEM-Out(S539)
	S579= IR_MEM.Out31_26=1                                     IR_MEM-Out(S539)
	S580= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S539)
	S581= IR_MEM.Out20_16=17                                    IR_MEM-Out(S539)
	S582= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S539)
	S583= CP0.ASID=pid                                          CP0-Read-ASID(S549)
	S584= PC.CIA=>ALU.A                                         Premise(F525)
	S585= ALU.A=addr                                            Path(S553,S584)
	S586= SEXT.Out=>ALU.B                                       Premise(F526)
	S587= ALU.Out=>ALUOut_MEM.In                                Premise(F527)
	S588= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F528)
	S589= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S556,S588)
	S590= FU.OutID1=>A_EX.In                                    Premise(F529)
	S591= A_MEM.Out=>A_WB.In                                    Premise(F530)
	S592= FU.OutID2=>B_EX.In                                    Premise(F531)
	S593= B_MEM.Out=>B_WB.In                                    Premise(F532)
	S594= A_EX.Out=>CMPU.A                                      Premise(F533)
	S595= CMPU.A=FU(a)                                          Path(S559,S594)
	S596= B_EX.Out=>CMPU.B                                      Premise(F534)
	S597= CMPU.B=FU(32'b0)                                      Path(S562,S596)
	S598= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F535)
	S599= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F536)
	S600= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F537)
	S601= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F538)
	S602= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F539)
	S603= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F540)
	S604= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F541)
	S605= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F542)
	S606= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F543)
	S607= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F544)
	S608= FU.Bub_ID=>CU_ID.Bub                                  Premise(F545)
	S609= FU.Halt_ID=>CU_ID.Halt                                Premise(F546)
	S610= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F547)
	S611= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F548)
	S612= FU.Bub_IF=>CU_IF.Bub                                  Premise(F549)
	S613= FU.Halt_IF=>CU_IF.Halt                                Premise(F550)
	S614= ICache.Hit=>CU_IF.ICacheHit                           Premise(F551)
	S615= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F552)
	S616= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F553)
	S617= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F554)
	S618= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F555)
	S619= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F556)
	S620= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F557)
	S621= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                   Path(S565,S620)
	S622= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F558)
	S623= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F559)
	S624= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F560)
	S625= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F561)
	S626= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F562)
	S627= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))       Path(S565,S626)
	S628= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F563)
	S629= CMPU.lt=>ConditionReg_MEM.In                          Premise(F564)
	S630= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F565)
	S631= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F566)
	S632= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))          Path(S565,S631)
	S633= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F567)
	S634= ICache.Hit=>FU.ICacheHit                              Premise(F568)
	S635= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F569)
	S636= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F570)
	S637= IR_EX.Out=>FU.IR_EX                                   Premise(F571)
	S638= FU.IR_EX={1,rS,17,offset}                             Path(S568,S637)
	S639= IR_ID.Out=>FU.IR_ID                                   Premise(F572)
	S640= FU.IR_ID={1,rS,17,offset}                             Path(S573,S639)
	S641= IR_MEM.Out=>FU.IR_MEM                                 Premise(F573)
	S642= FU.IR_MEM={1,rS,17,offset}                            Path(S578,S641)
	S643= IR_WB.Out=>FU.IR_WB                                   Premise(F574)
	S644= PC.Out=>FU.InEX                                       Premise(F575)
	S645= FU.InEX=addr+4                                        Path(S555,S644)
	S646= GPR.Rdata1=>FU.InID1                                  Premise(F576)
	S647= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F577)
	S648= FU.InID1_RReg=rS                                      Path(S575,S647)
	S649= GPR.Rdata2=>FU.InID2                                  Premise(F578)
	S650= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F579)
	S651= FU.InID2_RReg=17                                      Path(S576,S650)
	S652= FU.InMEM_WReg=5'd31                                   Premise(F580)
	S653= IR_ID.Out25_21=>GPR.RReg1                             Premise(F581)
	S654= GPR.RReg1=rS                                          Path(S575,S653)
	S655= IR_ID.Out20_16=>GPR.RReg2                             Premise(F582)
	S656= GPR.RReg2=17                                          Path(S576,S655)
	S657= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S658= FU.InID2=32'b0                                        Path(S657,S649)
	S659= FU.OutID2=FU(32'b0)                                   FU-Forward(S658)
	S660= B_EX.In=FU(32'b0)                                     Path(S659,S592)
	S661= PC.Out=>GPR.WData                                     Premise(F583)
	S662= GPR.WData=addr+4                                      Path(S555,S661)
	S663= IMMU.Addr=>IAddrReg.In                                Premise(F584)
	S664= PC.Out=>ICache.IEA                                    Premise(F585)
	S665= ICache.IEA=addr+4                                     Path(S555,S664)
	S666= ICache.Hit=ICacheHit(addr+4)                          ICache-Search(S665)
	S667= CU_IF.ICacheHit=ICacheHit(addr+4)                     Path(S666,S614)
	S668= FU.ICacheHit=ICacheHit(addr+4)                        Path(S666,S634)
	S669= ICache.Out=>ICacheReg.In                              Premise(F586)
	S670= PC.Out=>IMMU.IEA                                      Premise(F587)
	S671= IMMU.IEA=addr+4                                       Path(S555,S670)
	S672= CP0.ASID=>IMMU.PID                                    Premise(F588)
	S673= IMMU.PID=pid                                          Path(S583,S672)
	S674= IMMU.Addr={pid,addr+4}                                IMMU-Search(S673,S671)
	S675= IAddrReg.In={pid,addr+4}                              Path(S674,S663)
	S676= IMMU.Hit=IMMUHit(pid,addr+4)                          IMMU-Search(S673,S671)
	S677= CU_IF.IMMUHit=IMMUHit(pid,addr+4)                     Path(S676,S615)
	S678= IR_MEM.Out=>IR_DMMU1.In                               Premise(F589)
	S679= IR_DMMU1.In={1,rS,17,offset}                          Path(S578,S678)
	S680= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F590)
	S681= IR_ID.Out=>IR_EX.In                                   Premise(F591)
	S682= IR_EX.In={1,rS,17,offset}                             Path(S573,S681)
	S683= ICache.Out=>IR_ID.In                                  Premise(F592)
	S684= ICache.Out=>IR_IMMU.In                                Premise(F593)
	S685= IR_EX.Out=>IR_MEM.In                                  Premise(F594)
	S686= IR_MEM.In={1,rS,17,offset}                            Path(S568,S685)
	S687= IR_DMMU2.Out=>IR_WB.In                                Premise(F595)
	S688= IR_MEM.Out=>IR_WB.In                                  Premise(F596)
	S689= IR_WB.In={1,rS,17,offset}                             Path(S578,S688)
	S690= ALUOut_MEM.Out=>PC.In                                 Premise(F597)
	S691= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S556,S690)
	S692= IR_EX.Out15_0=>SEXT.In                                Premise(F598)
	S693= SEXT.In=offset                                        Path(S572,S692)
	S694= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S693)
	S695= ALU.B={14{offset[15]},offset,2{0}}                    Path(S694,S586)
	S696= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F599)
	S697= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F600)
	S698= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F601)
	S699= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F602)
	S700= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F603)
	S701= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F604)
	S702= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F605)
	S703= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F606)
	S704= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F607)
	S705= CU_EX.IRFunc1=17                                      Path(S571,S704)
	S706= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F608)
	S707= CU_EX.IRFunc2=rS                                      Path(S570,S706)
	S708= IR_EX.Out31_26=>CU_EX.Op                              Premise(F609)
	S709= CU_EX.Op=1                                            Path(S569,S708)
	S710= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F610)
	S711= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F611)
	S712= CU_ID.IRFunc1=17                                      Path(S576,S711)
	S713= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F612)
	S714= CU_ID.IRFunc2=rS                                      Path(S575,S713)
	S715= IR_ID.Out31_26=>CU_ID.Op                              Premise(F613)
	S716= CU_ID.Op=1                                            Path(S574,S715)
	S717= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F614)
	S718= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F615)
	S719= CU_MEM.IRFunc1=17                                     Path(S581,S718)
	S720= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F616)
	S721= CU_MEM.IRFunc2=rS                                     Path(S580,S720)
	S722= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F617)
	S723= CU_MEM.Op=1                                           Path(S579,S722)
	S724= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F618)
	S725= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F619)
	S726= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F620)
	S727= IR_WB.Out31_26=>CU_WB.Op                              Premise(F621)
	S728= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F622)
	S729= CtrlPC=1                                              Premise(F623)
	S730= CtrlPCInc=0                                           Premise(F624)
	S731= PC[CIA]=addr                                          PC-Hold(S510,S730)
	S732= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Write(S691,S729,S730)
	S733= CtrlALUOut_MEM=0                                      Premise(F625)
	S734= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S513,S733)
	S735= CtrlALUOut_WB=1                                       Premise(F626)
	S736= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Write(S589,S735)
	S737= CtrlA_EX=0                                            Premise(F627)
	S738= [A_EX]=FU(a)                                          A_EX-Hold(S516,S737)
	S739= CtrlA_MEM=0                                           Premise(F628)
	S740= CtrlA_WB=1                                            Premise(F629)
	S741= CtrlB_EX=0                                            Premise(F630)
	S742= [B_EX]=FU(32'b0)                                      B_EX-Hold(S520,S741)
	S743= CtrlB_MEM=0                                           Premise(F631)
	S744= CtrlB_WB=1                                            Premise(F632)
	S745= CtrlICache=0                                          Premise(F633)
	S746= ICache[addr]={1,rS,17,offset}                         ICache-Hold(S524,S745)
	S747= CtrlIMMU=0                                            Premise(F634)
	S748= CtrlConditionReg_MEM=0                                Premise(F635)
	S749= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))          ConditionReg_MEM-Hold(S527,S748)
	S750= CtrlConditionReg_DMMU1=1                              Premise(F636)
	S751= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))        ConditionReg_DMMU1-Write(S627,S750)
	S752= CtrlConditionReg_DMMU2=0                              Premise(F637)
	S753= CtrlConditionReg_WB=1                                 Premise(F638)
	S754= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))           ConditionReg_WB-Write(S632,S753)
	S755= CtrlIR_DMMU1=1                                        Premise(F639)
	S756= [IR_DMMU1]={1,rS,17,offset}                           IR_DMMU1-Write(S679,S755)
	S757= CtrlIR_DMMU2=0                                        Premise(F640)
	S758= CtrlIR_EX=0                                           Premise(F641)
	S759= [IR_EX]={1,rS,17,offset}                              IR_EX-Hold(S534,S758)
	S760= CtrlIR_ID=0                                           Premise(F642)
	S761= [IR_ID]={1,rS,17,offset}                              IR_ID-Hold(S536,S760)
	S762= CtrlIR_IMMU=0                                         Premise(F643)
	S763= CtrlIR_MEM=0                                          Premise(F644)
	S764= [IR_MEM]={1,rS,17,offset}                             IR_MEM-Hold(S539,S763)
	S765= CtrlIR_WB=1                                           Premise(F645)
	S766= [IR_WB]={1,rS,17,offset}                              IR_WB-Write(S689,S765)
	S767= CtrlGPR=0                                             Premise(F646)
	S768= GPR[5'd31]=addr+4                                     GPR-Hold(S542,S767)
	S769= CtrlIAddrReg=0                                        Premise(F647)
	S770= CtrlIMem=0                                            Premise(F648)
	S771= IMem[{pid,addr}]={1,rS,17,offset}                     IMem-Hold(S545,S770)
	S772= CtrlICacheReg=0                                       Premise(F649)
	S773= CtrlASIDIn=0                                          Premise(F650)
	S774= CtrlCP0=0                                             Premise(F651)
	S775= CP0[ASID]=pid                                         CP0-Hold(S549,S774)
	S776= CtrlEPCIn=0                                           Premise(F652)
	S777= CtrlExCodeIn=0                                        Premise(F653)
	S778= CtrlIRMux=0                                           Premise(F654)

WB	S779= PC.CIA=addr                                           PC-Out(S731)
	S780= PC.CIA31_28=addr[31:28]                               PC-Out(S731)
	S781= PC.Out=addr+{14{offset[15]},offset,2{0}}              PC-Out(S732)
	S782= ALUOut_MEM.Out=addr+{14{offset[15]},offset,2{0}}      ALUOut_MEM-Out(S734)
	S783= ALUOut_MEM.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_MEM-Out(S734)
	S784= ALUOut_MEM.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_MEM-Out(S734)
	S785= ALUOut_WB.Out=addr+{14{offset[15]},offset,2{0}}       ALUOut_WB-Out(S736)
	S786= ALUOut_WB.Out1_0={addr+{14{offset[15]},offset,2{0}}}[1:0]ALUOut_WB-Out(S736)
	S787= ALUOut_WB.Out4_0={addr+{14{offset[15]},offset,2{0}}}[4:0]ALUOut_WB-Out(S736)
	S788= A_EX.Out=FU(a)                                        A_EX-Out(S738)
	S789= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S738)
	S790= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S738)
	S791= B_EX.Out=FU(32'b0)                                    B_EX-Out(S742)
	S792= B_EX.Out1_0={FU(32'b0)}[1:0]                          B_EX-Out(S742)
	S793= B_EX.Out4_0={FU(32'b0)}[4:0]                          B_EX-Out(S742)
	S794= ConditionReg_MEM.Out=CompareS(FU(a),FU(32'b0))        ConditionReg_MEM-Out(S749)
	S795= ConditionReg_MEM.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_MEM-Out(S749)
	S796= ConditionReg_MEM.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_MEM-Out(S749)
	S797= ConditionReg_DMMU1.Out=CompareS(FU(a),FU(32'b0))      ConditionReg_DMMU1-Out(S751)
	S798= ConditionReg_DMMU1.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_DMMU1-Out(S751)
	S799= ConditionReg_DMMU1.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_DMMU1-Out(S751)
	S800= ConditionReg_WB.Out=CompareS(FU(a),FU(32'b0))         ConditionReg_WB-Out(S754)
	S801= ConditionReg_WB.Out1_0={CompareS(FU(a),FU(32'b0))}[1:0]ConditionReg_WB-Out(S754)
	S802= ConditionReg_WB.Out4_0={CompareS(FU(a),FU(32'b0))}[4:0]ConditionReg_WB-Out(S754)
	S803= IR_DMMU1.Out={1,rS,17,offset}                         IR_DMMU1-Out(S756)
	S804= IR_DMMU1.Out31_26=1                                   IR_DMMU1-Out(S756)
	S805= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S756)
	S806= IR_DMMU1.Out20_16=17                                  IR_DMMU1-Out(S756)
	S807= IR_DMMU1.Out15_0=offset                               IR_DMMU1-Out(S756)
	S808= IR_EX.Out={1,rS,17,offset}                            IR_EX-Out(S759)
	S809= IR_EX.Out31_26=1                                      IR_EX-Out(S759)
	S810= IR_EX.Out25_21=rS                                     IR_EX-Out(S759)
	S811= IR_EX.Out20_16=17                                     IR_EX-Out(S759)
	S812= IR_EX.Out15_0=offset                                  IR_EX-Out(S759)
	S813= IR_ID.Out={1,rS,17,offset}                            IR-Out(S761)
	S814= IR_ID.Out31_26=1                                      IR-Out(S761)
	S815= IR_ID.Out25_21=rS                                     IR-Out(S761)
	S816= IR_ID.Out20_16=17                                     IR-Out(S761)
	S817= IR_ID.Out15_0=offset                                  IR-Out(S761)
	S818= IR_MEM.Out={1,rS,17,offset}                           IR_MEM-Out(S764)
	S819= IR_MEM.Out31_26=1                                     IR_MEM-Out(S764)
	S820= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S764)
	S821= IR_MEM.Out20_16=17                                    IR_MEM-Out(S764)
	S822= IR_MEM.Out15_0=offset                                 IR_MEM-Out(S764)
	S823= IR_WB.Out={1,rS,17,offset}                            IR-Out(S766)
	S824= IR_WB.Out31_26=1                                      IR-Out(S766)
	S825= IR_WB.Out25_21=rS                                     IR-Out(S766)
	S826= IR_WB.Out20_16=17                                     IR-Out(S766)
	S827= IR_WB.Out15_0=offset                                  IR-Out(S766)
	S828= CP0.ASID=pid                                          CP0-Read-ASID(S775)
	S829= PC.CIA=>ALU.A                                         Premise(F915)
	S830= ALU.A=addr                                            Path(S779,S829)
	S831= SEXT.Out=>ALU.B                                       Premise(F916)
	S832= ALU.Out=>ALUOut_MEM.In                                Premise(F917)
	S833= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F918)
	S834= ALUOut_WB.In=addr+{14{offset[15]},offset,2{0}}        Path(S782,S833)
	S835= FU.OutID1=>A_EX.In                                    Premise(F919)
	S836= A_MEM.Out=>A_WB.In                                    Premise(F920)
	S837= FU.OutID2=>B_EX.In                                    Premise(F921)
	S838= B_MEM.Out=>B_WB.In                                    Premise(F922)
	S839= A_EX.Out=>CMPU.A                                      Premise(F923)
	S840= CMPU.A=FU(a)                                          Path(S788,S839)
	S841= B_EX.Out=>CMPU.B                                      Premise(F924)
	S842= CMPU.B=FU(32'b0)                                      Path(S791,S841)
	S843= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F925)
	S844= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F926)
	S845= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F927)
	S846= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F928)
	S847= CU_DMMU1.DCacheHitOut=>CU_DMMU2.DCacheHit             Premise(F929)
	S848= CU_DMMU1.DMMUHitOut=>CU_DMMU2.DMMUHit                 Premise(F930)
	S849= CU_DMMU1.ICacheHitOut=>CU_DMMU2.ICacheHit             Premise(F931)
	S850= CU_DMMU1.IMMUHitOut=>CU_DMMU2.IMMUHit                 Premise(F932)
	S851= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F933)
	S852= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F934)
	S853= FU.Bub_ID=>CU_ID.Bub                                  Premise(F935)
	S854= FU.Halt_ID=>CU_ID.Halt                                Premise(F936)
	S855= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                   Premise(F937)
	S856= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                       Premise(F938)
	S857= FU.Bub_IF=>CU_IF.Bub                                  Premise(F939)
	S858= FU.Halt_IF=>CU_IF.Halt                                Premise(F940)
	S859= ICache.Hit=>CU_IF.ICacheHit                           Premise(F941)
	S860= IMMU.Hit=>CU_IF.IMMUHit                               Premise(F942)
	S861= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                 Premise(F943)
	S862= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                     Premise(F944)
	S863= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F945)
	S864= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F946)
	S865= ConditionReg_MEM.Out=>CU_MEM.lt                       Premise(F947)
	S866= CU_MEM.lt=CompareS(FU(a),FU(32'b0))                   Path(S794,S865)
	S867= CU_DMMU2.ICacheHitOut=>CU_WB.ICacheHit                Premise(F948)
	S868= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F949)
	S869= CU_DMMU2.IMMUHitOut=>CU_WB.IMMUHit                    Premise(F950)
	S870= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F951)
	S871= ConditionReg_MEM.Out=>ConditionReg_DMMU1.In           Premise(F952)
	S872= ConditionReg_DMMU1.In=CompareS(FU(a),FU(32'b0))       Path(S794,S871)
	S873= ConditionReg_DMMU1.Out=>ConditionReg_DMMU2.In         Premise(F953)
	S874= ConditionReg_DMMU2.In=CompareS(FU(a),FU(32'b0))       Path(S797,S873)
	S875= CMPU.lt=>ConditionReg_MEM.In                          Premise(F954)
	S876= ConditionReg_DMMU2.Out=>ConditionReg_WB.In            Premise(F955)
	S877= ConditionReg_MEM.Out=>ConditionReg_WB.In              Premise(F956)
	S878= ConditionReg_WB.In=CompareS(FU(a),FU(32'b0))          Path(S794,S877)
	S879= CU_DMMU1.DCacheHitOut=>FU.DCacheHit2                  Premise(F957)
	S880= ICache.Hit=>FU.ICacheHit                              Premise(F958)
	S881= IR_DMMU1.Out=>FU.IR_DMMU1                             Premise(F959)
	S882= FU.IR_DMMU1={1,rS,17,offset}                          Path(S803,S881)
	S883= IR_DMMU2.Out=>FU.IR_DMMU2                             Premise(F960)
	S884= IR_EX.Out=>FU.IR_EX                                   Premise(F961)
	S885= FU.IR_EX={1,rS,17,offset}                             Path(S808,S884)
	S886= IR_ID.Out=>FU.IR_ID                                   Premise(F962)
	S887= FU.IR_ID={1,rS,17,offset}                             Path(S813,S886)
	S888= IR_MEM.Out=>FU.IR_MEM                                 Premise(F963)
	S889= FU.IR_MEM={1,rS,17,offset}                            Path(S818,S888)
	S890= IR_WB.Out=>FU.IR_WB                                   Premise(F964)
	S891= FU.IR_WB={1,rS,17,offset}                             Path(S823,S890)
	S892= PC.Out=>FU.InEX                                       Premise(F965)
	S893= FU.InEX=addr+{14{offset[15]},offset,2{0}}             Path(S781,S892)
	S894= GPR.Rdata1=>FU.InID1                                  Premise(F966)
	S895= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F967)
	S896= FU.InID1_RReg=rS                                      Path(S815,S895)
	S897= GPR.Rdata2=>FU.InID2                                  Premise(F968)
	S898= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F969)
	S899= FU.InID2_RReg=17                                      Path(S816,S898)
	S900= FU.InWB_WReg=5'd31                                    Premise(F970)
	S901= IR_ID.Out25_21=>GPR.RReg1                             Premise(F971)
	S902= GPR.RReg1=rS                                          Path(S815,S901)
	S903= IR_ID.Out20_16=>GPR.RReg2                             Premise(F972)
	S904= GPR.RReg2=17                                          Path(S816,S903)
	S905= GPR.Rdata2=32'b0                                      GPR-ReadGPR0()
	S906= FU.InID2=32'b0                                        Path(S905,S897)
	S907= FU.OutID2=FU(32'b0)                                   FU-Forward(S906)
	S908= B_EX.In=FU(32'b0)                                     Path(S907,S837)
	S909= PC.Out=>GPR.WData                                     Premise(F973)
	S910= GPR.WData=addr+{14{offset[15]},offset,2{0}}           Path(S781,S909)
	S911= IMMU.Addr=>IAddrReg.In                                Premise(F974)
	S912= PC.Out=>ICache.IEA                                    Premise(F975)
	S913= ICache.IEA=addr+{14{offset[15]},offset,2{0}}          Path(S781,S912)
	S914= ICache.Hit=ICacheHit(addr+{14{offset[15]},offset,2{0}})ICache-Search(S913)
	S915= CU_IF.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S914,S859)
	S916= FU.ICacheHit=ICacheHit(addr+{14{offset[15]},offset,2{0}})Path(S914,S880)
	S917= ICache.Out=>ICacheReg.In                              Premise(F976)
	S918= PC.Out=>IMMU.IEA                                      Premise(F977)
	S919= IMMU.IEA=addr+{14{offset[15]},offset,2{0}}            Path(S781,S918)
	S920= CP0.ASID=>IMMU.PID                                    Premise(F978)
	S921= IMMU.PID=pid                                          Path(S828,S920)
	S922= IMMU.Addr={pid,addr+{14{offset[15]},offset,2{0}}}     IMMU-Search(S921,S919)
	S923= IAddrReg.In={pid,addr+{14{offset[15]},offset,2{0}}}   Path(S922,S911)
	S924= IMMU.Hit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})IMMU-Search(S921,S919)
	S925= CU_IF.IMMUHit=IMMUHit(pid,addr+{14{offset[15]},offset,2{0}})Path(S924,S860)
	S926= IR_MEM.Out=>IR_DMMU1.In                               Premise(F979)
	S927= IR_DMMU1.In={1,rS,17,offset}                          Path(S818,S926)
	S928= IR_DMMU1.Out=>IR_DMMU2.In                             Premise(F980)
	S929= IR_DMMU2.In={1,rS,17,offset}                          Path(S803,S928)
	S930= IR_ID.Out=>IR_EX.In                                   Premise(F981)
	S931= IR_EX.In={1,rS,17,offset}                             Path(S813,S930)
	S932= ICache.Out=>IR_ID.In                                  Premise(F982)
	S933= ICache.Out=>IR_IMMU.In                                Premise(F983)
	S934= IR_EX.Out=>IR_MEM.In                                  Premise(F984)
	S935= IR_MEM.In={1,rS,17,offset}                            Path(S808,S934)
	S936= IR_DMMU2.Out=>IR_WB.In                                Premise(F985)
	S937= IR_MEM.Out=>IR_WB.In                                  Premise(F986)
	S938= IR_WB.In={1,rS,17,offset}                             Path(S818,S937)
	S939= ALUOut_MEM.Out=>PC.In                                 Premise(F987)
	S940= PC.In=addr+{14{offset[15]},offset,2{0}}               Path(S782,S939)
	S941= IR_EX.Out15_0=>SEXT.In                                Premise(F988)
	S942= SEXT.In=offset                                        Path(S812,S941)
	S943= SEXT.Out={14{offset[15]},offset,2{0}}                 SEXT(S942)
	S944= ALU.B={14{offset[15]},offset,2{0}}                    Path(S943,S831)
	S945= IR_DMMU1.Out20_16=>CU_DMMU1.IRFunc1                   Premise(F989)
	S946= CU_DMMU1.IRFunc1=17                                   Path(S806,S945)
	S947= IR_DMMU1.Out25_21=>CU_DMMU1.IRFunc2                   Premise(F990)
	S948= CU_DMMU1.IRFunc2=rS                                   Path(S805,S947)
	S949= IR_DMMU1.Out31_26=>CU_DMMU1.Op                        Premise(F991)
	S950= CU_DMMU1.Op=1                                         Path(S804,S949)
	S951= IR_DMMU1.Out5_0=>CU_DMMU1.IRFunc                      Premise(F992)
	S952= IR_DMMU2.Out20_16=>CU_DMMU2.IRFunc1                   Premise(F993)
	S953= IR_DMMU2.Out25_21=>CU_DMMU2.IRFunc2                   Premise(F994)
	S954= IR_DMMU2.Out31_26=>CU_DMMU2.Op                        Premise(F995)
	S955= IR_DMMU2.Out5_0=>CU_DMMU2.IRFunc                      Premise(F996)
	S956= IR_EX.Out20_16=>CU_EX.IRFunc1                         Premise(F997)
	S957= CU_EX.IRFunc1=17                                      Path(S811,S956)
	S958= IR_EX.Out25_21=>CU_EX.IRFunc2                         Premise(F998)
	S959= CU_EX.IRFunc2=rS                                      Path(S810,S958)
	S960= IR_EX.Out31_26=>CU_EX.Op                              Premise(F999)
	S961= CU_EX.Op=1                                            Path(S809,S960)
	S962= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F1000)
	S963= IR_ID.Out20_16=>CU_ID.IRFunc1                         Premise(F1001)
	S964= CU_ID.IRFunc1=17                                      Path(S816,S963)
	S965= IR_ID.Out25_21=>CU_ID.IRFunc2                         Premise(F1002)
	S966= CU_ID.IRFunc2=rS                                      Path(S815,S965)
	S967= IR_ID.Out31_26=>CU_ID.Op                              Premise(F1003)
	S968= CU_ID.Op=1                                            Path(S814,S967)
	S969= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F1004)
	S970= IR_MEM.Out20_16=>CU_MEM.IRFunc1                       Premise(F1005)
	S971= CU_MEM.IRFunc1=17                                     Path(S821,S970)
	S972= IR_MEM.Out25_21=>CU_MEM.IRFunc2                       Premise(F1006)
	S973= CU_MEM.IRFunc2=rS                                     Path(S820,S972)
	S974= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F1007)
	S975= CU_MEM.Op=1                                           Path(S819,S974)
	S976= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F1008)
	S977= IR_WB.Out20_16=>CU_WB.IRFunc1                         Premise(F1009)
	S978= CU_WB.IRFunc1=17                                      Path(S826,S977)
	S979= IR_WB.Out25_21=>CU_WB.IRFunc2                         Premise(F1010)
	S980= CU_WB.IRFunc2=rS                                      Path(S825,S979)
	S981= IR_WB.Out31_26=>CU_WB.Op                              Premise(F1011)
	S982= CU_WB.Op=1                                            Path(S824,S981)
	S983= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F1012)
	S984= CtrlPC=0                                              Premise(F1013)
	S985= CtrlPCInc=0                                           Premise(F1014)
	S986= PC[CIA]=addr                                          PC-Hold(S731,S985)
	S987= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S732,S984,S985)
	S988= CtrlALUOut_MEM=0                                      Premise(F1015)
	S989= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S734,S988)
	S990= CtrlALUOut_WB=0                                       Premise(F1016)
	S991= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S736,S990)
	S992= CtrlA_EX=0                                            Premise(F1017)
	S993= [A_EX]=FU(a)                                          A_EX-Hold(S738,S992)
	S994= CtrlA_MEM=0                                           Premise(F1018)
	S995= CtrlA_WB=0                                            Premise(F1019)
	S996= CtrlB_EX=0                                            Premise(F1020)
	S997= [B_EX]=FU(32'b0)                                      B_EX-Hold(S742,S996)
	S998= CtrlB_MEM=0                                           Premise(F1021)
	S999= CtrlB_WB=0                                            Premise(F1022)
	S1000= CtrlICache=0                                         Premise(F1023)
	S1001= ICache[addr]={1,rS,17,offset}                        ICache-Hold(S746,S1000)
	S1002= CtrlIMMU=0                                           Premise(F1024)
	S1003= CtrlConditionReg_MEM=0                               Premise(F1025)
	S1004= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))         ConditionReg_MEM-Hold(S749,S1003)
	S1005= CtrlConditionReg_DMMU1=0                             Premise(F1026)
	S1006= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))       ConditionReg_DMMU1-Hold(S751,S1005)
	S1007= CtrlConditionReg_DMMU2=0                             Premise(F1027)
	S1008= CtrlConditionReg_WB=0                                Premise(F1028)
	S1009= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))          ConditionReg_WB-Hold(S754,S1008)
	S1010= CtrlIR_DMMU1=0                                       Premise(F1029)
	S1011= [IR_DMMU1]={1,rS,17,offset}                          IR_DMMU1-Hold(S756,S1010)
	S1012= CtrlIR_DMMU2=0                                       Premise(F1030)
	S1013= CtrlIR_EX=0                                          Premise(F1031)
	S1014= [IR_EX]={1,rS,17,offset}                             IR_EX-Hold(S759,S1013)
	S1015= CtrlIR_ID=0                                          Premise(F1032)
	S1016= [IR_ID]={1,rS,17,offset}                             IR_ID-Hold(S761,S1015)
	S1017= CtrlIR_IMMU=0                                        Premise(F1033)
	S1018= CtrlIR_MEM=0                                         Premise(F1034)
	S1019= [IR_MEM]={1,rS,17,offset}                            IR_MEM-Hold(S764,S1018)
	S1020= CtrlIR_WB=0                                          Premise(F1035)
	S1021= [IR_WB]={1,rS,17,offset}                             IR_WB-Hold(S766,S1020)
	S1022= CtrlGPR=0                                            Premise(F1036)
	S1023= GPR[5'd31]=addr+4                                    GPR-Hold(S768,S1022)
	S1024= CtrlIAddrReg=0                                       Premise(F1037)
	S1025= CtrlIMem=0                                           Premise(F1038)
	S1026= IMem[{pid,addr}]={1,rS,17,offset}                    IMem-Hold(S771,S1025)
	S1027= CtrlICacheReg=0                                      Premise(F1039)
	S1028= CtrlASIDIn=0                                         Premise(F1040)
	S1029= CtrlCP0=0                                            Premise(F1041)
	S1030= CP0[ASID]=pid                                        CP0-Hold(S775,S1029)
	S1031= CtrlEPCIn=0                                          Premise(F1042)
	S1032= CtrlExCodeIn=0                                       Premise(F1043)
	S1033= CtrlIRMux=0                                          Premise(F1044)

POST	S986= PC[CIA]=addr                                          PC-Hold(S731,S985)
	S987= PC[Out]=addr+{14{offset[15]},offset,2{0}}             PC-Hold(S732,S984,S985)
	S989= [ALUOut_MEM]=addr+{14{offset[15]},offset,2{0}}        ALUOut_MEM-Hold(S734,S988)
	S991= [ALUOut_WB]=addr+{14{offset[15]},offset,2{0}}         ALUOut_WB-Hold(S736,S990)
	S993= [A_EX]=FU(a)                                          A_EX-Hold(S738,S992)
	S997= [B_EX]=FU(32'b0)                                      B_EX-Hold(S742,S996)
	S1001= ICache[addr]={1,rS,17,offset}                        ICache-Hold(S746,S1000)
	S1004= [ConditionReg_MEM]=CompareS(FU(a),FU(32'b0))         ConditionReg_MEM-Hold(S749,S1003)
	S1006= [ConditionReg_DMMU1]=CompareS(FU(a),FU(32'b0))       ConditionReg_DMMU1-Hold(S751,S1005)
	S1009= [ConditionReg_WB]=CompareS(FU(a),FU(32'b0))          ConditionReg_WB-Hold(S754,S1008)
	S1011= [IR_DMMU1]={1,rS,17,offset}                          IR_DMMU1-Hold(S756,S1010)
	S1014= [IR_EX]={1,rS,17,offset}                             IR_EX-Hold(S759,S1013)
	S1016= [IR_ID]={1,rS,17,offset}                             IR_ID-Hold(S761,S1015)
	S1019= [IR_MEM]={1,rS,17,offset}                            IR_MEM-Hold(S764,S1018)
	S1021= [IR_WB]={1,rS,17,offset}                             IR_WB-Hold(S766,S1020)
	S1023= GPR[5'd31]=addr+4                                    GPR-Hold(S768,S1022)
	S1026= IMem[{pid,addr}]={1,rS,17,offset}                    IMem-Hold(S771,S1025)
	S1030= CP0[ASID]=pid                                        CP0-Hold(S775,S1029)

