// Seed: 730796335
module module_0;
  supply0 id_1;
  assign id_1 = id_1;
  tri0 id_2, id_4, id_5;
  assign id_1 = id_5;
  wire id_6;
  assign id_2 = id_4;
  wire id_7;
  assign (strong1, strong0) id_3 = id_1;
  assign id_3 = 1 ^ id_2;
  wire id_8;
  wire id_9;
  wire id_10;
  assign id_3 = 1'b0;
  `define pp_11 0
  wire id_12;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply0 id_2,
    output wand id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    output tri id_9,
    input supply0 id_10,
    output tri0 id_11,
    output wor id_12,
    output wor id_13,
    input supply0 id_14,
    input wand id_15,
    input tri id_16,
    input wor id_17,
    output uwire id_18,
    output wor id_19,
    output uwire id_20,
    output uwire id_21,
    input tri id_22,
    output supply1 id_23,
    input tri id_24,
    input tri1 id_25,
    output tri id_26,
    output wire id_27,
    output logic id_28
);
  id_30(
      1, id_7 == 1, id_14
  );
  always_latch id_28 <= 1;
  assign id_27 = 1'b0;
  wire id_31;
  module_0();
  assign id_13 = id_22;
endmodule
