// Seed: 2007848223
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    input wor id_0
);
  assign id_2 = 1;
  wor id_3;
  module_0(
      id_2, id_2, id_2
  );
  assign id_3 = id_0;
  assign id_3 = 1;
endmodule
module module_2;
  tri1 id_2;
  always begin
    $display(id_2, 1);
  end
  assign id_2 = id_1;
  wire id_3;
  module_0(
      id_3, id_2, id_2
  );
  if (id_3) begin
    wire id_4;
  end else
    id_5(
        .id_0(id_1),
        .id_1(1'b0),
        .id_2(1),
        .id_3(id_2),
        .id_4(1'b0),
        .id_5(id_3),
        .id_6(1),
        .id_7(id_3),
        .id_8(1),
        .id_9(1),
        .id_10(id_3),
        .id_11(id_1),
        .id_12(id_3),
        .id_13(1),
        .id_14(id_2),
        .id_15(id_1)
    );
endmodule
