

================================================================
== Vivado HLS Report for 'TOPANN'
================================================================
* Date:           Wed May  9 22:59:25 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        ANN
* Solution:       MASTERAXI100
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.75|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   36|   38|   24|   26| dataflow |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        +--------------------------+-----------------------+-----+-----+-----+-----+---------+
        |                          |                       |  Latency  |  Interval | Pipeline|
        |         Instance         |         Module        | min | max | min | max |   Type  |
        +--------------------------+-----------------------+-----+-----+-----+-----+---------+
        |Loop_neuronLoop_proc_U0   |Loop_neuronLoop_proc   |   23|   25|   23|   25|   none  |
        |Loop_memcpy_Ainputs_7_U0  |Loop_memcpy_Ainputs_7  |   12|   12|   12|   12|   none  |
        +--------------------------+-----------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      0|    124|
|FIFO             |        0|      -|     20|    176|
|Instance         |       44|     24|   4811|   4547|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     63|
|Register         |        -|      -|      9|      -|
+-----------------+---------+-------+-------+-------+
|Total            |       44|     24|   4840|   4910|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |       36|     30|     13|     27|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+-----------------------+---------+-------+------+------+
    |         Instance         |         Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+-----------------------+---------+-------+------+------+
    |Loop_memcpy_Ainputs_7_U0  |Loop_memcpy_Ainputs_7  |        0|      0|   150|   361|
    |Loop_neuronLoop_proc_U0   |Loop_neuronLoop_proc   |        8|     24|  2245|  1738|
    |TOPANN_AXILiteS_s_axi_U   |TOPANN_AXILiteS_s_axi  |       32|      0|  1392|  1288|
    |TOPANN_Inputs_m_axi_U     |TOPANN_Inputs_m_axi    |        2|      0|   512|   580|
    |TOPANN_Output_r_m_axi_U   |TOPANN_Output_r_m_axi  |        2|      0|   512|   580|
    +--------------------------+-----------------------+---------+-------+------+------+
    |Total                     |                       |       44|     24|  4811|  4547|
    +--------------------------+-----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------+---------+---+----+------+-----+---------+
    |          Name         | BRAM_18K| FF| LUT| Depth| Bits| Size:D*B|
    +-----------------------+---------+---+----+------+-----+---------+
    |Ainputs_0_loc_chann_U  |        0|  5|  44|     2|   32|       64|
    |Ainputs_1_loc_chann_U  |        0|  5|  44|     2|   32|       64|
    |Ainputs_2_loc_chann_U  |        0|  5|  44|     2|   32|       64|
    |result_V_c_U           |        0|  5|  44|     1|   32|       32|
    +-----------------------+---------+---+----+------+-----+---------+
    |Total                  |        0| 20| 176|     7|  128|      224|
    +-----------------------+---------+---+----+------+-----+---------+

    * Expression: 
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name               | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Loop_memcpy_Ainputs_7_U0_ap_ready_count    |     +    |      0|  0|  10|           2|           1|
    |Loop_neuronLoop_proc_U0_ap_ready_count     |     +    |      0|  0|  10|           2|           1|
    |Loop_memcpy_Ainputs_7_U0_ap_continue       |    and   |      0|  0|   8|           1|           1|
    |Loop_memcpy_Ainputs_7_U0_ap_start          |    and   |      0|  0|   8|           1|           1|
    |Loop_neuronLoop_proc_U0_ap_start           |    and   |      0|  0|   8|           1|           1|
    |ap_channel_done_Ainputs_0_loc_chann        |    and   |      0|  0|   8|           1|           1|
    |ap_channel_done_Ainputs_1_loc_chann        |    and   |      0|  0|   8|           1|           1|
    |ap_channel_done_Ainputs_2_loc_chann        |    and   |      0|  0|   8|           1|           1|
    |ap_idle                                    |    and   |      0|  0|   8|           1|           1|
    |ap_sync_ready                              |    and   |      0|  0|   8|           1|           1|
    |ap_sync_Loop_memcpy_Ainputs_7_U0_ap_ready  |    or    |      0|  0|   8|           1|           1|
    |ap_sync_Loop_neuronLoop_proc_U0_ap_ready   |    or    |      0|  0|   8|           1|           1|
    |ap_sync_channel_write_Ainputs_0_loc_chann  |    or    |      0|  0|   8|           1|           1|
    |ap_sync_channel_write_Ainputs_1_loc_chann  |    or    |      0|  0|   8|           1|           1|
    |ap_sync_channel_write_Ainputs_2_loc_chann  |    or    |      0|  0|   8|           1|           1|
    +-------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                      |          |      0|  0| 124|          17|          15|
    +-------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------+----+-----------+-----+-----------+
    |                      Name                     | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Loop_memcpy_Ainputs_7_U0_ap_ready_count        |   9|          2|    2|          4|
    |Loop_neuronLoop_proc_U0_ap_ready_count         |   9|          2|    2|          4|
    |ap_sync_reg_Loop_memcpy_Ainputs_7_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_Loop_neuronLoop_proc_U0_ap_ready   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Ainputs_0_loc_chann  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Ainputs_1_loc_chann  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Ainputs_2_loc_chann  |   9|          2|    1|          2|
    +-----------------------------------------------+----+-----------+-----+-----------+
    |Total                                          |  63|         14|    9|         18|
    +-----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------+---+----+-----+-----------+
    |                      Name                     | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------+---+----+-----+-----------+
    |Loop_memcpy_Ainputs_7_U0_ap_ready_count        |  2|   0|    2|          0|
    |Loop_neuronLoop_proc_U0_ap_ready_count         |  2|   0|    2|          0|
    |ap_sync_reg_Loop_memcpy_Ainputs_7_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_Loop_neuronLoop_proc_U0_ap_ready   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Ainputs_0_loc_chann  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Ainputs_1_loc_chann  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Ainputs_2_loc_chann  |  1|   0|    1|          0|
    +-----------------------------------------------+---+----+-----+-----------+
    |Total                                          |  9|   0|    9|          0|
    +-----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR    |  in |    8|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID    |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY    | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA     |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB     |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR    |  in |    8|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID    | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY    |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA     | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP     | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID    | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY    |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP     | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                   |  in |    1| ap_ctrl_hs |    TOPANN    | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |    TOPANN    | return value |
|interrupt                | out |    1| ap_ctrl_hs |    TOPANN    | return value |
|m_axi_Inputs_AWVALID     | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWREADY     |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWADDR      | out |   32|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWID        | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWLEN       | out |    8|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWSIZE      | out |    3|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWBURST     | out |    2|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWLOCK      | out |    2|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWCACHE     | out |    4|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWPROT      | out |    3|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWQOS       | out |    4|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWREGION    | out |    4|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_AWUSER      | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_WVALID      | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_WREADY      |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_WDATA       | out |   32|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_WSTRB       | out |    4|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_WLAST       | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_WID         | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_WUSER       | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARVALID     | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARREADY     |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARADDR      | out |   32|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARID        | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARLEN       | out |    8|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARSIZE      | out |    3|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARBURST     | out |    2|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARLOCK      | out |    2|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARCACHE     | out |    4|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARPROT      | out |    3|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARQOS       | out |    4|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARREGION    | out |    4|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_ARUSER      | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_RVALID      |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_RREADY      | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_RDATA       |  in |   32|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_RLAST       |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_RID         |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_RUSER       |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_RRESP       |  in |    2|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_BVALID      |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_BREADY      | out |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_BRESP       |  in |    2|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_BID         |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Inputs_BUSER       |  in |    1|    m_axi   |    Inputs    |    pointer   |
|m_axi_Output_r_AWVALID   | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWREADY   |  in |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWADDR    | out |   32|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWID      | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWLEN     | out |    8|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWSIZE    | out |    3|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWBURST   | out |    2|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWLOCK    | out |    2|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWCACHE   | out |    4|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWPROT    | out |    3|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWQOS     | out |    4|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWREGION  | out |    4|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_AWUSER    | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_WVALID    | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_WREADY    |  in |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_WDATA     | out |   32|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_WSTRB     | out |    4|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_WLAST     | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_WID       | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_WUSER     | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARVALID   | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARREADY   |  in |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARADDR    | out |   32|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARID      | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARLEN     | out |    8|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARSIZE    | out |    3|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARBURST   | out |    2|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARLOCK    | out |    2|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARCACHE   | out |    4|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARPROT    | out |    3|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARQOS     | out |    4|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARREGION  | out |    4|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_ARUSER    | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_RVALID    |  in |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_RREADY    | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_RDATA     |  in |   32|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_RLAST     |  in |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_RID       |  in |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_RUSER     |  in |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_RRESP     |  in |    2|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_BVALID    |  in |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_BREADY    | out |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_BRESP     |  in |    2|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_BID       |  in |    1|    m_axi   |   Output_r   |    pointer   |
|m_axi_Output_r_BUSER     |  in |    1|    m_axi   |   Output_r   |    pointer   |
+-------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 

* FSM state operations: 

 <State 1> : 4.63ns
ST_1 : Operation 5 [1/1] (1.00ns)   --->   "%result_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 6 [1/1] (1.00ns)   --->   "%inputs_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %inputs_V)"   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%result_V_c = alloca i32, align 4"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [2/2] (3.63ns)   --->   "%tmp = call fastcc { i32, i32, i32 } @Loop_memcpy.Ainputs.7(i32* %Inputs, i32 %inputs_V_read, i32 %result_V_read, i32* %result_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 2> : 0.00ns
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%tmp = call fastcc { i32, i32, i32 } @Loop_memcpy.Ainputs.7(i32* %Inputs, i32 %inputs_V_read, i32 %result_V_read, i32* %result_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%Ainputs_2_loc_chann = extractvalue { i32, i32, i32 } %tmp, 0"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%Ainputs_1_loc_chann = extractvalue { i32, i32, i32 } %tmp, 1"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%Ainputs_0_loc_chann = extractvalue { i32, i32, i32 } %tmp, 2"   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

 <State 3> : 0.00ns
ST_3 : Operation 13 [2/2] (0.00ns)   --->   "call fastcc void @Loop_neuronLoop_proc([1 x i32]* nocapture %layerWeigth_0_0_V, [1 x i32]* nocapture %layerWeigth_1_0_V, [1 x i32]* nocapture %layerWeigth_2_0_V, i32 %Ainputs_0_loc_chann, [1 x i32]* nocapture %layerWeigth_0_1_V, [1 x i32]* nocapture %layerWeigth_1_1_V, [1 x i32]* nocapture %layerWeigth_2_1_V, i32 %Ainputs_1_loc_chann, [1 x i32]* nocapture %layerWeigth_0_2_V, [1 x i32]* nocapture %layerWeigth_1_2_V, [1 x i32]* nocapture %layerWeigth_2_2_V, i32 %Ainputs_2_loc_chann, [1 x i32]* nocapture %bias_0_V, [1 x i32]* nocapture %bias_1_V, [1 x i32]* nocapture %bias_2_V, [1 x i32]* nocapture %outputLayerWeigth_0_V, [1 x i32]* nocapture %outputLayerWeigth_1_V, [1 x i32]* nocapture %outputLayerWeigth_2_V, [1 x i32]* nocapture %outputLayerBias_V, i32* %Output_r, i32* nocapture %result_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 4> : 0.00ns
ST_4 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Output_r), !map !86"
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %Inputs), !map !90"
ST_4 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:8]
ST_4 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %layerWeigth_2_2_V), !map !96"
ST_4 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %layerWeigth_2_1_V), !map !102"
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %layerWeigth_2_0_V), !map !108"
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %layerWeigth_1_2_V), !map !114"
ST_4 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %layerWeigth_1_1_V), !map !119"
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %layerWeigth_1_0_V), !map !124"
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %layerWeigth_0_2_V), !map !129"
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %layerWeigth_0_1_V), !map !134"
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %layerWeigth_0_0_V), !map !139"
ST_4 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %outputLayerWeigth_2_V), !map !144"
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %outputLayerWeigth_1_V), !map !149"
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %outputLayerWeigth_0_V), !map !154"
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %bias_2_V), !map !159"
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %bias_1_V), !map !163"
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %bias_0_V), !map !167"
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1 x i32]* %outputLayerBias_V), !map !171"
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @TOPANN_str) nounwind"
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:8]
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Output_r, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [7 x i8]* @p_str7, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:8]
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %result_V, [10 x i8]* @mode1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1, [1 x i8]* @bundle2, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:8]
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerBias_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1 x i32]* %outputLayerBias_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%empty_27 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerWeigth_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_28 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerWeigth_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_29 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %outputLayerWeigth_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1 x i32]* %outputLayerWeigth_0_V, [1 x i32]* %outputLayerWeigth_1_V, [1 x i32]* %outputLayerWeigth_2_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%empty_30 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %bias_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_31 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %bias_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %bias_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1 x i32]* %bias_0_V, [1 x i32]* %bias_1_V, [1 x i32]* %bias_2_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_0_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_0_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%empty_35 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_0_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_1_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_1_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%empty_38 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_1_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_2_0_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_2_1_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecMemCore([1 x i32]* %layerWeigth_2_2_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([1 x i32]* %layerWeigth_0_0_V, [1 x i32]* %layerWeigth_0_1_V, [1 x i32]* %layerWeigth_0_2_V, [1 x i32]* %layerWeigth_1_0_V, [1 x i32]* %layerWeigth_1_1_V, [1 x i32]* %layerWeigth_1_2_V, [1 x i32]* %layerWeigth_2_0_V, [1 x i32]* %layerWeigth_2_1_V, [1 x i32]* %layerWeigth_2_2_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %Inputs, [6 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [7 x i8]* @p_str9, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:8]
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 %inputs_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 3, [1 x i8]* @bundle, [6 x i8]* @p_str8, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [ANN/ANN.cpp:8]
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([11 x i8]* @result_OC_V_c_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, i32 0, i32* %result_V_c, i32* %result_V_c)"
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %result_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"
ST_4 : Operation 61 [1/2] (0.00ns)   --->   "call fastcc void @Loop_neuronLoop_proc([1 x i32]* nocapture %layerWeigth_0_0_V, [1 x i32]* nocapture %layerWeigth_1_0_V, [1 x i32]* nocapture %layerWeigth_2_0_V, i32 %Ainputs_0_loc_chann, [1 x i32]* nocapture %layerWeigth_0_1_V, [1 x i32]* nocapture %layerWeigth_1_1_V, [1 x i32]* nocapture %layerWeigth_2_1_V, i32 %Ainputs_1_loc_chann, [1 x i32]* nocapture %layerWeigth_0_2_V, [1 x i32]* nocapture %layerWeigth_1_2_V, [1 x i32]* nocapture %layerWeigth_2_2_V, i32 %Ainputs_2_loc_chann, [1 x i32]* nocapture %bias_0_V, [1 x i32]* nocapture %bias_1_V, [1 x i32]* nocapture %bias_2_V, [1 x i32]* nocapture %outputLayerWeigth_0_V, [1 x i32]* nocapture %outputLayerWeigth_1_V, [1 x i32]* nocapture %outputLayerWeigth_2_V, [1 x i32]* nocapture %outputLayerBias_V, i32* %Output_r, i32* nocapture %result_V_c)"   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "ret void" [ANN/ANN.cpp:60]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ Output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ layerWeigth_0_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_0_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_0_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_1_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_1_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_1_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_2_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_2_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layerWeigth_2_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ bias_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerWeigth_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ outputLayerBias_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ result_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ coeTanSig_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
result_V_read       (read                ) [ 00100]
inputs_V_read       (read                ) [ 00100]
result_V_c          (alloca              ) [ 01111]
tmp                 (call                ) [ 00000]
Ainputs_2_loc_chann (extractvalue        ) [ 00011]
Ainputs_1_loc_chann (extractvalue        ) [ 00011]
Ainputs_0_loc_chann (extractvalue        ) [ 00011]
StgValue_14         (specbitsmap         ) [ 00000]
StgValue_15         (specbitsmap         ) [ 00000]
StgValue_16         (specdataflowpipeline) [ 00000]
StgValue_17         (specbitsmap         ) [ 00000]
StgValue_18         (specbitsmap         ) [ 00000]
StgValue_19         (specbitsmap         ) [ 00000]
StgValue_20         (specbitsmap         ) [ 00000]
StgValue_21         (specbitsmap         ) [ 00000]
StgValue_22         (specbitsmap         ) [ 00000]
StgValue_23         (specbitsmap         ) [ 00000]
StgValue_24         (specbitsmap         ) [ 00000]
StgValue_25         (specbitsmap         ) [ 00000]
StgValue_26         (specbitsmap         ) [ 00000]
StgValue_27         (specbitsmap         ) [ 00000]
StgValue_28         (specbitsmap         ) [ 00000]
StgValue_29         (specbitsmap         ) [ 00000]
StgValue_30         (specbitsmap         ) [ 00000]
StgValue_31         (specbitsmap         ) [ 00000]
StgValue_32         (specbitsmap         ) [ 00000]
StgValue_33         (spectopmodule       ) [ 00000]
StgValue_34         (specinterface       ) [ 00000]
StgValue_35         (specinterface       ) [ 00000]
StgValue_36         (specinterface       ) [ 00000]
empty               (specmemcore         ) [ 00000]
StgValue_38         (specinterface       ) [ 00000]
empty_27            (specmemcore         ) [ 00000]
empty_28            (specmemcore         ) [ 00000]
empty_29            (specmemcore         ) [ 00000]
StgValue_42         (specinterface       ) [ 00000]
empty_30            (specmemcore         ) [ 00000]
empty_31            (specmemcore         ) [ 00000]
empty_32            (specmemcore         ) [ 00000]
StgValue_46         (specinterface       ) [ 00000]
empty_33            (specmemcore         ) [ 00000]
empty_34            (specmemcore         ) [ 00000]
empty_35            (specmemcore         ) [ 00000]
empty_36            (specmemcore         ) [ 00000]
empty_37            (specmemcore         ) [ 00000]
empty_38            (specmemcore         ) [ 00000]
empty_39            (specmemcore         ) [ 00000]
empty_40            (specmemcore         ) [ 00000]
empty_41            (specmemcore         ) [ 00000]
StgValue_56         (specinterface       ) [ 00000]
StgValue_57         (specinterface       ) [ 00000]
StgValue_58         (specinterface       ) [ 00000]
empty_42            (specchannel         ) [ 00000]
StgValue_60         (specinterface       ) [ 00000]
StgValue_61         (call                ) [ 00000]
StgValue_62         (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="Output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Output_r"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layerWeigth_0_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_0_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layerWeigth_0_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_0_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layerWeigth_0_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_0_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layerWeigth_1_0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_1_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layerWeigth_1_1_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_1_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layerWeigth_1_2_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_1_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layerWeigth_2_0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_2_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layerWeigth_2_1_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_2_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layerWeigth_2_2_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layerWeigth_2_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="bias_0_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="bias_1_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="bias_2_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="outputLayerWeigth_0_V">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_0_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="outputLayerWeigth_1_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_1_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="outputLayerWeigth_2_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerWeigth_2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="outputLayerBias_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outputLayerBias_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="result_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="coeTanSig_V">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="coeTanSig_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_memcpy.Ainputs.7"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_neuronLoop_proc"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="TOPANN_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str6"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str8"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode1"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle2"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="RAM_1P_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="mode"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="bundle"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecChannel"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="result_OC_V_c_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="result_V_c_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result_V_c/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="result_V_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="32" slack="0"/>
<pin id="109" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="result_V_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="inputs_V_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="32" slack="0"/>
<pin id="114" dir="0" index="1" bw="32" slack="0"/>
<pin id="115" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_V_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_Loop_neuronLoop_proc_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="32" slack="0"/>
<pin id="122" dir="0" index="3" bw="32" slack="0"/>
<pin id="123" dir="0" index="4" bw="32" slack="1"/>
<pin id="124" dir="0" index="5" bw="32" slack="0"/>
<pin id="125" dir="0" index="6" bw="32" slack="0"/>
<pin id="126" dir="0" index="7" bw="32" slack="0"/>
<pin id="127" dir="0" index="8" bw="32" slack="1"/>
<pin id="128" dir="0" index="9" bw="32" slack="0"/>
<pin id="129" dir="0" index="10" bw="32" slack="0"/>
<pin id="130" dir="0" index="11" bw="32" slack="0"/>
<pin id="131" dir="0" index="12" bw="32" slack="1"/>
<pin id="132" dir="0" index="13" bw="32" slack="0"/>
<pin id="133" dir="0" index="14" bw="32" slack="0"/>
<pin id="134" dir="0" index="15" bw="32" slack="0"/>
<pin id="135" dir="0" index="16" bw="32" slack="0"/>
<pin id="136" dir="0" index="17" bw="32" slack="0"/>
<pin id="137" dir="0" index="18" bw="32" slack="0"/>
<pin id="138" dir="0" index="19" bw="32" slack="0"/>
<pin id="139" dir="0" index="20" bw="32" slack="0"/>
<pin id="140" dir="0" index="21" bw="32" slack="2"/>
<pin id="141" dir="0" index="22" bw="25" slack="0"/>
<pin id="142" dir="1" index="23" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_13/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_Loop_memcpy_Ainputs_7_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="96" slack="0"/>
<pin id="164" dir="0" index="1" bw="32" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="0" index="3" bw="32" slack="0"/>
<pin id="167" dir="0" index="4" bw="32" slack="0"/>
<pin id="168" dir="1" index="5" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="Ainputs_2_loc_chann_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="96" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="Ainputs_2_loc_chann/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="Ainputs_1_loc_chann_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="96" slack="0"/>
<pin id="179" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="Ainputs_1_loc_chann/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="Ainputs_0_loc_chann_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="96" slack="0"/>
<pin id="183" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="Ainputs_0_loc_chann/2 "/>
</bind>
</comp>

<comp id="185" class="1005" name="result_V_read_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="1"/>
<pin id="187" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result_V_read "/>
</bind>
</comp>

<comp id="190" class="1005" name="inputs_V_read_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="1"/>
<pin id="192" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="inputs_V_read "/>
</bind>
</comp>

<comp id="195" class="1005" name="result_V_c_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="result_V_c "/>
</bind>
</comp>

<comp id="201" class="1005" name="Ainputs_2_loc_chann_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="1"/>
<pin id="203" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_2_loc_chann "/>
</bind>
</comp>

<comp id="206" class="1005" name="Ainputs_1_loc_chann_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_1_loc_chann "/>
</bind>
</comp>

<comp id="211" class="1005" name="Ainputs_0_loc_chann_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="1"/>
<pin id="213" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Ainputs_0_loc_chann "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="105"><net_src comp="44" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="38" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="42" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="143"><net_src comp="48" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="145"><net_src comp="12" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="118" pin=5"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="118" pin=6"/></net>

<net id="149"><net_src comp="20" pin="0"/><net_sink comp="118" pin=7"/></net>

<net id="150"><net_src comp="10" pin="0"/><net_sink comp="118" pin=9"/></net>

<net id="151"><net_src comp="16" pin="0"/><net_sink comp="118" pin=10"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="118" pin=11"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="118" pin=13"/></net>

<net id="154"><net_src comp="26" pin="0"/><net_sink comp="118" pin=14"/></net>

<net id="155"><net_src comp="28" pin="0"/><net_sink comp="118" pin=15"/></net>

<net id="156"><net_src comp="30" pin="0"/><net_sink comp="118" pin=16"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="118" pin=17"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="118" pin=18"/></net>

<net id="159"><net_src comp="36" pin="0"/><net_sink comp="118" pin=19"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="118" pin=20"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="118" pin=22"/></net>

<net id="169"><net_src comp="46" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="171"><net_src comp="112" pin="2"/><net_sink comp="162" pin=2"/></net>

<net id="172"><net_src comp="106" pin="2"/><net_sink comp="162" pin=3"/></net>

<net id="176"><net_src comp="162" pin="5"/><net_sink comp="173" pin=0"/></net>

<net id="180"><net_src comp="162" pin="5"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="162" pin="5"/><net_sink comp="181" pin=0"/></net>

<net id="188"><net_src comp="106" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="185" pin="1"/><net_sink comp="162" pin=3"/></net>

<net id="193"><net_src comp="112" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="198"><net_src comp="102" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="162" pin=4"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="118" pin=21"/></net>

<net id="204"><net_src comp="173" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="118" pin=12"/></net>

<net id="209"><net_src comp="177" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="118" pin=8"/></net>

<net id="214"><net_src comp="181" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="118" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Output_r | {3 4 }
 - Input state : 
	Port: TOPANN : Inputs | {1 2 }
	Port: TOPANN : inputs_V | {1 }
	Port: TOPANN : layerWeigth_0_0_V | {3 4 }
	Port: TOPANN : layerWeigth_0_1_V | {3 4 }
	Port: TOPANN : layerWeigth_0_2_V | {3 4 }
	Port: TOPANN : layerWeigth_1_0_V | {3 4 }
	Port: TOPANN : layerWeigth_1_1_V | {3 4 }
	Port: TOPANN : layerWeigth_1_2_V | {3 4 }
	Port: TOPANN : layerWeigth_2_0_V | {3 4 }
	Port: TOPANN : layerWeigth_2_1_V | {3 4 }
	Port: TOPANN : layerWeigth_2_2_V | {3 4 }
	Port: TOPANN : bias_0_V | {3 4 }
	Port: TOPANN : bias_1_V | {3 4 }
	Port: TOPANN : bias_2_V | {3 4 }
	Port: TOPANN : outputLayerWeigth_0_V | {3 4 }
	Port: TOPANN : outputLayerWeigth_1_V | {3 4 }
	Port: TOPANN : outputLayerWeigth_2_V | {3 4 }
	Port: TOPANN : outputLayerBias_V | {3 4 }
	Port: TOPANN : result_V | {1 }
	Port: TOPANN : coeTanSig_V | {3 4 }
  - Chain level:
	State 1
		tmp : 1
	State 2
		Ainputs_2_loc_chann : 1
		Ainputs_1_loc_chann : 1
		Ainputs_0_loc_chann : 1
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   call   |  grp_Loop_neuronLoop_proc_fu_118 |    2    |    24   |  21.594 |   2069  |   1411  |
|          | grp_Loop_memcpy_Ainputs_7_fu_162 |    0    |    0    |  7.076  |   263   |   230   |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   read   |     result_V_read_read_fu_106    |    0    |    0    |    0    |    0    |    0    |
|          |     inputs_V_read_read_fu_112    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|          |    Ainputs_2_loc_chann_fu_173    |    0    |    0    |    0    |    0    |    0    |
|extractvalue|    Ainputs_1_loc_chann_fu_177    |    0    |    0    |    0    |    0    |    0    |
|          |    Ainputs_0_loc_chann_fu_181    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                  |    2    |    24   |  28.67  |   2332  |   1641  |
|----------|----------------------------------|---------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|coeTanSig_V|    6   |    0   |    0   |
+-----------+--------+--------+--------+
|   Total   |    6   |    0   |    0   |
+-----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|Ainputs_0_loc_chann_reg_211|   32   |
|Ainputs_1_loc_chann_reg_206|   32   |
|Ainputs_2_loc_chann_reg_201|   32   |
|   inputs_V_read_reg_190   |   32   |
|     result_V_c_reg_195    |   32   |
|   result_V_read_reg_185   |   32   |
+---------------------------+--------+
|           Total           |   192  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_Loop_memcpy_Ainputs_7_fu_162 |  p2  |   2  |  32  |   64   ||    9    |
| grp_Loop_memcpy_Ainputs_7_fu_162 |  p3  |   2  |  32  |   64   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   128  ||  3.538  ||    18   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    2   |   24   |   28   |  2332  |  1641  |
|   Memory  |    6   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   18   |
|  Register |    -   |    -   |    -   |   192  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    8   |   24   |   32   |  2524  |  1659  |
+-----------+--------+--------+--------+--------+--------+
