Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 12:03:02 2020
| Host         : DESKTOP-NH30ANV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file wave_generator_timing_summary_routed.rpt -pb wave_generator_timing_summary_routed.pb -rpx wave_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : wave_generator
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.214        0.000                      0                  146        0.155        0.000                      0                  146        3.000        0.000                       0                   125  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_i             {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_i                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out2_clk_wiz_0       35.214        0.000                      0                  146        0.155        0.000                      0                  146       19.500        0.000                       0                   121  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_i
  To Clock:  sys_clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       35.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.155ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.214ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.729ns  (logic 1.895ns (40.075%)  route 2.834ns (59.925%))
  Logic Levels:           9  (CARRY4=7 LUT5=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.862ns = ( 38.138 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  uut_wave_make/scnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.032    uut_wave_make/scnt_reg[12]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  uut_wave_make/scnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.146    uut_wave_make/scnt_reg[16]_i_1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.260 r  uut_wave_make/scnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.260    uut_wave_make/scnt_reg[20]_i_1_n_0
    SLICE_X35Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.483 r  uut_wave_make/scnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.483    uut_wave_make/scnt_reg[24]_i_1_n_7
    SLICE_X35Y27         FDCE                                         r  uut_wave_make/scnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.565    38.138    uut_wave_make/clk_in
    SLICE_X35Y27         FDCE                                         r  uut_wave_make/scnt_reg[24]/C
                         clock pessimism             -0.405    37.733    
                         clock uncertainty           -0.098    37.635    
    SLICE_X35Y27         FDCE (Setup_fdce_C_D)        0.062    37.697    uut_wave_make/scnt_reg[24]
  -------------------------------------------------------------------
                         required time                         37.697    
                         arrival time                          -2.483    
  -------------------------------------------------------------------
                         slack                                 35.214    

Slack (MET) :             35.238ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.726ns  (logic 1.892ns (40.037%)  route 2.834ns (59.963%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  uut_wave_make/scnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.032    uut_wave_make/scnt_reg[12]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  uut_wave_make/scnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.146    uut_wave_make/scnt_reg[16]_i_1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.480 r  uut_wave_make/scnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.480    uut_wave_make/scnt_reg[20]_i_1_n_6
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.564    38.137    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
                         clock pessimism             -0.383    37.754    
                         clock uncertainty           -0.098    37.656    
    SLICE_X35Y26         FDCE (Setup_fdce_C_D)        0.062    37.718    uut_wave_make/scnt_reg[21]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                          -2.480    
  -------------------------------------------------------------------
                         slack                                 35.238    

Slack (MET) :             35.259ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 1.871ns (39.769%)  route 2.834ns (60.231%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  uut_wave_make/scnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.032    uut_wave_make/scnt_reg[12]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  uut_wave_make/scnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.146    uut_wave_make/scnt_reg[16]_i_1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.459 r  uut_wave_make/scnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.459    uut_wave_make/scnt_reg[20]_i_1_n_4
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.564    38.137    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[23]/C
                         clock pessimism             -0.383    37.754    
                         clock uncertainty           -0.098    37.656    
    SLICE_X35Y26         FDCE (Setup_fdce_C_D)        0.062    37.718    uut_wave_make/scnt_reg[23]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                          -2.459    
  -------------------------------------------------------------------
                         slack                                 35.259    

Slack (MET) :             35.328ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.612ns  (logic 1.778ns (38.555%)  route 2.834ns (61.445%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 38.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  uut_wave_make/scnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.032    uut_wave_make/scnt_reg[12]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.366 r  uut_wave_make/scnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.366    uut_wave_make/scnt_reg[16]_i_1_n_6
    SLICE_X35Y25         FDCE                                         r  uut_wave_make/scnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.562    38.135    uut_wave_make/clk_in
    SLICE_X35Y25         FDCE                                         r  uut_wave_make/scnt_reg[17]/C
                         clock pessimism             -0.405    37.730    
                         clock uncertainty           -0.098    37.632    
    SLICE_X35Y25         FDCE (Setup_fdce_C_D)        0.062    37.694    uut_wave_make/scnt_reg[17]
  -------------------------------------------------------------------
                         required time                         37.694    
                         arrival time                          -2.366    
  -------------------------------------------------------------------
                         slack                                 35.328    

Slack (MET) :             35.333ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.631ns  (logic 1.797ns (38.807%)  route 2.834ns (61.193%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  uut_wave_make/scnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.032    uut_wave_make/scnt_reg[12]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  uut_wave_make/scnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.146    uut_wave_make/scnt_reg[16]_i_1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.385 r  uut_wave_make/scnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.385    uut_wave_make/scnt_reg[20]_i_1_n_5
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.564    38.137    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[22]/C
                         clock pessimism             -0.383    37.754    
                         clock uncertainty           -0.098    37.656    
    SLICE_X35Y26         FDCE (Setup_fdce_C_D)        0.062    37.718    uut_wave_make/scnt_reg[22]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                          -2.385    
  -------------------------------------------------------------------
                         slack                                 35.333    

Slack (MET) :             35.349ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.615ns  (logic 1.781ns (38.595%)  route 2.834ns (61.405%))
  Logic Levels:           8  (CARRY4=6 LUT5=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.863ns = ( 38.137 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  uut_wave_make/scnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.032    uut_wave_make/scnt_reg[12]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.146 r  uut_wave_make/scnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.146    uut_wave_make/scnt_reg[16]_i_1_n_0
    SLICE_X35Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.369 r  uut_wave_make/scnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.369    uut_wave_make/scnt_reg[20]_i_1_n_7
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.564    38.137    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[20]/C
                         clock pessimism             -0.383    37.754    
                         clock uncertainty           -0.098    37.656    
    SLICE_X35Y26         FDCE (Setup_fdce_C_D)        0.062    37.718    uut_wave_make/scnt_reg[20]
  -------------------------------------------------------------------
                         required time                         37.718    
                         arrival time                          -2.369    
  -------------------------------------------------------------------
                         slack                                 35.349    

Slack (MET) :             35.349ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.591ns  (logic 1.757ns (38.274%)  route 2.834ns (61.726%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 38.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  uut_wave_make/scnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.032    uut_wave_make/scnt_reg[12]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.345 r  uut_wave_make/scnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.345    uut_wave_make/scnt_reg[16]_i_1_n_4
    SLICE_X35Y25         FDCE                                         r  uut_wave_make/scnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.562    38.135    uut_wave_make/clk_in
    SLICE_X35Y25         FDCE                                         r  uut_wave_make/scnt_reg[19]/C
                         clock pessimism             -0.405    37.730    
                         clock uncertainty           -0.098    37.632    
    SLICE_X35Y25         FDCE (Setup_fdce_C_D)        0.062    37.694    uut_wave_make/scnt_reg[19]
  -------------------------------------------------------------------
                         required time                         37.694    
                         arrival time                          -2.345    
  -------------------------------------------------------------------
                         slack                                 35.349    

Slack (MET) :             35.423ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.517ns  (logic 1.683ns (37.262%)  route 2.834ns (62.738%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 38.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  uut_wave_make/scnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.032    uut_wave_make/scnt_reg[12]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.271 r  uut_wave_make/scnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.271    uut_wave_make/scnt_reg[16]_i_1_n_5
    SLICE_X35Y25         FDCE                                         r  uut_wave_make/scnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.562    38.135    uut_wave_make/clk_in
    SLICE_X35Y25         FDCE                                         r  uut_wave_make/scnt_reg[18]/C
                         clock pessimism             -0.405    37.730    
                         clock uncertainty           -0.098    37.632    
    SLICE_X35Y25         FDCE (Setup_fdce_C_D)        0.062    37.694    uut_wave_make/scnt_reg[18]
  -------------------------------------------------------------------
                         required time                         37.694    
                         arrival time                          -2.271    
  -------------------------------------------------------------------
                         slack                                 35.423    

Slack (MET) :             35.437ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.664ns (37.072%)  route 2.825ns (62.928%))
  Logic Levels:           6  (CARRY4=4 LUT5=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 38.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.419ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.243 r  uut_wave_make/scnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.243    uut_wave_make/scnt_reg[12]_i_1_n_6
    SLICE_X35Y24         FDCE                                         r  uut_wave_make/scnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.562    38.135    uut_wave_make/clk_in
    SLICE_X35Y24         FDCE                                         r  uut_wave_make/scnt_reg[13]/C
                         clock pessimism             -0.419    37.716    
                         clock uncertainty           -0.098    37.618    
    SLICE_X35Y24         FDCE (Setup_fdce_C_D)        0.062    37.680    uut_wave_make/scnt_reg[13]
  -------------------------------------------------------------------
                         required time                         37.680    
                         arrival time                          -2.243    
  -------------------------------------------------------------------
                         slack                                 35.437    

Slack (MET) :             35.439ns  (required time - arrival time)
  Source:                 uut_wave_make/scnt_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/scnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out2_clk_wiz_0 rise@40.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.501ns  (logic 1.667ns (37.039%)  route 2.834ns (62.961%))
  Logic Levels:           7  (CARRY4=5 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.865ns = ( 38.135 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.246ns
    Clock Pessimism Removal (CPR):    -0.405ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.431     1.431 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.684    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.385    -5.701 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.678    -4.022    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.926 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.680    -2.246    uut_wave_make/clk_in
    SLICE_X35Y26         FDCE                                         r  uut_wave_make/scnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.456    -1.790 f  uut_wave_make/scnt_reg[21]/Q
                         net (fo=3, routed)           0.817    -0.972    uut_wave_make/scnt_reg[21]
    SLICE_X34Y25         LUT5 (Prop_lut5_I1_O)        0.124    -0.848 f  uut_wave_make/scnt[0]_i_7/O
                         net (fo=25, routed)          2.007     1.159    uut_wave_make/scnt[0]_i_7_n_0
    SLICE_X35Y21         LUT5 (Prop_lut5_I1_O)        0.124     1.283 r  uut_wave_make/scnt[0]_i_4/O
                         net (fo=1, routed)           0.000     1.283    uut_wave_make/scnt[0]_i_4_n_0
    SLICE_X35Y21         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.681 r  uut_wave_make/scnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.681    uut_wave_make/scnt_reg[0]_i_1_n_0
    SLICE_X35Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.795 r  uut_wave_make/scnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.795    uut_wave_make/scnt_reg[4]_i_1_n_0
    SLICE_X35Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.909 r  uut_wave_make/scnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    uut_wave_make/scnt_reg[8]_i_1_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.023 r  uut_wave_make/scnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.009     2.032    uut_wave_make/scnt_reg[12]_i_1_n_0
    SLICE_X35Y25         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     2.255 r  uut_wave_make/scnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.255    uut_wave_make/scnt_reg[16]_i_1_n_7
    SLICE_X35Y25         FDCE                                         r  uut_wave_make/scnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    H4                                                0.000    40.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000    40.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         1.361    41.361 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    42.542    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.660    34.881 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.600    36.482    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.573 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         1.562    38.135    uut_wave_make/clk_in
    SLICE_X35Y25         FDCE                                         r  uut_wave_make/scnt_reg[16]/C
                         clock pessimism             -0.405    37.730    
                         clock uncertainty           -0.098    37.632    
    SLICE_X35Y25         FDCE (Setup_fdce_C_D)        0.062    37.694    uut_wave_make/scnt_reg[16]
  -------------------------------------------------------------------
                         required time                         37.694    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 35.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.256ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.584    -0.490    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/aclk
    SLICE_X35Y29         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.349 r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_pinc_poff_in.i_single_channel_prog_pinc.axi_pinc_in_reg[15]/Q
                         net (fo=1, routed)           0.052    -0.297    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/Q[15]
    SLICE_X34Y29         LUT2 (Prop_lut2_I1_O)        0.045    -0.252 r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[15]_i_2/O
                         net (fo=1, routed)           0.000    -0.252    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q[15]_i_2_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.188 r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_one_channel.i_accum/opt_has_pipe.first_q_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.188    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/temp[15]
    SLICE_X34Y29         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.852    -0.256    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X34Y29         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.221    -0.477    
    SLICE_X34Y29         FDRE (Hold_fdre_C_D)         0.134    -0.343    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.188    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.441%)  route 0.246ns (63.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.583    -0.491    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X33Y28         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=1, routed)           0.246    -0.104    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/D[7]
    RAMB18_X0Y10         RAMB18E1                                     r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.865    -0.243    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y10         RAMB18E1                                     r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.443    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.260    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 uut_wave_make/dac_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_dac_controller/dac_out_bus_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.916%)  route 0.125ns (47.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.583    -0.491    uut_wave_make/clk_in
    SLICE_X33Y27         FDCE                                         r  uut_wave_make/dac_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  uut_wave_make/dac_data_reg[0]/Q
                         net (fo=2, routed)           0.125    -0.225    uut_dac_controller/dac_out_bus[0]
    SLICE_X37Y27         FDCE                                         r  uut_dac_controller/dac_out_bus_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.851    -0.257    uut_dac_controller/clk
    SLICE_X37Y27         FDCE                                         r  uut_dac_controller/dac_out_bus_r_reg[0]/C
                         clock pessimism             -0.200    -0.457    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.070    -0.387    uut_dac_controller/dac_out_bus_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.128ns (33.904%)  route 0.250ns (66.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.583    -0.491    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X33Y28         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.128    -0.363 r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[8]/Q
                         net (fo=1, routed)           0.250    -0.114    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/D[0]
    RAMB18_X0Y10         RAMB18E1                                     r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.865    -0.243    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y10         RAMB18E1                                     r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.443    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.129    -0.314    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.314    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.494%)  route 0.121ns (42.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.490ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.584    -0.490    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/aclk
    SLICE_X34Y29         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y29         FDRE (Prop_fdre_C_Q)         0.164    -0.326 r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_accum/i_fabric.i_common.i_phase_acc/opt_has_pipe.first_q_reg[15]/Q
                         net (fo=3, routed)           0.121    -0.205    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]_0[15]
    SLICE_X33Y28         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.851    -0.257    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X33Y28         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]/C
                         clock pessimism             -0.220    -0.477    
    SLICE_X33Y28         FDRE (Hold_fdre_C_D)         0.072    -0.405    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 uut_wave_make/triangle_tmp_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/triangle_tmp_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.594%)  route 0.121ns (39.406%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    0.220ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.581    -0.493    uut_wave_make/clk_in
    SLICE_X33Y26         FDCE                                         r  uut_wave_make/triangle_tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y26         FDCE (Prop_fdce_C_Q)         0.141    -0.352 r  uut_wave_make/triangle_tmp_reg[1]/Q
                         net (fo=7, routed)           0.121    -0.231    uut_wave_make/triangle_tmp_reg__0[1]
    SLICE_X32Y26         LUT6 (Prop_lut6_I1_O)        0.045    -0.186 r  uut_wave_make/triangle_tmp[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.186    uut_wave_make/p_0_in[5]
    SLICE_X32Y26         FDCE                                         r  uut_wave_make/triangle_tmp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.848    -0.260    uut_wave_make/clk_in
    SLICE_X32Y26         FDCE                                         r  uut_wave_make/triangle_tmp_reg[5]/C
                         clock pessimism             -0.220    -0.480    
    SLICE_X32Y26         FDCE (Hold_fdce_C_D)         0.092    -0.388    uut_wave_make/triangle_tmp_reg[5]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.186    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uut_wave_make/dac_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_dac_controller/dac_out_bus_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.851%)  route 0.173ns (55.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.583    -0.491    uut_wave_make/clk_in
    SLICE_X33Y27         FDCE                                         r  uut_wave_make/dac_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  uut_wave_make/dac_data_reg[1]/Q
                         net (fo=2, routed)           0.173    -0.177    uut_dac_controller/dac_out_bus[1]
    SLICE_X36Y27         FDCE                                         r  uut_dac_controller/dac_out_bus_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.851    -0.257    uut_dac_controller/clk
    SLICE_X36Y27         FDCE                                         r  uut_dac_controller/dac_out_bus_r_reg[1]/C
                         clock pessimism             -0.200    -0.457    
    SLICE_X36Y27         FDCE (Hold_fdce_C_D)         0.075    -0.382    uut_dac_controller/dac_out_bus_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.169%)  route 0.297ns (67.831%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.583    -0.491    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X33Y28         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[10]/Q
                         net (fo=1, routed)           0.297    -0.053    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/D[2]
    RAMB18_X0Y10         RAMB18E1                                     r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.865    -0.243    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y10         RAMB18E1                                     r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.443    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.260    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.053    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.055%)  route 0.299ns (67.945%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.583    -0.491    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/aclk
    SLICE_X33Y28         FDRE                                         r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.350 r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe/opt_has_pipe.first_q_reg[12]/Q
                         net (fo=1, routed)           0.299    -0.052    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/D[4]
    RAMB18_X0Y10         RAMB18E1                                     r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.865    -0.243    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/aclk
    RAMB18_X0Y10         RAMB18E1                                     r  uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
                         clock pessimism             -0.200    -0.443    
    RAMB18_X0Y10         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    -0.260    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 uut_wave_make/dac_data_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            uut_dac_controller/dac_out_bus_r_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.716%)  route 0.174ns (55.284%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    0.200ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.199     0.199 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.640    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.239    -1.600 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.500    -1.100    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.074 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.583    -0.491    uut_wave_make/clk_in
    SLICE_X32Y27         FDCE                                         r  uut_wave_make/dac_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y27         FDCE (Prop_fdce_C_Q)         0.141    -0.350 r  uut_wave_make/dac_data_reg[5]/Q
                         net (fo=2, routed)           0.174    -0.176    uut_dac_controller/dac_out_bus[5]
    SLICE_X37Y27         FDCE                                         r  uut_dac_controller/dac_out_bus_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H4                                                0.000     0.000 r  sys_clk_i (IN)
                         net (fo=0)                   0.000     0.000    u1_clk_wiz_0/inst/clk_in1
    H4                   IBUF (Prop_ibuf_I_O)         0.387     0.387 r  u1_clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.868    u1_clk_wiz_0/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.549    -1.681 r  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545    -1.137    u1_clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.108 r  u1_clk_wiz_0/inst/clkout2_buf/O
                         net (fo=119, routed)         0.851    -0.257    uut_dac_controller/clk
    SLICE_X37Y27         FDCE                                         r  uut_dac_controller/dac_out_bus_r_reg[5]/C
                         clock pessimism             -0.200    -0.457    
    SLICE_X37Y27         FDCE (Hold_fdce_C_D)         0.072    -0.385    uut_dac_controller/dac_out_bus_r_reg[5]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.209    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB18_X0Y10    uut_wave_make/sin_wave_0/sin_wave/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_double_table.i_block_rom.i_pipe_1.pre_asyn_sin_RAM_op_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0   u1_clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X38Y25    uut_dac_controller/FSM_sequential_cstate_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         40.000      39.000     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X37Y26    uut_dac_controller/dac_data_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y22    uut_wave_make/tcnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y22    uut_wave_make/tcnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y22    uut_wave_make/tcnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y27    uut_wave_make/triangle_tmp_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X31Y27    uut_wave_make/triangle_tmp_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y22    uut_wave_make/tcnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y26    uut_dac_controller/dac_data_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X36Y26    uut_dac_controller/dac_sync_n_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y26    uut_dac_controller/div_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X36Y26    uut_dac_controller/div_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X38Y25    uut_dac_controller/FSM_sequential_cstate_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[0]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         20.000      19.500     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y25    uut_dac_controller/FSM_sequential_nstate_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y27    uut_wave_make/dac_data_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X33Y27    uut_wave_make/dac_data_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y27    uut_wave_make/dac_data_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X32Y27    uut_wave_make/dac_data_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   u1_clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  u1_clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



