# Router-1x3-TB-architecture
It's a Layer 3 routing device that forwards data packets between networks. The design and testbench are implemented in Verilog and SystemVerilog, with code and functional coverage completed. Modules like FSM, synchronizer, register, and FIFO are included, and linting was done using Design Compiler.
