// Seed: 1496671028
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6;
  tri0 id_7 = id_7;
  assign id_1 = id_4;
  assign id_7 = 1 / 1;
  module_2 modCall_1 (
      id_4,
      id_6,
      id_7
  );
  wire id_8;
endmodule
module module_1 (
    input  supply0 id_0,
    output supply1 id_1,
    input  uwire   id_2
);
  assign id_1 = 1'b0;
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = id_1;
endmodule
