

================================================================
== Vivado HLS Report for 'dense_resource_3'
================================================================
* Date:           Thu Apr  1 13:38:20 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.982 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                   Pipeline                  |
    |   min   |   max   |    min   |    max   | min | max |                     Type                    |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+
    |       76|       77| 0.531 us | 0.538 us |   64|   64| loop rewind(delay=0 initiation interval(s)) |
    +---------+---------+----------+----------+-----+-----+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReuseLoop  |       76|       76|        14|          1|          1|    64|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      -|       0|   2058|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    1903|   1953|    -|
|Memory           |        4|      -|       2|      2|    -|
|Multiplexer      |        -|      -|       -|   1686|    -|
|Register         |        0|      -|    3410|    128|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        4|     16|    5315|   5827|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        1|      7|       4|     10|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |myproject_axi_lshdEe_U3   |myproject_axi_lshdEe  |        0|      0|  1903|  1521|    0|
    |myproject_axi_muxeOg_U4   |myproject_axi_muxeOg  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U5   |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U6   |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U7   |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U8   |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U9   |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U10  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U11  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U12  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U13  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U14  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U15  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U16  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U17  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U18  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    |myproject_axi_muxfYi_U19  |myproject_axi_muxfYi  |        0|      0|     0|    27|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+
    |Total                     |                      |        0|      0|  1903|  1953|    0|
    +--------------------------+----------------------+---------+-------+------+------+-----+

    * DSP48E: 
    +--------------------------+----------------------+-----------+
    |         Instance         |        Module        | Expression|
    +--------------------------+----------------------+-----------+
    |myproject_axi_mulg8j_U20  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U21  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U22  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U23  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U24  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U25  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U26  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U27  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U28  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U29  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U30  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U31  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U32  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U33  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U34  |myproject_axi_mulg8j  |  i0 * i1  |
    |myproject_axi_mulg8j_U35  |myproject_axi_mulg8j  |  i0 * i1  |
    +--------------------------+----------------------+-----------+

    * Memory: 
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |outidx3_U  |dense_resource_3_bkb  |        0|  2|   2|    0|    64|    2|     1|          128|
    |w2_V_U     |dense_resource_3_cud  |        4|  0|   0|    0|    64|  112|     1|         7168|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                      |        4|  2|   2|    0|   128|  114|     2|         7296|
    +-----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |acc_0_V_fu_3396_p2                |     +    |      0|  0|   23|          16|          16|
    |acc_12_V_fu_3855_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_16_V_fu_4008_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_20_V_fu_4161_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_24_V_fu_4314_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_28_V_fu_4467_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_32_V_fu_4627_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_36_V_fu_4780_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_40_V_fu_4933_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_44_V_fu_5086_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_48_V_fu_5239_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_4_V_fu_3549_p2                |     +    |      0|  0|   23|          16|          16|
    |acc_52_V_fu_5392_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_56_V_fu_5545_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_60_V_fu_5698_p2               |     +    |      0|  0|   23|          16|          16|
    |acc_8_V_fu_3702_p2                |     +    |      0|  0|   23|          16|          16|
    |in_index_fu_3008_p2               |     +    |      0|  0|   39|          32|           1|
    |w_index_fu_2996_p2                |     +    |      0|  0|   15|           6|           1|
    |sub_ln160_1_fu_3086_p2            |     -    |      0|  0|   15|           8|           9|
    |sub_ln160_2_fu_3092_p2            |     -    |      0|  0|   15|           9|           9|
    |sub_ln160_3_fu_3122_p2            |     -    |      0|  0|   15|           8|           9|
    |sub_ln160_fu_3080_p2              |     -    |      0|  0|   15|           9|           9|
    |and_ln160_fu_3157_p2              |    and   |      0|  0|  256|         256|         256|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_215                  |    and   |      0|  0|    2|           1|           1|
    |ap_condition_697                  |    and   |      0|  0|    2|           1|           1|
    |icmp_ln151_fu_3002_p2             |   icmp   |      0|  0|   11|           6|           2|
    |icmp_ln160_fu_3052_p2             |   icmp   |      0|  0|   13|          10|          10|
    |icmp_ln168_fu_3024_p2             |   icmp   |      0|  0|   18|          28|           1|
    |lshr_ln160_1_fu_3151_p2           |   lshr   |      0|  0|  950|           2|         256|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|    2|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|    2|           1|           1|
    |empty_34_fu_3046_p2               |    or    |      0|  0|   10|          10|           4|
    |select_ln160_1_fu_3106_p3         |  select  |      0|  0|  256|           1|         256|
    |select_ln160_2_fu_3114_p3         |  select  |      0|  0|    9|           1|           9|
    |select_ln160_fu_3098_p3           |  select  |      0|  0|    9|           1|           9|
    |select_ln168_fu_3128_p3           |  select  |      0|  0|   32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|    2|           1|           2|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0| 2058|         650|        1105|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |acc_V_0_0_i144_reg_884                        |   9|          2|   16|         32|
    |acc_V_10_0_i124_reg_1024                      |   9|          2|   16|         32|
    |acc_V_11_0_i122_reg_1038                      |   9|          2|   16|         32|
    |acc_V_12_0_i120_reg_1052                      |   9|          2|   16|         32|
    |acc_V_13_0_i118_reg_1066                      |   9|          2|   16|         32|
    |acc_V_14_0_i116_reg_1080                      |   9|          2|   16|         32|
    |acc_V_15_0_i114_reg_1094                      |   9|          2|   16|         32|
    |acc_V_16_0_i112_reg_1108                      |   9|          2|   16|         32|
    |acc_V_17_0_i110_reg_1122                      |   9|          2|   16|         32|
    |acc_V_18_0_i108_reg_1136                      |   9|          2|   16|         32|
    |acc_V_19_0_i106_reg_1150                      |   9|          2|   16|         32|
    |acc_V_1_0_i142_reg_898                        |   9|          2|   16|         32|
    |acc_V_20_0_i104_reg_1164                      |   9|          2|   16|         32|
    |acc_V_21_0_i102_reg_1178                      |   9|          2|   16|         32|
    |acc_V_22_0_i100_reg_1192                      |   9|          2|   16|         32|
    |acc_V_23_0_i98_reg_1206                       |   9|          2|   16|         32|
    |acc_V_24_0_i96_reg_1220                       |   9|          2|   16|         32|
    |acc_V_25_0_i94_reg_1234                       |   9|          2|   16|         32|
    |acc_V_26_0_i92_reg_1248                       |   9|          2|   16|         32|
    |acc_V_27_0_i90_reg_1262                       |   9|          2|   16|         32|
    |acc_V_28_0_i88_reg_1276                       |   9|          2|   16|         32|
    |acc_V_29_0_i86_reg_1290                       |   9|          2|   16|         32|
    |acc_V_2_0_i140_reg_912                        |   9|          2|   16|         32|
    |acc_V_30_0_i84_reg_1304                       |   9|          2|   16|         32|
    |acc_V_31_0_i82_reg_1318                       |   9|          2|   16|         32|
    |acc_V_32_0_i80_reg_1332                       |   9|          2|   16|         32|
    |acc_V_33_0_i78_reg_1346                       |   9|          2|   16|         32|
    |acc_V_34_0_i76_reg_1360                       |   9|          2|   16|         32|
    |acc_V_35_0_i74_reg_1374                       |   9|          2|   16|         32|
    |acc_V_36_0_i72_reg_1388                       |   9|          2|   16|         32|
    |acc_V_37_0_i70_reg_1402                       |   9|          2|   16|         32|
    |acc_V_38_0_i68_reg_1416                       |   9|          2|   16|         32|
    |acc_V_39_0_i66_reg_1430                       |   9|          2|   16|         32|
    |acc_V_3_0_i138_reg_926                        |   9|          2|   16|         32|
    |acc_V_40_0_i64_reg_1444                       |   9|          2|   16|         32|
    |acc_V_41_0_i62_reg_1458                       |   9|          2|   16|         32|
    |acc_V_42_0_i60_reg_1472                       |   9|          2|   16|         32|
    |acc_V_43_0_i58_reg_1486                       |   9|          2|   16|         32|
    |acc_V_44_0_i56_reg_1500                       |   9|          2|   16|         32|
    |acc_V_45_0_i54_reg_1514                       |   9|          2|   16|         32|
    |acc_V_46_0_i52_reg_1528                       |   9|          2|   16|         32|
    |acc_V_47_0_i50_reg_1542                       |   9|          2|   16|         32|
    |acc_V_48_0_i48_reg_1556                       |   9|          2|   16|         32|
    |acc_V_49_0_i46_reg_1570                       |   9|          2|   16|         32|
    |acc_V_4_0_i136_reg_940                        |   9|          2|   16|         32|
    |acc_V_50_0_i44_reg_1584                       |   9|          2|   16|         32|
    |acc_V_51_0_i42_reg_1598                       |   9|          2|   16|         32|
    |acc_V_52_0_i40_reg_1612                       |   9|          2|   16|         32|
    |acc_V_53_0_i38_reg_1626                       |   9|          2|   16|         32|
    |acc_V_54_0_i36_reg_1640                       |   9|          2|   16|         32|
    |acc_V_55_0_i34_reg_1654                       |   9|          2|   16|         32|
    |acc_V_56_0_i32_reg_1668                       |   9|          2|   16|         32|
    |acc_V_57_0_i30_reg_1682                       |   9|          2|   16|         32|
    |acc_V_58_0_i28_reg_1696                       |   9|          2|   16|         32|
    |acc_V_59_0_i26_reg_1710                       |   9|          2|   16|         32|
    |acc_V_5_0_i134_reg_954                        |   9|          2|   16|         32|
    |acc_V_60_0_i24_reg_1724                       |   9|          2|   16|         32|
    |acc_V_61_0_i22_reg_1738                       |   9|          2|   16|         32|
    |acc_V_62_0_i20_reg_1752                       |   9|          2|   16|         32|
    |acc_V_63_0_i18_reg_1766                       |   9|          2|   16|         32|
    |acc_V_6_0_i132_reg_968                        |   9|          2|   16|         32|
    |acc_V_7_0_i130_reg_982                        |   9|          2|   16|         32|
    |acc_V_8_0_i128_reg_996                        |   9|          2|   16|         32|
    |acc_V_9_0_i126_reg_1010                       |   9|          2|   16|         32|
    |ap_NS_fsm                                     |  15|          3|    1|          3|
    |ap_done                                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter13                      |   9|          2|    1|          2|
    |ap_phi_mux_acc_V_0_1_i_phi_fu_1841_p8         |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_10_1_i_phi_fu_1955_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_11_1_i_phi_fu_1936_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_12_1_i_phi_fu_2069_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_13_1_i_phi_fu_2050_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_14_1_i_phi_fu_2031_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_15_1_i_phi_fu_2012_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_16_1_i_phi_fu_2145_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_17_1_i_phi_fu_2126_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_18_1_i_phi_fu_2107_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_19_1_i_phi_fu_2088_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_1_1_i_phi_fu_1822_p8         |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_20_1_i_phi_fu_2221_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_21_1_i_phi_fu_2202_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_22_1_i_phi_fu_2183_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_23_1_i_phi_fu_2164_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_24_1_i_phi_fu_2297_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_25_1_i_phi_fu_2278_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_26_1_i_phi_fu_2259_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_27_1_i_phi_fu_2240_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_28_1_i_phi_fu_2373_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_29_1_i_phi_fu_2354_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_2_1_i_phi_fu_1803_p8         |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_30_1_i_phi_fu_2335_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_31_1_i_phi_fu_2316_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_32_1_i_phi_fu_2449_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_33_1_i_phi_fu_2430_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_34_1_i_phi_fu_2411_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_35_1_i_phi_fu_2392_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_36_1_i_phi_fu_2525_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_37_1_i_phi_fu_2506_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_38_1_i_phi_fu_2487_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_39_1_i_phi_fu_2468_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_3_1_i_phi_fu_1784_p8         |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_40_1_i_phi_fu_2601_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_41_1_i_phi_fu_2582_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_42_1_i_phi_fu_2563_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_43_1_i_phi_fu_2544_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_44_1_i_phi_fu_2677_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_45_1_i_phi_fu_2658_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_46_1_i_phi_fu_2639_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_47_1_i_phi_fu_2620_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_48_1_i_phi_fu_2753_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_49_1_i_phi_fu_2734_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_4_1_i_phi_fu_1917_p8         |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_50_1_i_phi_fu_2715_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_51_1_i_phi_fu_2696_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_52_1_i_phi_fu_2829_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_53_1_i_phi_fu_2810_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_54_1_i_phi_fu_2791_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_55_1_i_phi_fu_2772_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_56_1_i_phi_fu_2905_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_57_1_i_phi_fu_2886_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_58_1_i_phi_fu_2867_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_59_1_i_phi_fu_2848_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_5_1_i_phi_fu_1898_p8         |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_60_1_i_phi_fu_2981_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_61_1_i_phi_fu_2962_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_62_1_i_phi_fu_2943_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_63_1_i_phi_fu_2924_p8        |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_6_1_i_phi_fu_1879_p8         |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_7_1_i_phi_fu_1860_p8         |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_8_1_i_phi_fu_1993_p8         |  15|          3|   16|         48|
    |ap_phi_mux_acc_V_9_1_i_phi_fu_1974_p8         |  15|          3|   16|         48|
    |ap_phi_mux_data_V_load_phi_phi_fu_876_p4      |   9|          2|  256|        512|
    |ap_phi_mux_data_V_load_rewind_phi_fu_862_p6   |   9|          2|  256|        512|
    |ap_phi_mux_do_init_phi_fu_816_p6              |  15|          3|    1|          3|
    |ap_phi_mux_in_index_0_i_i146_phi_fu_847_p6    |  15|          3|   32|         96|
    |ap_phi_mux_w_index145_phi_fu_832_p6           |  15|          3|    6|         18|
    |ap_phi_reg_pp0_iter2_data_V_load_phi_reg_872  |   9|          2|  256|        512|
    |data_V_blk_n                                  |   9|          2|    1|          2|
    |data_V_load_phi_reg_872                       |   9|          2|  256|        512|
    |in_index_0_i_i146_reg_843                     |   9|          2|   32|         64|
    |w_index145_reg_828                            |   9|          2|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |1686|        352| 3154|       7372|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+-----+----+-----+-----------+
    |                     Name                     |  FF | LUT| Bits| Const Bits|
    +----------------------------------------------+-----+----+-----+-----------+
    |acc_V_0_0_i144_reg_884                        |   16|   0|   16|          0|
    |acc_V_10_0_i124_reg_1024                      |   16|   0|   16|          0|
    |acc_V_11_0_i122_reg_1038                      |   16|   0|   16|          0|
    |acc_V_12_0_i120_reg_1052                      |   16|   0|   16|          0|
    |acc_V_13_0_i118_reg_1066                      |   16|   0|   16|          0|
    |acc_V_14_0_i116_reg_1080                      |   16|   0|   16|          0|
    |acc_V_15_0_i114_reg_1094                      |   16|   0|   16|          0|
    |acc_V_16_0_i112_reg_1108                      |   16|   0|   16|          0|
    |acc_V_17_0_i110_reg_1122                      |   16|   0|   16|          0|
    |acc_V_18_0_i108_reg_1136                      |   16|   0|   16|          0|
    |acc_V_19_0_i106_reg_1150                      |   16|   0|   16|          0|
    |acc_V_1_0_i142_reg_898                        |   16|   0|   16|          0|
    |acc_V_20_0_i104_reg_1164                      |   16|   0|   16|          0|
    |acc_V_21_0_i102_reg_1178                      |   16|   0|   16|          0|
    |acc_V_22_0_i100_reg_1192                      |   16|   0|   16|          0|
    |acc_V_23_0_i98_reg_1206                       |   16|   0|   16|          0|
    |acc_V_24_0_i96_reg_1220                       |   16|   0|   16|          0|
    |acc_V_25_0_i94_reg_1234                       |   16|   0|   16|          0|
    |acc_V_26_0_i92_reg_1248                       |   16|   0|   16|          0|
    |acc_V_27_0_i90_reg_1262                       |   16|   0|   16|          0|
    |acc_V_28_0_i88_reg_1276                       |   16|   0|   16|          0|
    |acc_V_29_0_i86_reg_1290                       |   16|   0|   16|          0|
    |acc_V_2_0_i140_reg_912                        |   16|   0|   16|          0|
    |acc_V_30_0_i84_reg_1304                       |   16|   0|   16|          0|
    |acc_V_31_0_i82_reg_1318                       |   16|   0|   16|          0|
    |acc_V_32_0_i80_reg_1332                       |   16|   0|   16|          0|
    |acc_V_33_0_i78_reg_1346                       |   16|   0|   16|          0|
    |acc_V_34_0_i76_reg_1360                       |   16|   0|   16|          0|
    |acc_V_35_0_i74_reg_1374                       |   16|   0|   16|          0|
    |acc_V_36_0_i72_reg_1388                       |   16|   0|   16|          0|
    |acc_V_37_0_i70_reg_1402                       |   16|   0|   16|          0|
    |acc_V_38_0_i68_reg_1416                       |   16|   0|   16|          0|
    |acc_V_39_0_i66_reg_1430                       |   16|   0|   16|          0|
    |acc_V_3_0_i138_reg_926                        |   16|   0|   16|          0|
    |acc_V_40_0_i64_reg_1444                       |   16|   0|   16|          0|
    |acc_V_41_0_i62_reg_1458                       |   16|   0|   16|          0|
    |acc_V_42_0_i60_reg_1472                       |   16|   0|   16|          0|
    |acc_V_43_0_i58_reg_1486                       |   16|   0|   16|          0|
    |acc_V_44_0_i56_reg_1500                       |   16|   0|   16|          0|
    |acc_V_45_0_i54_reg_1514                       |   16|   0|   16|          0|
    |acc_V_46_0_i52_reg_1528                       |   16|   0|   16|          0|
    |acc_V_47_0_i50_reg_1542                       |   16|   0|   16|          0|
    |acc_V_48_0_i48_reg_1556                       |   16|   0|   16|          0|
    |acc_V_49_0_i46_reg_1570                       |   16|   0|   16|          0|
    |acc_V_4_0_i136_reg_940                        |   16|   0|   16|          0|
    |acc_V_50_0_i44_reg_1584                       |   16|   0|   16|          0|
    |acc_V_51_0_i42_reg_1598                       |   16|   0|   16|          0|
    |acc_V_52_0_i40_reg_1612                       |   16|   0|   16|          0|
    |acc_V_53_0_i38_reg_1626                       |   16|   0|   16|          0|
    |acc_V_54_0_i36_reg_1640                       |   16|   0|   16|          0|
    |acc_V_55_0_i34_reg_1654                       |   16|   0|   16|          0|
    |acc_V_56_0_i32_reg_1668                       |   16|   0|   16|          0|
    |acc_V_57_0_i30_reg_1682                       |   16|   0|   16|          0|
    |acc_V_58_0_i28_reg_1696                       |   16|   0|   16|          0|
    |acc_V_59_0_i26_reg_1710                       |   16|   0|   16|          0|
    |acc_V_5_0_i134_reg_954                        |   16|   0|   16|          0|
    |acc_V_60_0_i24_reg_1724                       |   16|   0|   16|          0|
    |acc_V_61_0_i22_reg_1738                       |   16|   0|   16|          0|
    |acc_V_62_0_i20_reg_1752                       |   16|   0|   16|          0|
    |acc_V_63_0_i18_reg_1766                       |   16|   0|   16|          0|
    |acc_V_6_0_i132_reg_968                        |   16|   0|   16|          0|
    |acc_V_7_0_i130_reg_982                        |   16|   0|   16|          0|
    |acc_V_8_0_i128_reg_996                        |   16|   0|   16|          0|
    |acc_V_9_0_i126_reg_1010                       |   16|   0|   16|          0|
    |ap_CS_fsm                                     |    2|   0|    2|          0|
    |ap_done_reg                                   |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                      |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                       |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_data_V_load_phi_reg_872  |  256|   0|  256|          0|
    |ap_phi_reg_pp0_iter2_data_V_load_phi_reg_872  |  256|   0|  256|          0|
    |data_V_load_phi_reg_872                       |  256|   0|  256|          0|
    |data_V_load_rewind_reg_858                    |  256|   0|  256|          0|
    |do_init_reg_812                               |    1|   0|    1|          0|
    |icmp_ln151_reg_5811                           |    1|   0|    1|          0|
    |icmp_ln168_reg_5825                           |    1|   0|    1|          0|
    |in_index_0_i_i146_reg_843                     |   32|   0|   32|          0|
    |in_index_reg_5820                             |   32|   0|   32|          0|
    |lshr_ln160_reg_5860                           |  256|   0|  256|          0|
    |mul_ln1118_10_reg_6092                        |   22|   0|   22|          0|
    |mul_ln1118_11_reg_6097                        |   22|   0|   22|          0|
    |mul_ln1118_12_reg_6102                        |   22|   0|   22|          0|
    |mul_ln1118_13_reg_6107                        |   22|   0|   22|          0|
    |mul_ln1118_14_reg_6112                        |   22|   0|   22|          0|
    |mul_ln1118_15_reg_6117                        |   22|   0|   22|          0|
    |mul_ln1118_16_reg_6122                        |   22|   0|   22|          0|
    |mul_ln1118_17_reg_6127                        |   22|   0|   22|          0|
    |mul_ln1118_18_reg_6132                        |   22|   0|   22|          0|
    |mul_ln1118_19_reg_6137                        |   22|   0|   22|          0|
    |mul_ln1118_5_reg_6067                         |   22|   0|   22|          0|
    |mul_ln1118_6_reg_6072                         |   22|   0|   22|          0|
    |mul_ln1118_7_reg_6077                         |   22|   0|   22|          0|
    |mul_ln1118_8_reg_6082                         |   22|   0|   22|          0|
    |mul_ln1118_9_reg_6087                         |   22|   0|   22|          0|
    |mul_ln1118_reg_6062                           |   22|   0|   22|          0|
    |out_index_reg_5870                            |    2|   0|    2|          0|
    |select_ln160_1_reg_5830                       |  256|   0|  256|          0|
    |select_ln160_2_reg_5835                       |    9|   0|    9|          0|
    |sub_ln160_3_reg_5840                          |    8|   0|    9|          1|
    |tmp_100_i_reg_5917                            |    7|   0|    7|          0|
    |tmp_101_i_reg_5922                            |    7|   0|    7|          0|
    |tmp_102_i_reg_5927                            |    7|   0|    7|          0|
    |tmp_103_i_reg_5932                            |    7|   0|    7|          0|
    |tmp_104_i_reg_5937                            |    7|   0|    7|          0|
    |tmp_105_i_reg_5942                            |    7|   0|    7|          0|
    |tmp_106_i_reg_5947                            |    7|   0|    7|          0|
    |tmp_107_i_reg_5952                            |    7|   0|    7|          0|
    |tmp_108_i_reg_5957                            |    7|   0|    7|          0|
    |tmp_94_i_reg_5887                             |    7|   0|    7|          0|
    |tmp_95_i_reg_5892                             |    7|   0|    7|          0|
    |tmp_96_i_reg_5897                             |    7|   0|    7|          0|
    |tmp_97_i_reg_5902                             |    7|   0|    7|          0|
    |tmp_98_i_reg_5907                             |    7|   0|    7|          0|
    |tmp_99_i_reg_5912                             |    7|   0|    7|          0|
    |trunc_ln160_1_reg_5877                        |   16|   0|   16|          0|
    |trunc_ln160_2_reg_5882                        |    7|   0|    7|          0|
    |w_index145_reg_828                            |    6|   0|    6|          0|
    |w_index_reg_5806                              |    6|   0|    6|          0|
    |icmp_ln151_reg_5811                           |   64|  32|    1|          0|
    |out_index_reg_5870                            |   64|  32|    2|          0|
    |sub_ln160_3_reg_5840                          |   64|  32|    9|          1|
    |w_index145_reg_828                            |   64|  32|    6|          0|
    +----------------------------------------------+-----+----+-----+-----------+
    |Total                                         | 3410| 128| 3173|          2|
    +----------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------+-----+-----+------------+------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_resource.3 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_resource.3 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_resource.3 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_resource.3 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | dense_resource.3 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_resource.3 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_resource.3 | return value |
|data_V_dout      |  in |  256|   ap_fifo  |      data_V      |    pointer   |
|data_V_empty_n   |  in |    1|   ap_fifo  |      data_V      |    pointer   |
|data_V_read      | out |    1|   ap_fifo  |      data_V      |    pointer   |
|res_0_V          | out |   16|   ap_vld   |      res_0_V     |    pointer   |
|res_0_V_ap_vld   | out |    1|   ap_vld   |      res_0_V     |    pointer   |
|res_1_V          | out |   16|   ap_vld   |      res_1_V     |    pointer   |
|res_1_V_ap_vld   | out |    1|   ap_vld   |      res_1_V     |    pointer   |
|res_2_V          | out |   16|   ap_vld   |      res_2_V     |    pointer   |
|res_2_V_ap_vld   | out |    1|   ap_vld   |      res_2_V     |    pointer   |
|res_3_V          | out |   16|   ap_vld   |      res_3_V     |    pointer   |
|res_3_V_ap_vld   | out |    1|   ap_vld   |      res_3_V     |    pointer   |
|res_4_V          | out |   16|   ap_vld   |      res_4_V     |    pointer   |
|res_4_V_ap_vld   | out |    1|   ap_vld   |      res_4_V     |    pointer   |
|res_5_V          | out |   16|   ap_vld   |      res_5_V     |    pointer   |
|res_5_V_ap_vld   | out |    1|   ap_vld   |      res_5_V     |    pointer   |
|res_6_V          | out |   16|   ap_vld   |      res_6_V     |    pointer   |
|res_6_V_ap_vld   | out |    1|   ap_vld   |      res_6_V     |    pointer   |
|res_7_V          | out |   16|   ap_vld   |      res_7_V     |    pointer   |
|res_7_V_ap_vld   | out |    1|   ap_vld   |      res_7_V     |    pointer   |
|res_8_V          | out |   16|   ap_vld   |      res_8_V     |    pointer   |
|res_8_V_ap_vld   | out |    1|   ap_vld   |      res_8_V     |    pointer   |
|res_9_V          | out |   16|   ap_vld   |      res_9_V     |    pointer   |
|res_9_V_ap_vld   | out |    1|   ap_vld   |      res_9_V     |    pointer   |
|res_10_V         | out |   16|   ap_vld   |     res_10_V     |    pointer   |
|res_10_V_ap_vld  | out |    1|   ap_vld   |     res_10_V     |    pointer   |
|res_11_V         | out |   16|   ap_vld   |     res_11_V     |    pointer   |
|res_11_V_ap_vld  | out |    1|   ap_vld   |     res_11_V     |    pointer   |
|res_12_V         | out |   16|   ap_vld   |     res_12_V     |    pointer   |
|res_12_V_ap_vld  | out |    1|   ap_vld   |     res_12_V     |    pointer   |
|res_13_V         | out |   16|   ap_vld   |     res_13_V     |    pointer   |
|res_13_V_ap_vld  | out |    1|   ap_vld   |     res_13_V     |    pointer   |
|res_14_V         | out |   16|   ap_vld   |     res_14_V     |    pointer   |
|res_14_V_ap_vld  | out |    1|   ap_vld   |     res_14_V     |    pointer   |
|res_15_V         | out |   16|   ap_vld   |     res_15_V     |    pointer   |
|res_15_V_ap_vld  | out |    1|   ap_vld   |     res_15_V     |    pointer   |
|res_16_V         | out |   16|   ap_vld   |     res_16_V     |    pointer   |
|res_16_V_ap_vld  | out |    1|   ap_vld   |     res_16_V     |    pointer   |
|res_17_V         | out |   16|   ap_vld   |     res_17_V     |    pointer   |
|res_17_V_ap_vld  | out |    1|   ap_vld   |     res_17_V     |    pointer   |
|res_18_V         | out |   16|   ap_vld   |     res_18_V     |    pointer   |
|res_18_V_ap_vld  | out |    1|   ap_vld   |     res_18_V     |    pointer   |
|res_19_V         | out |   16|   ap_vld   |     res_19_V     |    pointer   |
|res_19_V_ap_vld  | out |    1|   ap_vld   |     res_19_V     |    pointer   |
|res_20_V         | out |   16|   ap_vld   |     res_20_V     |    pointer   |
|res_20_V_ap_vld  | out |    1|   ap_vld   |     res_20_V     |    pointer   |
|res_21_V         | out |   16|   ap_vld   |     res_21_V     |    pointer   |
|res_21_V_ap_vld  | out |    1|   ap_vld   |     res_21_V     |    pointer   |
|res_22_V         | out |   16|   ap_vld   |     res_22_V     |    pointer   |
|res_22_V_ap_vld  | out |    1|   ap_vld   |     res_22_V     |    pointer   |
|res_23_V         | out |   16|   ap_vld   |     res_23_V     |    pointer   |
|res_23_V_ap_vld  | out |    1|   ap_vld   |     res_23_V     |    pointer   |
|res_24_V         | out |   16|   ap_vld   |     res_24_V     |    pointer   |
|res_24_V_ap_vld  | out |    1|   ap_vld   |     res_24_V     |    pointer   |
|res_25_V         | out |   16|   ap_vld   |     res_25_V     |    pointer   |
|res_25_V_ap_vld  | out |    1|   ap_vld   |     res_25_V     |    pointer   |
|res_26_V         | out |   16|   ap_vld   |     res_26_V     |    pointer   |
|res_26_V_ap_vld  | out |    1|   ap_vld   |     res_26_V     |    pointer   |
|res_27_V         | out |   16|   ap_vld   |     res_27_V     |    pointer   |
|res_27_V_ap_vld  | out |    1|   ap_vld   |     res_27_V     |    pointer   |
|res_28_V         | out |   16|   ap_vld   |     res_28_V     |    pointer   |
|res_28_V_ap_vld  | out |    1|   ap_vld   |     res_28_V     |    pointer   |
|res_29_V         | out |   16|   ap_vld   |     res_29_V     |    pointer   |
|res_29_V_ap_vld  | out |    1|   ap_vld   |     res_29_V     |    pointer   |
|res_30_V         | out |   16|   ap_vld   |     res_30_V     |    pointer   |
|res_30_V_ap_vld  | out |    1|   ap_vld   |     res_30_V     |    pointer   |
|res_31_V         | out |   16|   ap_vld   |     res_31_V     |    pointer   |
|res_31_V_ap_vld  | out |    1|   ap_vld   |     res_31_V     |    pointer   |
|res_32_V         | out |   16|   ap_vld   |     res_32_V     |    pointer   |
|res_32_V_ap_vld  | out |    1|   ap_vld   |     res_32_V     |    pointer   |
|res_33_V         | out |   16|   ap_vld   |     res_33_V     |    pointer   |
|res_33_V_ap_vld  | out |    1|   ap_vld   |     res_33_V     |    pointer   |
|res_34_V         | out |   16|   ap_vld   |     res_34_V     |    pointer   |
|res_34_V_ap_vld  | out |    1|   ap_vld   |     res_34_V     |    pointer   |
|res_35_V         | out |   16|   ap_vld   |     res_35_V     |    pointer   |
|res_35_V_ap_vld  | out |    1|   ap_vld   |     res_35_V     |    pointer   |
|res_36_V         | out |   16|   ap_vld   |     res_36_V     |    pointer   |
|res_36_V_ap_vld  | out |    1|   ap_vld   |     res_36_V     |    pointer   |
|res_37_V         | out |   16|   ap_vld   |     res_37_V     |    pointer   |
|res_37_V_ap_vld  | out |    1|   ap_vld   |     res_37_V     |    pointer   |
|res_38_V         | out |   16|   ap_vld   |     res_38_V     |    pointer   |
|res_38_V_ap_vld  | out |    1|   ap_vld   |     res_38_V     |    pointer   |
|res_39_V         | out |   16|   ap_vld   |     res_39_V     |    pointer   |
|res_39_V_ap_vld  | out |    1|   ap_vld   |     res_39_V     |    pointer   |
|res_40_V         | out |   16|   ap_vld   |     res_40_V     |    pointer   |
|res_40_V_ap_vld  | out |    1|   ap_vld   |     res_40_V     |    pointer   |
|res_41_V         | out |   16|   ap_vld   |     res_41_V     |    pointer   |
|res_41_V_ap_vld  | out |    1|   ap_vld   |     res_41_V     |    pointer   |
|res_42_V         | out |   16|   ap_vld   |     res_42_V     |    pointer   |
|res_42_V_ap_vld  | out |    1|   ap_vld   |     res_42_V     |    pointer   |
|res_43_V         | out |   16|   ap_vld   |     res_43_V     |    pointer   |
|res_43_V_ap_vld  | out |    1|   ap_vld   |     res_43_V     |    pointer   |
|res_44_V         | out |   16|   ap_vld   |     res_44_V     |    pointer   |
|res_44_V_ap_vld  | out |    1|   ap_vld   |     res_44_V     |    pointer   |
|res_45_V         | out |   16|   ap_vld   |     res_45_V     |    pointer   |
|res_45_V_ap_vld  | out |    1|   ap_vld   |     res_45_V     |    pointer   |
|res_46_V         | out |   16|   ap_vld   |     res_46_V     |    pointer   |
|res_46_V_ap_vld  | out |    1|   ap_vld   |     res_46_V     |    pointer   |
|res_47_V         | out |   16|   ap_vld   |     res_47_V     |    pointer   |
|res_47_V_ap_vld  | out |    1|   ap_vld   |     res_47_V     |    pointer   |
|res_48_V         | out |   16|   ap_vld   |     res_48_V     |    pointer   |
|res_48_V_ap_vld  | out |    1|   ap_vld   |     res_48_V     |    pointer   |
|res_49_V         | out |   16|   ap_vld   |     res_49_V     |    pointer   |
|res_49_V_ap_vld  | out |    1|   ap_vld   |     res_49_V     |    pointer   |
|res_50_V         | out |   16|   ap_vld   |     res_50_V     |    pointer   |
|res_50_V_ap_vld  | out |    1|   ap_vld   |     res_50_V     |    pointer   |
|res_51_V         | out |   16|   ap_vld   |     res_51_V     |    pointer   |
|res_51_V_ap_vld  | out |    1|   ap_vld   |     res_51_V     |    pointer   |
|res_52_V         | out |   16|   ap_vld   |     res_52_V     |    pointer   |
|res_52_V_ap_vld  | out |    1|   ap_vld   |     res_52_V     |    pointer   |
|res_53_V         | out |   16|   ap_vld   |     res_53_V     |    pointer   |
|res_53_V_ap_vld  | out |    1|   ap_vld   |     res_53_V     |    pointer   |
|res_54_V         | out |   16|   ap_vld   |     res_54_V     |    pointer   |
|res_54_V_ap_vld  | out |    1|   ap_vld   |     res_54_V     |    pointer   |
|res_55_V         | out |   16|   ap_vld   |     res_55_V     |    pointer   |
|res_55_V_ap_vld  | out |    1|   ap_vld   |     res_55_V     |    pointer   |
|res_56_V         | out |   16|   ap_vld   |     res_56_V     |    pointer   |
|res_56_V_ap_vld  | out |    1|   ap_vld   |     res_56_V     |    pointer   |
|res_57_V         | out |   16|   ap_vld   |     res_57_V     |    pointer   |
|res_57_V_ap_vld  | out |    1|   ap_vld   |     res_57_V     |    pointer   |
|res_58_V         | out |   16|   ap_vld   |     res_58_V     |    pointer   |
|res_58_V_ap_vld  | out |    1|   ap_vld   |     res_58_V     |    pointer   |
|res_59_V         | out |   16|   ap_vld   |     res_59_V     |    pointer   |
|res_59_V_ap_vld  | out |    1|   ap_vld   |     res_59_V     |    pointer   |
|res_60_V         | out |   16|   ap_vld   |     res_60_V     |    pointer   |
|res_60_V_ap_vld  | out |    1|   ap_vld   |     res_60_V     |    pointer   |
|res_61_V         | out |   16|   ap_vld   |     res_61_V     |    pointer   |
|res_61_V_ap_vld  | out |    1|   ap_vld   |     res_61_V     |    pointer   |
|res_62_V         | out |   16|   ap_vld   |     res_62_V     |    pointer   |
|res_62_V_ap_vld  | out |    1|   ap_vld   |     res_62_V     |    pointer   |
|res_63_V         | out |   16|   ap_vld   |     res_63_V     |    pointer   |
|res_63_V_ap_vld  | out |    1|   ap_vld   |     res_63_V     |    pointer   |
+-----------------+-----+-----+------------+------------------+--------------+

