Library IEEE;
use ieee.std_logic_1164.all;

entity bits_to_display is
	port (
			A0, A1, A2, A3: in std_logic;
			a, b, c, d, e, f, g: out std_logic
			);
end bits_to_display;

architecture value_assignment of bits_to_display is
	begin
		a <= (NOT A0 AND A1 AND NOT A2 AND NOT A3) OR (NOT A0 AND NOT A1 AND NOT A2 AND A3) OR
			  (A0 AND A1 AND NOT A2 AND A3) OR (A0 AND NOT A1 AND A2 AND A3);
		b <= (NOT A0 AND A1 AND NOT A2 AND A3) OR (A0 AND A1 AND NOT A3) OR (A0 AND A2 AND A3) OR (A1 AND A2 
		AND NOT A3);
		c <= (NOT A0 AND NOT A1 AND A2 AND NOT A3) OR (A0 AND A1 AND A2) OR (A0 AND A1 AND NOT A3);
		d <= (NOT A0 AND NOT A1 AND NOT A2 AND A3) OR (NOT A0 AND A1 AND NOT A2 AND NOT A3) OR (A1 AND A2 AND A3)
				OR (A0 AND NOT A1 AND A2 AND NOT A3);
		e <= (NOT A1 AND NOT A2 AND A3) OR (NOT A0 AND A1 AND NOT A2) OR (NOT A0 AND A2 AND A3);
		f <= (A0 AND A1 AND NOT A2 AND A3) OR (NOT A0 AND NOT A1 AND A3) OR (NOT A0 AND NOT A1 AND A2) OR 
				(NOT A0 AND A2 AND A3);
		g <= (NOT A0 AND A1 AND A2 AND A3) OR (A0 AND A1 AND NOT A2 AND NOT A3) OR (NOT A0 AND NOT A1 AND NOT A2);
	end value_assignment;
		