0.7
2020.2
Oct 14 2022
05:20:55
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/8_1_Mux/8_1_Mux.sim/sim_1/behav/xsim/glbl.v,1665704903,verilog,,,,glbl,,,,,,,,
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/8_1_Mux/8_1_Mux.srcs/sim_1/new/tb.v,1677302519,verilog,,,,tb,,,,,,,,
C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/8_1_Mux/8_1_Mux.srcs/sources_1/new/top.v,1677307967,verilog,,C:/Users/Hp/Desktop/Desktop/Education/Certification/Electronics Design/Verilog for an FPGA Engineer with Xilinx Vivado Design Suite/8_1_Mux/8_1_Mux.srcs/sim_1/new/tb.v,,top,,,,,,,,
