// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1.0
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _Loop_HConvH_proc8_HH_
#define _Loop_HConvH_proc8_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "filter11x11_strm_mul_32ns_32ns_64_3_1.h"
#include "filter11x11_strm_mul_8ns_32s_32_3_1.h"
#include "filter11x11_strm_mul_10ns_32s_32_3_1.h"
#include "filter11x11_strm_mul_11ns_32s_32_3_1.h"

namespace ap_rtl {

struct Loop_HConvH_proc8 : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<32> > height_dout;
    sc_in< sc_logic > height_empty_n;
    sc_out< sc_logic > height_read;
    sc_in< sc_lv<32> > width_dout;
    sc_in< sc_logic > width_empty_n;
    sc_out< sc_logic > width_read;
    sc_in< sc_lv<32> > src_V_TDATA;
    sc_in< sc_logic > src_V_TVALID;
    sc_out< sc_logic > src_V_TREADY;
    sc_out< sc_lv<32> > hconv_V_din;
    sc_in< sc_logic > hconv_V_full_n;
    sc_out< sc_logic > hconv_V_write;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    Loop_HConvH_proc8(sc_module_name name);
    SC_HAS_PROCESS(Loop_HConvH_proc8);

    ~Loop_HConvH_proc8();

    sc_trace_file* mVcdFile;

    filter11x11_strm_mul_32ns_32ns_64_3_1<1,3,32,32,64>* filter11x11_strm_mul_32ns_32ns_64_3_1_U12;
    filter11x11_strm_mul_8ns_32s_32_3_1<1,3,8,32,32>* filter11x11_strm_mul_8ns_32s_32_3_1_U13;
    filter11x11_strm_mul_10ns_32s_32_3_1<1,3,10,32,32>* filter11x11_strm_mul_10ns_32s_32_3_1_U14;
    filter11x11_strm_mul_11ns_32s_32_3_1<1,3,11,32,32>* filter11x11_strm_mul_11ns_32s_32_3_1_U15;
    filter11x11_strm_mul_11ns_32s_32_3_1<1,3,11,32,32>* filter11x11_strm_mul_11ns_32s_32_3_1_U16;
    filter11x11_strm_mul_10ns_32s_32_3_1<1,3,10,32,32>* filter11x11_strm_mul_10ns_32s_32_3_1_U17;
    filter11x11_strm_mul_8ns_32s_32_3_1<1,3,8,32,32>* filter11x11_strm_mul_8ns_32s_32_3_1_U18;
    filter11x11_strm_mul_11ns_32s_32_3_1<1,3,11,32,32>* filter11x11_strm_mul_11ns_32s_32_3_1_U19;
    filter11x11_strm_mul_10ns_32s_32_3_1<1,3,10,32,32>* filter11x11_strm_mul_10ns_32s_32_3_1_U20;
    filter11x11_strm_mul_10ns_32s_32_3_1<1,3,10,32,32>* filter11x11_strm_mul_10ns_32s_32_3_1_U21;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<6> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > src_V_0_data_out;
    sc_signal< sc_logic > src_V_0_vld_in;
    sc_signal< sc_logic > src_V_0_vld_out;
    sc_signal< sc_logic > src_V_0_ack_in;
    sc_signal< sc_logic > src_V_0_ack_out;
    sc_signal< sc_lv<32> > src_V_0_payload_A;
    sc_signal< sc_lv<32> > src_V_0_payload_B;
    sc_signal< sc_logic > src_V_0_sel_rd;
    sc_signal< sc_logic > src_V_0_sel_wr;
    sc_signal< sc_logic > src_V_0_sel;
    sc_signal< sc_logic > src_V_0_load_A;
    sc_signal< sc_logic > src_V_0_load_B;
    sc_signal< sc_lv<2> > src_V_0_state;
    sc_signal< sc_logic > src_V_0_state_cmp_full;
    sc_signal< sc_logic > height_blk_n;
    sc_signal< sc_logic > width_blk_n;
    sc_signal< sc_logic > src_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > icmp_ln168_fu_210_p2;
    sc_signal< sc_logic > hconv_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_lv<1> > icmp_ln178_reg_575;
    sc_signal< sc_lv<1> > icmp_ln178_reg_575_pp0_iter6_reg;
    sc_signal< sc_lv<64> > indvar_flatten_reg_137;
    sc_signal< sc_lv<11> > row_0_i_i_reg_148;
    sc_signal< sc_lv<32> > height_read_reg_483;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<32> > width_read_reg_488;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<64> > grp_fu_165_p2;
    sc_signal< sc_lv<64> > bound_reg_504;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<32> > hwin_1_1_i_load_reg_509;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter1;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state12_pp0_stage0_iter7;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > hwin_1_1_i_load_reg_509_pp0_iter1_reg;
    sc_signal< sc_lv<32> > hwin_1_1_i_load_reg_509_pp0_iter2_reg;
    sc_signal< sc_lv<32> > hwin_3_load_reg_525;
    sc_signal< sc_lv<32> > hwin_3_load_reg_525_pp0_iter1_reg;
    sc_signal< sc_lv<32> > hwin_6_load_reg_540;
    sc_signal< sc_lv<32> > hwin_7_load_reg_545;
    sc_signal< sc_lv<1> > icmp_ln168_reg_555;
    sc_signal< sc_lv<1> > icmp_ln168_reg_555_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln168_reg_555_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln168_reg_555_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln168_reg_555_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln168_reg_555_pp0_iter5_reg;
    sc_signal< sc_lv<64> > add_ln168_fu_215_p2;
    sc_signal< sc_lv<32> > tmp_2_reg_569;
    sc_signal< sc_lv<32> > tmp_2_reg_569_pp0_iter1_reg;
    sc_signal< sc_lv<32> > tmp_2_reg_569_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln178_fu_313_p2;
    sc_signal< sc_lv<1> > icmp_ln178_reg_575_pp0_iter1_reg;
    sc_signal< sc_lv<1> > icmp_ln178_reg_575_pp0_iter2_reg;
    sc_signal< sc_lv<1> > icmp_ln178_reg_575_pp0_iter3_reg;
    sc_signal< sc_lv<1> > icmp_ln178_reg_575_pp0_iter4_reg;
    sc_signal< sc_lv<1> > icmp_ln178_reg_575_pp0_iter5_reg;
    sc_signal< sc_lv<11> > row_fu_324_p2;
    sc_signal< sc_lv<32> > grp_fu_277_p2;
    sc_signal< sc_lv<32> > mul_ln176_reg_584;
    sc_signal< sc_lv<32> > grp_fu_283_p2;
    sc_signal< sc_lv<32> > mul_ln176_1_reg_589;
    sc_signal< sc_lv<32> > grp_fu_289_p2;
    sc_signal< sc_lv<32> > mul_ln176_3_reg_594;
    sc_signal< sc_lv<32> > grp_fu_295_p2;
    sc_signal< sc_lv<32> > mul_ln176_4_reg_599;
    sc_signal< sc_lv<32> > grp_fu_301_p2;
    sc_signal< sc_lv<32> > mul_ln176_7_reg_604;
    sc_signal< sc_lv<32> > grp_fu_307_p2;
    sc_signal< sc_lv<32> > mul_ln176_8_reg_609;
    sc_signal< sc_lv<32> > grp_fu_330_p2;
    sc_signal< sc_lv<32> > mul_ln176_5_reg_614;
    sc_signal< sc_lv<32> > grp_fu_335_p2;
    sc_signal< sc_lv<32> > mul_ln176_6_reg_619;
    sc_signal< sc_lv<32> > add_ln176_1_fu_371_p2;
    sc_signal< sc_lv<32> > add_ln176_1_reg_624;
    sc_signal< sc_lv<32> > add_ln176_1_reg_624_pp0_iter4_reg;
    sc_signal< sc_lv<32> > add_ln176_1_reg_624_pp0_iter5_reg;
    sc_signal< sc_lv<32> > add_ln176_3_fu_381_p2;
    sc_signal< sc_lv<32> > add_ln176_3_reg_629;
    sc_signal< sc_lv<32> > add_ln176_3_reg_629_pp0_iter4_reg;
    sc_signal< sc_lv<32> > add_ln176_3_reg_629_pp0_iter5_reg;
    sc_signal< sc_lv<32> > add_ln176_5_fu_387_p2;
    sc_signal< sc_lv<32> > add_ln176_5_reg_634;
    sc_signal< sc_lv<32> > add_ln176_5_reg_634_pp0_iter4_reg;
    sc_signal< sc_lv<32> > add_ln176_8_fu_391_p2;
    sc_signal< sc_lv<32> > add_ln176_8_reg_639;
    sc_signal< sc_lv<32> > grp_fu_340_p2;
    sc_signal< sc_lv<32> > mul_ln176_2_reg_644;
    sc_signal< sc_lv<32> > add_ln176_9_fu_399_p2;
    sc_signal< sc_lv<32> > add_ln176_9_reg_649;
    sc_signal< sc_lv<32> > add_ln176_10_fu_408_p2;
    sc_signal< sc_lv<32> > add_ln176_10_reg_654;
    sc_signal< sc_lv<32> > tmp_fu_417_p2;
    sc_signal< sc_lv<32> > tmp_reg_659;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_lv<32> > hwin_1_1_i_fu_72;
    sc_signal< sc_lv<32> > hwin_1_fu_76;
    sc_signal< sc_lv<32> > hwin_2_fu_80;
    sc_signal< sc_lv<32> > hwin_3_fu_84;
    sc_signal< sc_lv<32> > hwin_4_fu_88;
    sc_signal< sc_lv<32> > hwin_5_fu_92;
    sc_signal< sc_lv<32> > hwin_6_fu_96;
    sc_signal< sc_lv<32> > hwin_7_fu_100;
    sc_signal< sc_lv<32> > hwin_8_fu_104;
    sc_signal< sc_lv<32> > hwin_9_fu_108;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > grp_fu_165_p0;
    sc_signal< sc_lv<32> > grp_fu_165_p1;
    sc_signal< sc_lv<32> > zext_ln169_fu_201_p1;
    sc_signal< sc_lv<1> > icmp_ln169_fu_205_p2;
    sc_signal< sc_lv<8> > grp_fu_277_p0;
    sc_signal< sc_lv<10> > grp_fu_283_p0;
    sc_signal< sc_lv<11> > grp_fu_289_p0;
    sc_signal< sc_lv<11> > grp_fu_295_p0;
    sc_signal< sc_lv<10> > grp_fu_301_p0;
    sc_signal< sc_lv<8> > grp_fu_307_p0;
    sc_signal< sc_lv<11> > select_ln169_fu_269_p3;
    sc_signal< sc_lv<11> > grp_fu_330_p0;
    sc_signal< sc_lv<10> > grp_fu_335_p0;
    sc_signal< sc_lv<10> > grp_fu_340_p0;
    sc_signal< sc_lv<32> > shl_ln176_2_fu_355_p2;
    sc_signal< sc_lv<32> > shl_ln176_fu_345_p2;
    sc_signal< sc_lv<32> > add_ln176_fu_365_p2;
    sc_signal< sc_lv<32> > shl_ln176_3_fu_360_p2;
    sc_signal< sc_lv<32> > add_ln176_2_fu_377_p2;
    sc_signal< sc_lv<32> > shl_ln176_1_fu_350_p2;
    sc_signal< sc_lv<32> > add_ln176_7_fu_395_p2;
    sc_signal< sc_lv<32> > add_ln176_6_fu_404_p2;
    sc_signal< sc_lv<32> > add_ln176_4_fu_413_p2;
    sc_signal< sc_logic > grp_fu_277_ce;
    sc_signal< sc_logic > grp_fu_283_ce;
    sc_signal< sc_logic > grp_fu_289_ce;
    sc_signal< sc_logic > grp_fu_295_ce;
    sc_signal< sc_logic > grp_fu_301_ce;
    sc_signal< sc_logic > grp_fu_307_ce;
    sc_signal< sc_logic > grp_fu_330_ce;
    sc_signal< sc_logic > grp_fu_335_ce;
    sc_signal< sc_logic > grp_fu_340_ce;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<6> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<64> > grp_fu_165_p00;
    sc_signal< sc_lv<64> > grp_fu_165_p10;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<6> ap_ST_fsm_state1;
    static const sc_lv<6> ap_ST_fsm_state2;
    static const sc_lv<6> ap_ST_fsm_state3;
    static const sc_lv<6> ap_ST_fsm_state4;
    static const sc_lv<6> ap_ST_fsm_pp0_stage0;
    static const sc_lv<6> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<32> ap_const_lv32_4;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_10A;
    static const sc_lv<32> ap_const_lv32_2D4;
    static const sc_lv<32> ap_const_lv32_335;
    static const sc_lv<11> ap_const_lv11_9;
    static const sc_lv<11> ap_const_lv11_1;
    static const sc_lv<32> ap_const_lv32_1F2;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln168_fu_215_p2();
    void thread_add_ln176_10_fu_408_p2();
    void thread_add_ln176_1_fu_371_p2();
    void thread_add_ln176_2_fu_377_p2();
    void thread_add_ln176_3_fu_381_p2();
    void thread_add_ln176_4_fu_413_p2();
    void thread_add_ln176_5_fu_387_p2();
    void thread_add_ln176_6_fu_404_p2();
    void thread_add_ln176_7_fu_395_p2();
    void thread_add_ln176_8_fu_391_p2();
    void thread_add_ln176_9_fu_399_p2();
    void thread_add_ln176_fu_365_p2();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state4();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter5();
    void thread_ap_block_state11_pp0_stage0_iter6();
    void thread_ap_block_state12_pp0_stage0_iter7();
    void thread_ap_block_state5_pp0_stage0_iter0();
    void thread_ap_block_state6_pp0_stage0_iter1();
    void thread_ap_block_state7_pp0_stage0_iter2();
    void thread_ap_block_state8_pp0_stage0_iter3();
    void thread_ap_block_state9_pp0_stage0_iter4();
    void thread_ap_condition_pp0_exit_iter0_state5();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_ready();
    void thread_grp_fu_165_p0();
    void thread_grp_fu_165_p00();
    void thread_grp_fu_165_p1();
    void thread_grp_fu_165_p10();
    void thread_grp_fu_277_ce();
    void thread_grp_fu_277_p0();
    void thread_grp_fu_283_ce();
    void thread_grp_fu_283_p0();
    void thread_grp_fu_289_ce();
    void thread_grp_fu_289_p0();
    void thread_grp_fu_295_ce();
    void thread_grp_fu_295_p0();
    void thread_grp_fu_301_ce();
    void thread_grp_fu_301_p0();
    void thread_grp_fu_307_ce();
    void thread_grp_fu_307_p0();
    void thread_grp_fu_330_ce();
    void thread_grp_fu_330_p0();
    void thread_grp_fu_335_ce();
    void thread_grp_fu_335_p0();
    void thread_grp_fu_340_ce();
    void thread_grp_fu_340_p0();
    void thread_hconv_V_blk_n();
    void thread_hconv_V_din();
    void thread_hconv_V_write();
    void thread_height_blk_n();
    void thread_height_read();
    void thread_icmp_ln168_fu_210_p2();
    void thread_icmp_ln169_fu_205_p2();
    void thread_icmp_ln178_fu_313_p2();
    void thread_internal_ap_ready();
    void thread_real_start();
    void thread_row_fu_324_p2();
    void thread_select_ln169_fu_269_p3();
    void thread_shl_ln176_1_fu_350_p2();
    void thread_shl_ln176_2_fu_355_p2();
    void thread_shl_ln176_3_fu_360_p2();
    void thread_shl_ln176_fu_345_p2();
    void thread_src_V_0_ack_in();
    void thread_src_V_0_ack_out();
    void thread_src_V_0_data_out();
    void thread_src_V_0_load_A();
    void thread_src_V_0_load_B();
    void thread_src_V_0_sel();
    void thread_src_V_0_state_cmp_full();
    void thread_src_V_0_vld_in();
    void thread_src_V_0_vld_out();
    void thread_src_V_TDATA_blk_n();
    void thread_src_V_TREADY();
    void thread_start_out();
    void thread_start_write();
    void thread_tmp_fu_417_p2();
    void thread_width_blk_n();
    void thread_width_read();
    void thread_zext_ln169_fu_201_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
