{"kind":"symbol","identifier":{"interfaceLanguage":"swift","url":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines"},"hierarchy":{"paths":[["doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations"]]},"metadata":{"symbolKind":"extension","title":"VHDLMachines","role":"collection","externalID":"s:m:s:e:s:12VHDLMachines10TransitionV26VHDLMachineTransformationsE5model6statesACSg15JavascriptModel0bH0V_SayAA5StateVGtcfc","roleHeading":"Extended Module","modules":[{"name":"VHDLMachineTransformations"}]},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/vhdlmachinetransformations\/vhdlmachines"]}],"schemaVersion":{"patch":0,"major":0,"minor":3},"topicSections":[{"title":"Extended Structures","identifiers":["doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/Arrangement","doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/Clock","doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/Machine","doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/State","doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/Transition"]}],"sections":[],"references":{"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations/VHDLMachines/Clock":{"url":"\/documentation\/vhdlmachinetransformations\/vhdlmachines\/clock","navigatorTitle":[{"kind":"identifier","text":"Clock"}],"title":"Clock","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/Clock","role":"symbol","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"Clock","preciseIdentifier":"s:12VHDLMachines5ClockV"}],"type":"topic","abstract":[{"text":"Add init from ","type":"text"},{"code":"ClockModel","type":"codeVoice"},{"text":".","type":"text"}]},"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations/VHDLMachines/Machine":{"url":"\/documentation\/vhdlmachinetransformations\/vhdlmachines\/machine","navigatorTitle":[{"text":"Machine","kind":"identifier"}],"title":"Machine","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/Machine","role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Machine","preciseIdentifier":"s:12VHDLMachines7MachineV","kind":"identifier"}],"type":"topic","abstract":[{"text":"Add conversion from a ","type":"text"},{"type":"codeVoice","code":"MachineModel"},{"type":"text","text":" to a "},{"type":"codeVoice","code":"Machine"},{"type":"text","text":"."}]},"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations/VHDLMachines/Transition":{"url":"\/documentation\/vhdlmachinetransformations\/vhdlmachines\/transition","navigatorTitle":[{"text":"Transition","kind":"identifier"}],"title":"Transition","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/Transition","role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Transition","preciseIdentifier":"s:12VHDLMachines10TransitionV","kind":"identifier"}],"type":"topic","abstract":[{"text":"Add javascript model conversion.","type":"text"}]},"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations/VHDLMachines/Arrangement":{"url":"\/documentation\/vhdlmachinetransformations\/vhdlmachines\/arrangement","navigatorTitle":[{"kind":"identifier","text":"Arrangement"}],"title":"Arrangement","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/Arrangement","role":"symbol","fragments":[{"kind":"keyword","text":"extension"},{"kind":"text","text":" "},{"kind":"identifier","text":"Arrangement","preciseIdentifier":"s:12VHDLMachines11ArrangementV"}],"type":"topic","abstract":[{"text":"Add conversion initialiser between ","type":"text"},{"type":"codeVoice","code":"ArrangementModel"},{"type":"text","text":" and "},{"type":"codeVoice","code":"Arrangement"},{"text":".","type":"text"}]},"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations":{"url":"\/documentation\/vhdlmachinetransformations","title":"VHDLMachineTransformations","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations","role":"collection","type":"topic","abstract":[]},"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations/VHDLMachines":{"url":"\/documentation\/vhdlmachinetransformations\/vhdlmachines","title":"VHDLMachines","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines","role":"collection","type":"topic","abstract":[]},"doc://VHDLMachineTransformations/documentation/VHDLMachineTransformations/VHDLMachines/State":{"url":"\/documentation\/vhdlmachinetransformations\/vhdlmachines\/state","navigatorTitle":[{"kind":"identifier","text":"State"}],"title":"State","kind":"symbol","identifier":"doc:\/\/VHDLMachineTransformations\/documentation\/VHDLMachineTransformations\/VHDLMachines\/State","role":"symbol","fragments":[{"text":"extension","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"State","preciseIdentifier":"s:12VHDLMachines5StateV"}],"type":"topic","abstract":[{"text":"Add init from ","type":"text"},{"type":"codeVoice","code":"StateModel"},{"type":"text","text":"."}]}}}