
ClimbingWheelchair.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e43c  080001b0  080001b0  000101b0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000520  0800e5f0  0800e5f0  0001e5f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800eb10  0800eb10  00020274  2**0
                  CONTENTS
  4 .ARM          00000008  0800eb10  0800eb10  0001eb10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800eb18  0800eb18  00020274  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800eb18  0800eb18  0001eb18  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800eb1c  0800eb1c  0001eb1c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000274  20000000  0800eb20  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004fc  20000278  0800ed94  00020278  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  20000774  0800ed94  00020774  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020274  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001d3e8  00000000  00000000  000202a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000040a7  00000000  00000000  0003d68c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001550  00000000  00000000  00041738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001370  00000000  00000000  00042c88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027b2f  00000000  00000000  00043ff8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ed9a  00000000  00000000  0006bb27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e22a9  00000000  00000000  0008a8c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0016cb6a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d18  00000000  00000000  0016cbc0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000278 	.word	0x20000278
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800e5d4 	.word	0x0800e5d4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	2000027c 	.word	0x2000027c
 80001ec:	0800e5d4 	.word	0x0800e5d4

080001f0 <__aeabi_drsub>:
 80001f0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001f4:	e002      	b.n	80001fc <__adddf3>
 80001f6:	bf00      	nop

080001f8 <__aeabi_dsub>:
 80001f8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001fc <__adddf3>:
 80001fc:	b530      	push	{r4, r5, lr}
 80001fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000202:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000206:	ea94 0f05 	teq	r4, r5
 800020a:	bf08      	it	eq
 800020c:	ea90 0f02 	teqeq	r0, r2
 8000210:	bf1f      	itttt	ne
 8000212:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000216:	ea55 0c02 	orrsne.w	ip, r5, r2
 800021a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800021e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000222:	f000 80e2 	beq.w	80003ea <__adddf3+0x1ee>
 8000226:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800022a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800022e:	bfb8      	it	lt
 8000230:	426d      	neglt	r5, r5
 8000232:	dd0c      	ble.n	800024e <__adddf3+0x52>
 8000234:	442c      	add	r4, r5
 8000236:	ea80 0202 	eor.w	r2, r0, r2
 800023a:	ea81 0303 	eor.w	r3, r1, r3
 800023e:	ea82 0000 	eor.w	r0, r2, r0
 8000242:	ea83 0101 	eor.w	r1, r3, r1
 8000246:	ea80 0202 	eor.w	r2, r0, r2
 800024a:	ea81 0303 	eor.w	r3, r1, r3
 800024e:	2d36      	cmp	r5, #54	; 0x36
 8000250:	bf88      	it	hi
 8000252:	bd30      	pophi	{r4, r5, pc}
 8000254:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000258:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800025c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000260:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000264:	d002      	beq.n	800026c <__adddf3+0x70>
 8000266:	4240      	negs	r0, r0
 8000268:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800026c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000270:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000274:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000278:	d002      	beq.n	8000280 <__adddf3+0x84>
 800027a:	4252      	negs	r2, r2
 800027c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000280:	ea94 0f05 	teq	r4, r5
 8000284:	f000 80a7 	beq.w	80003d6 <__adddf3+0x1da>
 8000288:	f1a4 0401 	sub.w	r4, r4, #1
 800028c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000290:	db0d      	blt.n	80002ae <__adddf3+0xb2>
 8000292:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000296:	fa22 f205 	lsr.w	r2, r2, r5
 800029a:	1880      	adds	r0, r0, r2
 800029c:	f141 0100 	adc.w	r1, r1, #0
 80002a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002a4:	1880      	adds	r0, r0, r2
 80002a6:	fa43 f305 	asr.w	r3, r3, r5
 80002aa:	4159      	adcs	r1, r3
 80002ac:	e00e      	b.n	80002cc <__adddf3+0xd0>
 80002ae:	f1a5 0520 	sub.w	r5, r5, #32
 80002b2:	f10e 0e20 	add.w	lr, lr, #32
 80002b6:	2a01      	cmp	r2, #1
 80002b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002bc:	bf28      	it	cs
 80002be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002c2:	fa43 f305 	asr.w	r3, r3, r5
 80002c6:	18c0      	adds	r0, r0, r3
 80002c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002d0:	d507      	bpl.n	80002e2 <__adddf3+0xe6>
 80002d2:	f04f 0e00 	mov.w	lr, #0
 80002d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80002da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002de:	eb6e 0101 	sbc.w	r1, lr, r1
 80002e2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002e6:	d31b      	bcc.n	8000320 <__adddf3+0x124>
 80002e8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002ec:	d30c      	bcc.n	8000308 <__adddf3+0x10c>
 80002ee:	0849      	lsrs	r1, r1, #1
 80002f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80002f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002f8:	f104 0401 	add.w	r4, r4, #1
 80002fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000300:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000304:	f080 809a 	bcs.w	800043c <__adddf3+0x240>
 8000308:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800030c:	bf08      	it	eq
 800030e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000312:	f150 0000 	adcs.w	r0, r0, #0
 8000316:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800031a:	ea41 0105 	orr.w	r1, r1, r5
 800031e:	bd30      	pop	{r4, r5, pc}
 8000320:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000324:	4140      	adcs	r0, r0
 8000326:	eb41 0101 	adc.w	r1, r1, r1
 800032a:	3c01      	subs	r4, #1
 800032c:	bf28      	it	cs
 800032e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000332:	d2e9      	bcs.n	8000308 <__adddf3+0x10c>
 8000334:	f091 0f00 	teq	r1, #0
 8000338:	bf04      	itt	eq
 800033a:	4601      	moveq	r1, r0
 800033c:	2000      	moveq	r0, #0
 800033e:	fab1 f381 	clz	r3, r1
 8000342:	bf08      	it	eq
 8000344:	3320      	addeq	r3, #32
 8000346:	f1a3 030b 	sub.w	r3, r3, #11
 800034a:	f1b3 0220 	subs.w	r2, r3, #32
 800034e:	da0c      	bge.n	800036a <__adddf3+0x16e>
 8000350:	320c      	adds	r2, #12
 8000352:	dd08      	ble.n	8000366 <__adddf3+0x16a>
 8000354:	f102 0c14 	add.w	ip, r2, #20
 8000358:	f1c2 020c 	rsb	r2, r2, #12
 800035c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000360:	fa21 f102 	lsr.w	r1, r1, r2
 8000364:	e00c      	b.n	8000380 <__adddf3+0x184>
 8000366:	f102 0214 	add.w	r2, r2, #20
 800036a:	bfd8      	it	le
 800036c:	f1c2 0c20 	rsble	ip, r2, #32
 8000370:	fa01 f102 	lsl.w	r1, r1, r2
 8000374:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000378:	bfdc      	itt	le
 800037a:	ea41 010c 	orrle.w	r1, r1, ip
 800037e:	4090      	lslle	r0, r2
 8000380:	1ae4      	subs	r4, r4, r3
 8000382:	bfa2      	ittt	ge
 8000384:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000388:	4329      	orrge	r1, r5
 800038a:	bd30      	popge	{r4, r5, pc}
 800038c:	ea6f 0404 	mvn.w	r4, r4
 8000390:	3c1f      	subs	r4, #31
 8000392:	da1c      	bge.n	80003ce <__adddf3+0x1d2>
 8000394:	340c      	adds	r4, #12
 8000396:	dc0e      	bgt.n	80003b6 <__adddf3+0x1ba>
 8000398:	f104 0414 	add.w	r4, r4, #20
 800039c:	f1c4 0220 	rsb	r2, r4, #32
 80003a0:	fa20 f004 	lsr.w	r0, r0, r4
 80003a4:	fa01 f302 	lsl.w	r3, r1, r2
 80003a8:	ea40 0003 	orr.w	r0, r0, r3
 80003ac:	fa21 f304 	lsr.w	r3, r1, r4
 80003b0:	ea45 0103 	orr.w	r1, r5, r3
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	f1c4 040c 	rsb	r4, r4, #12
 80003ba:	f1c4 0220 	rsb	r2, r4, #32
 80003be:	fa20 f002 	lsr.w	r0, r0, r2
 80003c2:	fa01 f304 	lsl.w	r3, r1, r4
 80003c6:	ea40 0003 	orr.w	r0, r0, r3
 80003ca:	4629      	mov	r1, r5
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	fa21 f004 	lsr.w	r0, r1, r4
 80003d2:	4629      	mov	r1, r5
 80003d4:	bd30      	pop	{r4, r5, pc}
 80003d6:	f094 0f00 	teq	r4, #0
 80003da:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003de:	bf06      	itte	eq
 80003e0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003e4:	3401      	addeq	r4, #1
 80003e6:	3d01      	subne	r5, #1
 80003e8:	e74e      	b.n	8000288 <__adddf3+0x8c>
 80003ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ee:	bf18      	it	ne
 80003f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003f4:	d029      	beq.n	800044a <__adddf3+0x24e>
 80003f6:	ea94 0f05 	teq	r4, r5
 80003fa:	bf08      	it	eq
 80003fc:	ea90 0f02 	teqeq	r0, r2
 8000400:	d005      	beq.n	800040e <__adddf3+0x212>
 8000402:	ea54 0c00 	orrs.w	ip, r4, r0
 8000406:	bf04      	itt	eq
 8000408:	4619      	moveq	r1, r3
 800040a:	4610      	moveq	r0, r2
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	ea91 0f03 	teq	r1, r3
 8000412:	bf1e      	ittt	ne
 8000414:	2100      	movne	r1, #0
 8000416:	2000      	movne	r0, #0
 8000418:	bd30      	popne	{r4, r5, pc}
 800041a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800041e:	d105      	bne.n	800042c <__adddf3+0x230>
 8000420:	0040      	lsls	r0, r0, #1
 8000422:	4149      	adcs	r1, r1
 8000424:	bf28      	it	cs
 8000426:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800042a:	bd30      	pop	{r4, r5, pc}
 800042c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000430:	bf3c      	itt	cc
 8000432:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000436:	bd30      	popcc	{r4, r5, pc}
 8000438:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800043c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000444:	f04f 0000 	mov.w	r0, #0
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800044e:	bf1a      	itte	ne
 8000450:	4619      	movne	r1, r3
 8000452:	4610      	movne	r0, r2
 8000454:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000458:	bf1c      	itt	ne
 800045a:	460b      	movne	r3, r1
 800045c:	4602      	movne	r2, r0
 800045e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000462:	bf06      	itte	eq
 8000464:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000468:	ea91 0f03 	teqeq	r1, r3
 800046c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	bf00      	nop

08000474 <__aeabi_ui2d>:
 8000474:	f090 0f00 	teq	r0, #0
 8000478:	bf04      	itt	eq
 800047a:	2100      	moveq	r1, #0
 800047c:	4770      	bxeq	lr
 800047e:	b530      	push	{r4, r5, lr}
 8000480:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000484:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000488:	f04f 0500 	mov.w	r5, #0
 800048c:	f04f 0100 	mov.w	r1, #0
 8000490:	e750      	b.n	8000334 <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_i2d>:
 8000494:	f090 0f00 	teq	r0, #0
 8000498:	bf04      	itt	eq
 800049a:	2100      	moveq	r1, #0
 800049c:	4770      	bxeq	lr
 800049e:	b530      	push	{r4, r5, lr}
 80004a0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004a4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004a8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ac:	bf48      	it	mi
 80004ae:	4240      	negmi	r0, r0
 80004b0:	f04f 0100 	mov.w	r1, #0
 80004b4:	e73e      	b.n	8000334 <__adddf3+0x138>
 80004b6:	bf00      	nop

080004b8 <__aeabi_f2d>:
 80004b8:	0042      	lsls	r2, r0, #1
 80004ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004be:	ea4f 0131 	mov.w	r1, r1, rrx
 80004c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004c6:	bf1f      	itttt	ne
 80004c8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004cc:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004d0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004d4:	4770      	bxne	lr
 80004d6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004da:	bf08      	it	eq
 80004dc:	4770      	bxeq	lr
 80004de:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004e2:	bf04      	itt	eq
 80004e4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004e8:	4770      	bxeq	lr
 80004ea:	b530      	push	{r4, r5, lr}
 80004ec:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004f0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004f8:	e71c      	b.n	8000334 <__adddf3+0x138>
 80004fa:	bf00      	nop

080004fc <__aeabi_ul2d>:
 80004fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000500:	bf08      	it	eq
 8000502:	4770      	bxeq	lr
 8000504:	b530      	push	{r4, r5, lr}
 8000506:	f04f 0500 	mov.w	r5, #0
 800050a:	e00a      	b.n	8000522 <__aeabi_l2d+0x16>

0800050c <__aeabi_l2d>:
 800050c:	ea50 0201 	orrs.w	r2, r0, r1
 8000510:	bf08      	it	eq
 8000512:	4770      	bxeq	lr
 8000514:	b530      	push	{r4, r5, lr}
 8000516:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800051a:	d502      	bpl.n	8000522 <__aeabi_l2d+0x16>
 800051c:	4240      	negs	r0, r0
 800051e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000522:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000526:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800052a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800052e:	f43f aed8 	beq.w	80002e2 <__adddf3+0xe6>
 8000532:	f04f 0203 	mov.w	r2, #3
 8000536:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800053a:	bf18      	it	ne
 800053c:	3203      	addne	r2, #3
 800053e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000542:	bf18      	it	ne
 8000544:	3203      	addne	r2, #3
 8000546:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800054a:	f1c2 0320 	rsb	r3, r2, #32
 800054e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000552:	fa20 f002 	lsr.w	r0, r0, r2
 8000556:	fa01 fe03 	lsl.w	lr, r1, r3
 800055a:	ea40 000e 	orr.w	r0, r0, lr
 800055e:	fa21 f102 	lsr.w	r1, r1, r2
 8000562:	4414      	add	r4, r2
 8000564:	e6bd      	b.n	80002e2 <__adddf3+0xe6>
 8000566:	bf00      	nop

08000568 <__aeabi_dmul>:
 8000568:	b570      	push	{r4, r5, r6, lr}
 800056a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800056e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000572:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000576:	bf1d      	ittte	ne
 8000578:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800057c:	ea94 0f0c 	teqne	r4, ip
 8000580:	ea95 0f0c 	teqne	r5, ip
 8000584:	f000 f8de 	bleq	8000744 <__aeabi_dmul+0x1dc>
 8000588:	442c      	add	r4, r5
 800058a:	ea81 0603 	eor.w	r6, r1, r3
 800058e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000592:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000596:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800059a:	bf18      	it	ne
 800059c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005a0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005a8:	d038      	beq.n	800061c <__aeabi_dmul+0xb4>
 80005aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ae:	f04f 0500 	mov.w	r5, #0
 80005b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005b6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005be:	f04f 0600 	mov.w	r6, #0
 80005c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005c6:	f09c 0f00 	teq	ip, #0
 80005ca:	bf18      	it	ne
 80005cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80005d0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005d4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005d8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005dc:	d204      	bcs.n	80005e8 <__aeabi_dmul+0x80>
 80005de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005e2:	416d      	adcs	r5, r5
 80005e4:	eb46 0606 	adc.w	r6, r6, r6
 80005e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005fc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000600:	bf88      	it	hi
 8000602:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000606:	d81e      	bhi.n	8000646 <__aeabi_dmul+0xde>
 8000608:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800060c:	bf08      	it	eq
 800060e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000612:	f150 0000 	adcs.w	r0, r0, #0
 8000616:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800061a:	bd70      	pop	{r4, r5, r6, pc}
 800061c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000620:	ea46 0101 	orr.w	r1, r6, r1
 8000624:	ea40 0002 	orr.w	r0, r0, r2
 8000628:	ea81 0103 	eor.w	r1, r1, r3
 800062c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000630:	bfc2      	ittt	gt
 8000632:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000636:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800063a:	bd70      	popgt	{r4, r5, r6, pc}
 800063c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000640:	f04f 0e00 	mov.w	lr, #0
 8000644:	3c01      	subs	r4, #1
 8000646:	f300 80ab 	bgt.w	80007a0 <__aeabi_dmul+0x238>
 800064a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800064e:	bfde      	ittt	le
 8000650:	2000      	movle	r0, #0
 8000652:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd70      	pople	{r4, r5, r6, pc}
 8000658:	f1c4 0400 	rsb	r4, r4, #0
 800065c:	3c20      	subs	r4, #32
 800065e:	da35      	bge.n	80006cc <__aeabi_dmul+0x164>
 8000660:	340c      	adds	r4, #12
 8000662:	dc1b      	bgt.n	800069c <__aeabi_dmul+0x134>
 8000664:	f104 0414 	add.w	r4, r4, #20
 8000668:	f1c4 0520 	rsb	r5, r4, #32
 800066c:	fa00 f305 	lsl.w	r3, r0, r5
 8000670:	fa20 f004 	lsr.w	r0, r0, r4
 8000674:	fa01 f205 	lsl.w	r2, r1, r5
 8000678:	ea40 0002 	orr.w	r0, r0, r2
 800067c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000680:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000684:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000688:	fa21 f604 	lsr.w	r6, r1, r4
 800068c:	eb42 0106 	adc.w	r1, r2, r6
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 040c 	rsb	r4, r4, #12
 80006a0:	f1c4 0520 	rsb	r5, r4, #32
 80006a4:	fa00 f304 	lsl.w	r3, r0, r4
 80006a8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ac:	fa01 f204 	lsl.w	r2, r1, r4
 80006b0:	ea40 0002 	orr.w	r0, r0, r2
 80006b4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006bc:	f141 0100 	adc.w	r1, r1, #0
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 0520 	rsb	r5, r4, #32
 80006d0:	fa00 f205 	lsl.w	r2, r0, r5
 80006d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006d8:	fa20 f304 	lsr.w	r3, r0, r4
 80006dc:	fa01 f205 	lsl.w	r2, r1, r5
 80006e0:	ea43 0302 	orr.w	r3, r3, r2
 80006e4:	fa21 f004 	lsr.w	r0, r1, r4
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	fa21 f204 	lsr.w	r2, r1, r4
 80006f0:	ea20 0002 	bic.w	r0, r0, r2
 80006f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006fc:	bf08      	it	eq
 80006fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000702:	bd70      	pop	{r4, r5, r6, pc}
 8000704:	f094 0f00 	teq	r4, #0
 8000708:	d10f      	bne.n	800072a <__aeabi_dmul+0x1c2>
 800070a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800070e:	0040      	lsls	r0, r0, #1
 8000710:	eb41 0101 	adc.w	r1, r1, r1
 8000714:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000718:	bf08      	it	eq
 800071a:	3c01      	subeq	r4, #1
 800071c:	d0f7      	beq.n	800070e <__aeabi_dmul+0x1a6>
 800071e:	ea41 0106 	orr.w	r1, r1, r6
 8000722:	f095 0f00 	teq	r5, #0
 8000726:	bf18      	it	ne
 8000728:	4770      	bxne	lr
 800072a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800072e:	0052      	lsls	r2, r2, #1
 8000730:	eb43 0303 	adc.w	r3, r3, r3
 8000734:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000738:	bf08      	it	eq
 800073a:	3d01      	subeq	r5, #1
 800073c:	d0f7      	beq.n	800072e <__aeabi_dmul+0x1c6>
 800073e:	ea43 0306 	orr.w	r3, r3, r6
 8000742:	4770      	bx	lr
 8000744:	ea94 0f0c 	teq	r4, ip
 8000748:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800074c:	bf18      	it	ne
 800074e:	ea95 0f0c 	teqne	r5, ip
 8000752:	d00c      	beq.n	800076e <__aeabi_dmul+0x206>
 8000754:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000758:	bf18      	it	ne
 800075a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800075e:	d1d1      	bne.n	8000704 <__aeabi_dmul+0x19c>
 8000760:	ea81 0103 	eor.w	r1, r1, r3
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	f04f 0000 	mov.w	r0, #0
 800076c:	bd70      	pop	{r4, r5, r6, pc}
 800076e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000772:	bf06      	itte	eq
 8000774:	4610      	moveq	r0, r2
 8000776:	4619      	moveq	r1, r3
 8000778:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800077c:	d019      	beq.n	80007b2 <__aeabi_dmul+0x24a>
 800077e:	ea94 0f0c 	teq	r4, ip
 8000782:	d102      	bne.n	800078a <__aeabi_dmul+0x222>
 8000784:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000788:	d113      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800078a:	ea95 0f0c 	teq	r5, ip
 800078e:	d105      	bne.n	800079c <__aeabi_dmul+0x234>
 8000790:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000794:	bf1c      	itt	ne
 8000796:	4610      	movne	r0, r2
 8000798:	4619      	movne	r1, r3
 800079a:	d10a      	bne.n	80007b2 <__aeabi_dmul+0x24a>
 800079c:	ea81 0103 	eor.w	r1, r1, r3
 80007a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007a8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ac:	f04f 0000 	mov.w	r0, #0
 80007b0:	bd70      	pop	{r4, r5, r6, pc}
 80007b2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007b6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ba:	bd70      	pop	{r4, r5, r6, pc}

080007bc <__aeabi_ddiv>:
 80007bc:	b570      	push	{r4, r5, r6, lr}
 80007be:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007c2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007ca:	bf1d      	ittte	ne
 80007cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007d0:	ea94 0f0c 	teqne	r4, ip
 80007d4:	ea95 0f0c 	teqne	r5, ip
 80007d8:	f000 f8a7 	bleq	800092a <__aeabi_ddiv+0x16e>
 80007dc:	eba4 0405 	sub.w	r4, r4, r5
 80007e0:	ea81 0e03 	eor.w	lr, r1, r3
 80007e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007ec:	f000 8088 	beq.w	8000900 <__aeabi_ddiv+0x144>
 80007f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007f4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000800:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000804:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000808:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800080c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000810:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000814:	429d      	cmp	r5, r3
 8000816:	bf08      	it	eq
 8000818:	4296      	cmpeq	r6, r2
 800081a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800081e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000822:	d202      	bcs.n	800082a <__aeabi_ddiv+0x6e>
 8000824:	085b      	lsrs	r3, r3, #1
 8000826:	ea4f 0232 	mov.w	r2, r2, rrx
 800082a:	1ab6      	subs	r6, r6, r2
 800082c:	eb65 0503 	sbc.w	r5, r5, r3
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800083a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000898:	ea55 0e06 	orrs.w	lr, r5, r6
 800089c:	d018      	beq.n	80008d0 <__aeabi_ddiv+0x114>
 800089e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ba:	d1c0      	bne.n	800083e <__aeabi_ddiv+0x82>
 80008bc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008c0:	d10b      	bne.n	80008da <__aeabi_ddiv+0x11e>
 80008c2:	ea41 0100 	orr.w	r1, r1, r0
 80008c6:	f04f 0000 	mov.w	r0, #0
 80008ca:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008ce:	e7b6      	b.n	800083e <__aeabi_ddiv+0x82>
 80008d0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008d4:	bf04      	itt	eq
 80008d6:	4301      	orreq	r1, r0
 80008d8:	2000      	moveq	r0, #0
 80008da:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008de:	bf88      	it	hi
 80008e0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008e4:	f63f aeaf 	bhi.w	8000646 <__aeabi_dmul+0xde>
 80008e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008ec:	bf04      	itt	eq
 80008ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008f6:	f150 0000 	adcs.w	r0, r0, #0
 80008fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	pop	{r4, r5, r6, pc}
 8000900:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000904:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000908:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800090c:	bfc2      	ittt	gt
 800090e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000912:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000916:	bd70      	popgt	{r4, r5, r6, pc}
 8000918:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800091c:	f04f 0e00 	mov.w	lr, #0
 8000920:	3c01      	subs	r4, #1
 8000922:	e690      	b.n	8000646 <__aeabi_dmul+0xde>
 8000924:	ea45 0e06 	orr.w	lr, r5, r6
 8000928:	e68d      	b.n	8000646 <__aeabi_dmul+0xde>
 800092a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800092e:	ea94 0f0c 	teq	r4, ip
 8000932:	bf08      	it	eq
 8000934:	ea95 0f0c 	teqeq	r5, ip
 8000938:	f43f af3b 	beq.w	80007b2 <__aeabi_dmul+0x24a>
 800093c:	ea94 0f0c 	teq	r4, ip
 8000940:	d10a      	bne.n	8000958 <__aeabi_ddiv+0x19c>
 8000942:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000946:	f47f af34 	bne.w	80007b2 <__aeabi_dmul+0x24a>
 800094a:	ea95 0f0c 	teq	r5, ip
 800094e:	f47f af25 	bne.w	800079c <__aeabi_dmul+0x234>
 8000952:	4610      	mov	r0, r2
 8000954:	4619      	mov	r1, r3
 8000956:	e72c      	b.n	80007b2 <__aeabi_dmul+0x24a>
 8000958:	ea95 0f0c 	teq	r5, ip
 800095c:	d106      	bne.n	800096c <__aeabi_ddiv+0x1b0>
 800095e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000962:	f43f aefd 	beq.w	8000760 <__aeabi_dmul+0x1f8>
 8000966:	4610      	mov	r0, r2
 8000968:	4619      	mov	r1, r3
 800096a:	e722      	b.n	80007b2 <__aeabi_dmul+0x24a>
 800096c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000970:	bf18      	it	ne
 8000972:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000976:	f47f aec5 	bne.w	8000704 <__aeabi_dmul+0x19c>
 800097a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800097e:	f47f af0d 	bne.w	800079c <__aeabi_dmul+0x234>
 8000982:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000986:	f47f aeeb 	bne.w	8000760 <__aeabi_dmul+0x1f8>
 800098a:	e712      	b.n	80007b2 <__aeabi_dmul+0x24a>

0800098c <__gedf2>:
 800098c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000990:	e006      	b.n	80009a0 <__cmpdf2+0x4>
 8000992:	bf00      	nop

08000994 <__ledf2>:
 8000994:	f04f 0c01 	mov.w	ip, #1
 8000998:	e002      	b.n	80009a0 <__cmpdf2+0x4>
 800099a:	bf00      	nop

0800099c <__cmpdf2>:
 800099c:	f04f 0c01 	mov.w	ip, #1
 80009a0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009b6:	d01b      	beq.n	80009f0 <__cmpdf2+0x54>
 80009b8:	b001      	add	sp, #4
 80009ba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009be:	bf0c      	ite	eq
 80009c0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009c4:	ea91 0f03 	teqne	r1, r3
 80009c8:	bf02      	ittt	eq
 80009ca:	ea90 0f02 	teqeq	r0, r2
 80009ce:	2000      	moveq	r0, #0
 80009d0:	4770      	bxeq	lr
 80009d2:	f110 0f00 	cmn.w	r0, #0
 80009d6:	ea91 0f03 	teq	r1, r3
 80009da:	bf58      	it	pl
 80009dc:	4299      	cmppl	r1, r3
 80009de:	bf08      	it	eq
 80009e0:	4290      	cmpeq	r0, r2
 80009e2:	bf2c      	ite	cs
 80009e4:	17d8      	asrcs	r0, r3, #31
 80009e6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ea:	f040 0001 	orr.w	r0, r0, #1
 80009ee:	4770      	bx	lr
 80009f0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009f4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f8:	d102      	bne.n	8000a00 <__cmpdf2+0x64>
 80009fa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009fe:	d107      	bne.n	8000a10 <__cmpdf2+0x74>
 8000a00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a08:	d1d6      	bne.n	80009b8 <__cmpdf2+0x1c>
 8000a0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a0e:	d0d3      	beq.n	80009b8 <__cmpdf2+0x1c>
 8000a10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a14:	4770      	bx	lr
 8000a16:	bf00      	nop

08000a18 <__aeabi_cdrcmple>:
 8000a18:	4684      	mov	ip, r0
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	4662      	mov	r2, ip
 8000a1e:	468c      	mov	ip, r1
 8000a20:	4619      	mov	r1, r3
 8000a22:	4663      	mov	r3, ip
 8000a24:	e000      	b.n	8000a28 <__aeabi_cdcmpeq>
 8000a26:	bf00      	nop

08000a28 <__aeabi_cdcmpeq>:
 8000a28:	b501      	push	{r0, lr}
 8000a2a:	f7ff ffb7 	bl	800099c <__cmpdf2>
 8000a2e:	2800      	cmp	r0, #0
 8000a30:	bf48      	it	mi
 8000a32:	f110 0f00 	cmnmi.w	r0, #0
 8000a36:	bd01      	pop	{r0, pc}

08000a38 <__aeabi_dcmpeq>:
 8000a38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a3c:	f7ff fff4 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a40:	bf0c      	ite	eq
 8000a42:	2001      	moveq	r0, #1
 8000a44:	2000      	movne	r0, #0
 8000a46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a4a:	bf00      	nop

08000a4c <__aeabi_dcmplt>:
 8000a4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a50:	f7ff ffea 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a54:	bf34      	ite	cc
 8000a56:	2001      	movcc	r0, #1
 8000a58:	2000      	movcs	r0, #0
 8000a5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5e:	bf00      	nop

08000a60 <__aeabi_dcmple>:
 8000a60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a64:	f7ff ffe0 	bl	8000a28 <__aeabi_cdcmpeq>
 8000a68:	bf94      	ite	ls
 8000a6a:	2001      	movls	r0, #1
 8000a6c:	2000      	movhi	r0, #0
 8000a6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a72:	bf00      	nop

08000a74 <__aeabi_dcmpge>:
 8000a74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a78:	f7ff ffce 	bl	8000a18 <__aeabi_cdrcmple>
 8000a7c:	bf94      	ite	ls
 8000a7e:	2001      	movls	r0, #1
 8000a80:	2000      	movhi	r0, #0
 8000a82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a86:	bf00      	nop

08000a88 <__aeabi_dcmpgt>:
 8000a88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a8c:	f7ff ffc4 	bl	8000a18 <__aeabi_cdrcmple>
 8000a90:	bf34      	ite	cc
 8000a92:	2001      	movcc	r0, #1
 8000a94:	2000      	movcs	r0, #0
 8000a96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9a:	bf00      	nop

08000a9c <__aeabi_dcmpun>:
 8000a9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa4:	d102      	bne.n	8000aac <__aeabi_dcmpun+0x10>
 8000aa6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aaa:	d10a      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab4:	d102      	bne.n	8000abc <__aeabi_dcmpun+0x20>
 8000ab6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_dcmpun+0x26>
 8000abc:	f04f 0000 	mov.w	r0, #0
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0001 	mov.w	r0, #1
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2iz>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad0:	d215      	bcs.n	8000afe <__aeabi_d2iz+0x36>
 8000ad2:	d511      	bpl.n	8000af8 <__aeabi_d2iz+0x30>
 8000ad4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ad8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000adc:	d912      	bls.n	8000b04 <__aeabi_d2iz+0x3c>
 8000ade:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ae6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aea:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aee:	fa23 f002 	lsr.w	r0, r3, r2
 8000af2:	bf18      	it	ne
 8000af4:	4240      	negne	r0, r0
 8000af6:	4770      	bx	lr
 8000af8:	f04f 0000 	mov.w	r0, #0
 8000afc:	4770      	bx	lr
 8000afe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b02:	d105      	bne.n	8000b10 <__aeabi_d2iz+0x48>
 8000b04:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	bf08      	it	eq
 8000b0a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b0e:	4770      	bx	lr
 8000b10:	f04f 0000 	mov.w	r0, #0
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_d2uiz>:
 8000b18:	004a      	lsls	r2, r1, #1
 8000b1a:	d211      	bcs.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b1c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b20:	d211      	bcs.n	8000b46 <__aeabi_d2uiz+0x2e>
 8000b22:	d50d      	bpl.n	8000b40 <__aeabi_d2uiz+0x28>
 8000b24:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b2c:	d40e      	bmi.n	8000b4c <__aeabi_d2uiz+0x34>
 8000b2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b32:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b3e:	4770      	bx	lr
 8000b40:	f04f 0000 	mov.w	r0, #0
 8000b44:	4770      	bx	lr
 8000b46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_d2uiz+0x3a>
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0000 	mov.w	r0, #0
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2f>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b60:	bf24      	itt	cs
 8000b62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b6a:	d90d      	bls.n	8000b88 <__aeabi_d2f+0x30>
 8000b6c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b78:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b8c:	d121      	bne.n	8000bd2 <__aeabi_d2f+0x7a>
 8000b8e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b92:	bfbc      	itt	lt
 8000b94:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	4770      	bxlt	lr
 8000b9a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ba2:	f1c2 0218 	rsb	r2, r2, #24
 8000ba6:	f1c2 0c20 	rsb	ip, r2, #32
 8000baa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bae:	fa20 f002 	lsr.w	r0, r0, r2
 8000bb2:	bf18      	it	ne
 8000bb4:	f040 0001 	orrne.w	r0, r0, #1
 8000bb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000bc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000bc4:	ea40 000c 	orr.w	r0, r0, ip
 8000bc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000bcc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000bd0:	e7cc      	b.n	8000b6c <__aeabi_d2f+0x14>
 8000bd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000bd6:	d107      	bne.n	8000be8 <__aeabi_d2f+0x90>
 8000bd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bdc:	bf1e      	ittt	ne
 8000bde:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000be2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000be6:	4770      	bxne	lr
 8000be8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bf0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c0c:	f000 b96e 	b.w	8000eec <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468c      	mov	ip, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	f040 8083 	bne.w	8000d3e <__udivmoddi4+0x116>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d947      	bls.n	8000cce <__udivmoddi4+0xa6>
 8000c3e:	fab2 f282 	clz	r2, r2
 8000c42:	b142      	cbz	r2, 8000c56 <__udivmoddi4+0x2e>
 8000c44:	f1c2 0020 	rsb	r0, r2, #32
 8000c48:	fa24 f000 	lsr.w	r0, r4, r0
 8000c4c:	4091      	lsls	r1, r2
 8000c4e:	4097      	lsls	r7, r2
 8000c50:	ea40 0c01 	orr.w	ip, r0, r1
 8000c54:	4094      	lsls	r4, r2
 8000c56:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c5a:	0c23      	lsrs	r3, r4, #16
 8000c5c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c60:	fa1f fe87 	uxth.w	lr, r7
 8000c64:	fb08 c116 	mls	r1, r8, r6, ip
 8000c68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c6c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c70:	4299      	cmp	r1, r3
 8000c72:	d909      	bls.n	8000c88 <__udivmoddi4+0x60>
 8000c74:	18fb      	adds	r3, r7, r3
 8000c76:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c7a:	f080 8119 	bcs.w	8000eb0 <__udivmoddi4+0x288>
 8000c7e:	4299      	cmp	r1, r3
 8000c80:	f240 8116 	bls.w	8000eb0 <__udivmoddi4+0x288>
 8000c84:	3e02      	subs	r6, #2
 8000c86:	443b      	add	r3, r7
 8000c88:	1a5b      	subs	r3, r3, r1
 8000c8a:	b2a4      	uxth	r4, r4
 8000c8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c90:	fb08 3310 	mls	r3, r8, r0, r3
 8000c94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c98:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c9c:	45a6      	cmp	lr, r4
 8000c9e:	d909      	bls.n	8000cb4 <__udivmoddi4+0x8c>
 8000ca0:	193c      	adds	r4, r7, r4
 8000ca2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ca6:	f080 8105 	bcs.w	8000eb4 <__udivmoddi4+0x28c>
 8000caa:	45a6      	cmp	lr, r4
 8000cac:	f240 8102 	bls.w	8000eb4 <__udivmoddi4+0x28c>
 8000cb0:	3802      	subs	r0, #2
 8000cb2:	443c      	add	r4, r7
 8000cb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cb8:	eba4 040e 	sub.w	r4, r4, lr
 8000cbc:	2600      	movs	r6, #0
 8000cbe:	b11d      	cbz	r5, 8000cc8 <__udivmoddi4+0xa0>
 8000cc0:	40d4      	lsrs	r4, r2
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	e9c5 4300 	strd	r4, r3, [r5]
 8000cc8:	4631      	mov	r1, r6
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	b902      	cbnz	r2, 8000cd2 <__udivmoddi4+0xaa>
 8000cd0:	deff      	udf	#255	; 0xff
 8000cd2:	fab2 f282 	clz	r2, r2
 8000cd6:	2a00      	cmp	r2, #0
 8000cd8:	d150      	bne.n	8000d7c <__udivmoddi4+0x154>
 8000cda:	1bcb      	subs	r3, r1, r7
 8000cdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ce0:	fa1f f887 	uxth.w	r8, r7
 8000ce4:	2601      	movs	r6, #1
 8000ce6:	fbb3 fcfe 	udiv	ip, r3, lr
 8000cea:	0c21      	lsrs	r1, r4, #16
 8000cec:	fb0e 331c 	mls	r3, lr, ip, r3
 8000cf0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cf4:	fb08 f30c 	mul.w	r3, r8, ip
 8000cf8:	428b      	cmp	r3, r1
 8000cfa:	d907      	bls.n	8000d0c <__udivmoddi4+0xe4>
 8000cfc:	1879      	adds	r1, r7, r1
 8000cfe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000d02:	d202      	bcs.n	8000d0a <__udivmoddi4+0xe2>
 8000d04:	428b      	cmp	r3, r1
 8000d06:	f200 80e9 	bhi.w	8000edc <__udivmoddi4+0x2b4>
 8000d0a:	4684      	mov	ip, r0
 8000d0c:	1ac9      	subs	r1, r1, r3
 8000d0e:	b2a3      	uxth	r3, r4
 8000d10:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d14:	fb0e 1110 	mls	r1, lr, r0, r1
 8000d18:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000d1c:	fb08 f800 	mul.w	r8, r8, r0
 8000d20:	45a0      	cmp	r8, r4
 8000d22:	d907      	bls.n	8000d34 <__udivmoddi4+0x10c>
 8000d24:	193c      	adds	r4, r7, r4
 8000d26:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x10a>
 8000d2c:	45a0      	cmp	r8, r4
 8000d2e:	f200 80d9 	bhi.w	8000ee4 <__udivmoddi4+0x2bc>
 8000d32:	4618      	mov	r0, r3
 8000d34:	eba4 0408 	sub.w	r4, r4, r8
 8000d38:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d3c:	e7bf      	b.n	8000cbe <__udivmoddi4+0x96>
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0x12e>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	f000 80b1 	beq.w	8000eaa <__udivmoddi4+0x282>
 8000d48:	2600      	movs	r6, #0
 8000d4a:	e9c5 0100 	strd	r0, r1, [r5]
 8000d4e:	4630      	mov	r0, r6
 8000d50:	4631      	mov	r1, r6
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f683 	clz	r6, r3
 8000d5a:	2e00      	cmp	r6, #0
 8000d5c:	d14a      	bne.n	8000df4 <__udivmoddi4+0x1cc>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0x140>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80b8 	bhi.w	8000ed8 <__udivmoddi4+0x2b0>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	468c      	mov	ip, r1
 8000d72:	2d00      	cmp	r5, #0
 8000d74:	d0a8      	beq.n	8000cc8 <__udivmoddi4+0xa0>
 8000d76:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d7a:	e7a5      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000d7c:	f1c2 0320 	rsb	r3, r2, #32
 8000d80:	fa20 f603 	lsr.w	r6, r0, r3
 8000d84:	4097      	lsls	r7, r2
 8000d86:	fa01 f002 	lsl.w	r0, r1, r2
 8000d8a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8e:	40d9      	lsrs	r1, r3
 8000d90:	4330      	orrs	r0, r6
 8000d92:	0c03      	lsrs	r3, r0, #16
 8000d94:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d98:	fa1f f887 	uxth.w	r8, r7
 8000d9c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb06 f108 	mul.w	r1, r6, r8
 8000da8:	4299      	cmp	r1, r3
 8000daa:	fa04 f402 	lsl.w	r4, r4, r2
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x19c>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000db6:	f080 808d 	bcs.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 808a 	bls.w	8000ed4 <__udivmoddi4+0x2ac>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b281      	uxth	r1, r0
 8000dc8:	fbb3 f0fe 	udiv	r0, r3, lr
 8000dcc:	fb0e 3310 	mls	r3, lr, r0, r3
 8000dd0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dd4:	fb00 f308 	mul.w	r3, r0, r8
 8000dd8:	428b      	cmp	r3, r1
 8000dda:	d907      	bls.n	8000dec <__udivmoddi4+0x1c4>
 8000ddc:	1879      	adds	r1, r7, r1
 8000dde:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000de2:	d273      	bcs.n	8000ecc <__udivmoddi4+0x2a4>
 8000de4:	428b      	cmp	r3, r1
 8000de6:	d971      	bls.n	8000ecc <__udivmoddi4+0x2a4>
 8000de8:	3802      	subs	r0, #2
 8000dea:	4439      	add	r1, r7
 8000dec:	1acb      	subs	r3, r1, r3
 8000dee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000df2:	e778      	b.n	8000ce6 <__udivmoddi4+0xbe>
 8000df4:	f1c6 0c20 	rsb	ip, r6, #32
 8000df8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dfc:	fa22 f30c 	lsr.w	r3, r2, ip
 8000e00:	431c      	orrs	r4, r3
 8000e02:	fa20 f70c 	lsr.w	r7, r0, ip
 8000e06:	fa01 f306 	lsl.w	r3, r1, r6
 8000e0a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000e0e:	fa21 f10c 	lsr.w	r1, r1, ip
 8000e12:	431f      	orrs	r7, r3
 8000e14:	0c3b      	lsrs	r3, r7, #16
 8000e16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e1a:	fa1f f884 	uxth.w	r8, r4
 8000e1e:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e22:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000e26:	fb09 fa08 	mul.w	sl, r9, r8
 8000e2a:	458a      	cmp	sl, r1
 8000e2c:	fa02 f206 	lsl.w	r2, r2, r6
 8000e30:	fa00 f306 	lsl.w	r3, r0, r6
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x220>
 8000e36:	1861      	adds	r1, r4, r1
 8000e38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000e3c:	d248      	bcs.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e3e:	458a      	cmp	sl, r1
 8000e40:	d946      	bls.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4421      	add	r1, r4
 8000e48:	eba1 010a 	sub.w	r1, r1, sl
 8000e4c:	b2bf      	uxth	r7, r7
 8000e4e:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e52:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e56:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e5a:	fb00 f808 	mul.w	r8, r0, r8
 8000e5e:	45b8      	cmp	r8, r7
 8000e60:	d907      	bls.n	8000e72 <__udivmoddi4+0x24a>
 8000e62:	19e7      	adds	r7, r4, r7
 8000e64:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e68:	d22e      	bcs.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6a:	45b8      	cmp	r8, r7
 8000e6c:	d92c      	bls.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4427      	add	r7, r4
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	eba7 0708 	sub.w	r7, r7, r8
 8000e7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7e:	454f      	cmp	r7, r9
 8000e80:	46c6      	mov	lr, r8
 8000e82:	4649      	mov	r1, r9
 8000e84:	d31a      	bcc.n	8000ebc <__udivmoddi4+0x294>
 8000e86:	d017      	beq.n	8000eb8 <__udivmoddi4+0x290>
 8000e88:	b15d      	cbz	r5, 8000ea2 <__udivmoddi4+0x27a>
 8000e8a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e8e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e92:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e96:	40f2      	lsrs	r2, r6
 8000e98:	ea4c 0202 	orr.w	r2, ip, r2
 8000e9c:	40f7      	lsrs	r7, r6
 8000e9e:	e9c5 2700 	strd	r2, r7, [r5]
 8000ea2:	2600      	movs	r6, #0
 8000ea4:	4631      	mov	r1, r6
 8000ea6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e70b      	b.n	8000cc8 <__udivmoddi4+0xa0>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e9      	b.n	8000c88 <__udivmoddi4+0x60>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6fd      	b.n	8000cb4 <__udivmoddi4+0x8c>
 8000eb8:	4543      	cmp	r3, r8
 8000eba:	d2e5      	bcs.n	8000e88 <__udivmoddi4+0x260>
 8000ebc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ec0:	eb69 0104 	sbc.w	r1, r9, r4
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7df      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e7d2      	b.n	8000e72 <__udivmoddi4+0x24a>
 8000ecc:	4660      	mov	r0, ip
 8000ece:	e78d      	b.n	8000dec <__udivmoddi4+0x1c4>
 8000ed0:	4681      	mov	r9, r0
 8000ed2:	e7b9      	b.n	8000e48 <__udivmoddi4+0x220>
 8000ed4:	4666      	mov	r6, ip
 8000ed6:	e775      	b.n	8000dc4 <__udivmoddi4+0x19c>
 8000ed8:	4630      	mov	r0, r6
 8000eda:	e74a      	b.n	8000d72 <__udivmoddi4+0x14a>
 8000edc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ee0:	4439      	add	r1, r7
 8000ee2:	e713      	b.n	8000d0c <__udivmoddi4+0xe4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	443c      	add	r4, r7
 8000ee8:	e724      	b.n	8000d34 <__udivmoddi4+0x10c>
 8000eea:	bf00      	nop

08000eec <__aeabi_idiv0>:
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop

08000ef0 <pid_create>:
	Author e-mail: ruben at geekfactory dot mx
 */
#include "PID.h"

PID_t pid_create(PID_t pid, float* in, float* out, float* set, float kp, float ki, float kd)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b088      	sub	sp, #32
 8000ef4:	af00      	add	r7, sp, #0
 8000ef6:	61f8      	str	r0, [r7, #28]
 8000ef8:	61b9      	str	r1, [r7, #24]
 8000efa:	617a      	str	r2, [r7, #20]
 8000efc:	613b      	str	r3, [r7, #16]
 8000efe:	ed87 0a03 	vstr	s0, [r7, #12]
 8000f02:	edc7 0a02 	vstr	s1, [r7, #8]
 8000f06:	ed87 1a01 	vstr	s2, [r7, #4]
	pid->input = in;
 8000f0a:	69fb      	ldr	r3, [r7, #28]
 8000f0c:	69ba      	ldr	r2, [r7, #24]
 8000f0e:	601a      	str	r2, [r3, #0]
	pid->output = out;
 8000f10:	69fb      	ldr	r3, [r7, #28]
 8000f12:	697a      	ldr	r2, [r7, #20]
 8000f14:	605a      	str	r2, [r3, #4]
	pid->setpoint = set;
 8000f16:	69fb      	ldr	r3, [r7, #28]
 8000f18:	693a      	ldr	r2, [r7, #16]
 8000f1a:	609a      	str	r2, [r3, #8]
	pid->automode = false;
 8000f1c:	69fb      	ldr	r3, [r7, #28]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30

	pid_limits(pid, 0, 255);
 8000f24:	eddf 0a11 	vldr	s1, [pc, #68]	; 8000f6c <pid_create+0x7c>
 8000f28:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8000f70 <pid_create+0x80>
 8000f2c:	69f8      	ldr	r0, [r7, #28]
 8000f2e:	f000 f96b 	bl	8001208 <pid_limits>

	// Set default sample time to 100 ms
	pid->sampletime = 100 * (FREQUENCY / 1000);
 8000f32:	69fb      	ldr	r3, [r7, #28]
 8000f34:	2264      	movs	r2, #100	; 0x64
 8000f36:	62da      	str	r2, [r3, #44]	; 0x2c

	pid_direction(pid, E_PID_DIRECT);
 8000f38:	2100      	movs	r1, #0
 8000f3a:	69f8      	ldr	r0, [r7, #28]
 8000f3c:	f000 fa06 	bl	800134c <pid_direction>
	PID_tune(pid, kp, ki, kd);
 8000f40:	ed97 1a01 	vldr	s2, [r7, #4]
 8000f44:	edd7 0a02 	vldr	s1, [r7, #8]
 8000f48:	ed97 0a03 	vldr	s0, [r7, #12]
 8000f4c:	69f8      	ldr	r0, [r7, #28]
 8000f4e:	f000 f8b9 	bl	80010c4 <PID_tune>

	pid->lasttime = HAL_GetTick() - pid->sampletime;
 8000f52:	f003 fd01 	bl	8004958 <HAL_GetTick>
 8000f56:	4602      	mov	r2, r0
 8000f58:	69fb      	ldr	r3, [r7, #28]
 8000f5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f5c:	1ad2      	subs	r2, r2, r3
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	629a      	str	r2, [r3, #40]	; 0x28

	return pid;
 8000f62:	69fb      	ldr	r3, [r7, #28]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3720      	adds	r7, #32
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	bd80      	pop	{r7, pc}
 8000f6c:	437f0000 	.word	0x437f0000
 8000f70:	00000000 	.word	0x00000000

08000f74 <pid_need_compute>:

bool pid_need_compute(PID_t pid)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
	// Check if the PID period has elapsed
	return(HAL_GetTick() - pid->lasttime >= pid->sampletime) ? true : false;
 8000f7c:	f003 fcec 	bl	8004958 <HAL_GetTick>
 8000f80:	4602      	mov	r2, r0
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000f86:	1ad2      	subs	r2, r2, r3
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000f8c:	429a      	cmp	r2, r3
 8000f8e:	bf2c      	ite	cs
 8000f90:	2301      	movcs	r3, #1
 8000f92:	2300      	movcc	r3, #0
 8000f94:	b2db      	uxtb	r3, r3
}
 8000f96:	4618      	mov	r0, r3
 8000f98:	3708      	adds	r7, #8
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	bd80      	pop	{r7, pc}

08000f9e <pid_compute>:
void pid_compute(PID_t pid)
{
 8000f9e:	b580      	push	{r7, lr}
 8000fa0:	b086      	sub	sp, #24
 8000fa2:	af00      	add	r7, sp, #0
 8000fa4:	6078      	str	r0, [r7, #4]
	// Check if control is enabled
	if (!pid->automode)
 8000fa6:	687b      	ldr	r3, [r7, #4]
 8000fa8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8000fac:	2b00      	cmp	r3, #0
 8000fae:	f000 8084 	beq.w	80010ba <pid_compute+0x11c>
		return ;
	
	float in = *(pid->input);
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	613b      	str	r3, [r7, #16]
	// Compute error
	float error = (*(pid->setpoint)) - in;
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	689b      	ldr	r3, [r3, #8]
 8000fbe:	ed93 7a00 	vldr	s14, [r3]
 8000fc2:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fc6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fca:	edc7 7a03 	vstr	s15, [r7, #12]
	// Compute integral
	pid->iterm += (pid->Ki * error);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	ed93 7a08 	vldr	s14, [r3, #32]
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	edd3 6a04 	vldr	s13, [r3, #16]
 8000fda:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fde:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000fe2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	edc3 7a08 	vstr	s15, [r3, #32]
	if (pid->iterm > pid->omax)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	ed93 7a08 	vldr	s14, [r3, #32]
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	edd3 7a07 	vldr	s15, [r3, #28]
 8000ff8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8000ffc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001000:	dd04      	ble.n	800100c <pid_compute+0x6e>
		pid->iterm = pid->omax;
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	69da      	ldr	r2, [r3, #28]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	621a      	str	r2, [r3, #32]
 800100a:	e00e      	b.n	800102a <pid_compute+0x8c>
	else if (pid->iterm < pid->omin)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	ed93 7a08 	vldr	s14, [r3, #32]
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	edd3 7a06 	vldr	s15, [r3, #24]
 8001018:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800101c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001020:	d503      	bpl.n	800102a <pid_compute+0x8c>
		pid->iterm = pid->omin;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	699a      	ldr	r2, [r3, #24]
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	621a      	str	r2, [r3, #32]
	// Compute differential on input
	float dinput = in - pid->lastin;
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001030:	ed97 7a04 	vldr	s14, [r7, #16]
 8001034:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001038:	edc7 7a02 	vstr	s15, [r7, #8]
	// Compute PID output
	float out = pid->Kp * error + pid->iterm - pid->Kd * dinput;
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	ed93 7a03 	vldr	s14, [r3, #12]
 8001042:	edd7 7a03 	vldr	s15, [r7, #12]
 8001046:	ee27 7a27 	vmul.f32	s14, s14, s15
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	edd3 7a08 	vldr	s15, [r3, #32]
 8001050:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	edd3 6a05 	vldr	s13, [r3, #20]
 800105a:	edd7 7a02 	vldr	s15, [r7, #8]
 800105e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001062:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001066:	edc7 7a05 	vstr	s15, [r7, #20]
	// Apply limit to output value
	if (out > pid->omax)
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	edd3 7a07 	vldr	s15, [r3, #28]
 8001070:	ed97 7a05 	vldr	s14, [r7, #20]
 8001074:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001078:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107c:	dd03      	ble.n	8001086 <pid_compute+0xe8>
		out = pid->omax;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	69db      	ldr	r3, [r3, #28]
 8001082:	617b      	str	r3, [r7, #20]
 8001084:	e00c      	b.n	80010a0 <pid_compute+0x102>
	else if (out < pid->omin)
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	edd3 7a06 	vldr	s15, [r3, #24]
 800108c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001090:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001098:	d502      	bpl.n	80010a0 <pid_compute+0x102>
		out = pid->omin;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	699b      	ldr	r3, [r3, #24]
 800109e:	617b      	str	r3, [r7, #20]
	// Output to pointed variable
	(*pid->output) = out;
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	697a      	ldr	r2, [r7, #20]
 80010a6:	601a      	str	r2, [r3, #0]
	// Keep track of some variables for next execution
	pid->lastin = in;
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	693a      	ldr	r2, [r7, #16]
 80010ac:	625a      	str	r2, [r3, #36]	; 0x24
	pid->lasttime = HAL_GetTick();
 80010ae:	f003 fc53 	bl	8004958 <HAL_GetTick>
 80010b2:	4602      	mov	r2, r0
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	629a      	str	r2, [r3, #40]	; 0x28
 80010b8:	e000      	b.n	80010bc <pid_compute+0x11e>
		return ;
 80010ba:	bf00      	nop
}
 80010bc:	3718      	adds	r7, #24
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
	...

080010c4 <PID_tune>:

void PID_tune(PID_t pid, float kp, float ki, float kd)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b087      	sub	sp, #28
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	60f8      	str	r0, [r7, #12]
 80010cc:	ed87 0a02 	vstr	s0, [r7, #8]
 80010d0:	edc7 0a01 	vstr	s1, [r7, #4]
 80010d4:	ed87 1a00 	vstr	s2, [r7]
	// Check for validity
	if (kp < 0 || ki < 0 || kd < 0)
 80010d8:	edd7 7a02 	vldr	s15, [r7, #8]
 80010dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e4:	d452      	bmi.n	800118c <PID_tune+0xc8>
 80010e6:	edd7 7a01 	vldr	s15, [r7, #4]
 80010ea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010f2:	d44b      	bmi.n	800118c <PID_tune+0xc8>
 80010f4:	edd7 7a00 	vldr	s15, [r7]
 80010f8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80010fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001100:	d444      	bmi.n	800118c <PID_tune+0xc8>
		return;
	
	//Compute sample time in seconds
	float ssec = ((float) pid->sampletime) / ((float) FREQUENCY);
 8001102:	68fb      	ldr	r3, [r7, #12]
 8001104:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001106:	ee07 3a90 	vmov	s15, r3
 800110a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800110e:	eddf 6a22 	vldr	s13, [pc, #136]	; 8001198 <PID_tune+0xd4>
 8001112:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001116:	edc7 7a05 	vstr	s15, [r7, #20]

	pid->Kp = kp;
 800111a:	68fb      	ldr	r3, [r7, #12]
 800111c:	68ba      	ldr	r2, [r7, #8]
 800111e:	60da      	str	r2, [r3, #12]
	pid->Ki = ki * ssec;
 8001120:	ed97 7a01 	vldr	s14, [r7, #4]
 8001124:	edd7 7a05 	vldr	s15, [r7, #20]
 8001128:	ee67 7a27 	vmul.f32	s15, s14, s15
 800112c:	68fb      	ldr	r3, [r7, #12]
 800112e:	edc3 7a04 	vstr	s15, [r3, #16]
	pid->Kd = kd / ssec;
 8001132:	edd7 6a00 	vldr	s13, [r7]
 8001136:	ed97 7a05 	vldr	s14, [r7, #20]
 800113a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800113e:	68fb      	ldr	r3, [r7, #12]
 8001140:	edc3 7a05 	vstr	s15, [r3, #20]

	if (pid->direction == E_PID_REVERSE) {
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800114a:	2b01      	cmp	r3, #1
 800114c:	d11f      	bne.n	800118e <PID_tune+0xca>
		pid->Kp = 0 - pid->Kp;
 800114e:	68fb      	ldr	r3, [r7, #12]
 8001150:	edd3 7a03 	vldr	s15, [r3, #12]
 8001154:	ed9f 7a11 	vldr	s14, [pc, #68]	; 800119c <PID_tune+0xd8>
 8001158:	ee77 7a67 	vsub.f32	s15, s14, s15
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = 0 - pid->Ki;
 8001162:	68fb      	ldr	r3, [r7, #12]
 8001164:	edd3 7a04 	vldr	s15, [r3, #16]
 8001168:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 800119c <PID_tune+0xd8>
 800116c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001170:	68fb      	ldr	r3, [r7, #12]
 8001172:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = 0 - pid->Kd;
 8001176:	68fb      	ldr	r3, [r7, #12]
 8001178:	edd3 7a05 	vldr	s15, [r3, #20]
 800117c:	ed9f 7a07 	vldr	s14, [pc, #28]	; 800119c <PID_tune+0xd8>
 8001180:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001184:	68fb      	ldr	r3, [r7, #12]
 8001186:	edc3 7a05 	vstr	s15, [r3, #20]
 800118a:	e000      	b.n	800118e <PID_tune+0xca>
		return;
 800118c:	bf00      	nop
	}
}
 800118e:	371c      	adds	r7, #28
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr
 8001198:	447a0000 	.word	0x447a0000
 800119c:	00000000 	.word	0x00000000

080011a0 <pid_sample>:

void pid_sample(PID_t pid, uint32_t time)
{
 80011a0:	b480      	push	{r7}
 80011a2:	b085      	sub	sp, #20
 80011a4:	af00      	add	r7, sp, #0
 80011a6:	6078      	str	r0, [r7, #4]
 80011a8:	6039      	str	r1, [r7, #0]
	if (time > 0) {
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	2b00      	cmp	r3, #0
 80011ae:	d025      	beq.n	80011fc <pid_sample+0x5c>
		float ratio = (float) (time * (FREQUENCY / 1000)) / (float) pid->sampletime;
 80011b0:	683b      	ldr	r3, [r7, #0]
 80011b2:	ee07 3a90 	vmov	s15, r3
 80011b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80011be:	ee07 3a90 	vmov	s15, r3
 80011c2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80011c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011ca:	edc7 7a03 	vstr	s15, [r7, #12]
		pid->Ki *= ratio;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	ed93 7a04 	vldr	s14, [r3, #16]
 80011d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80011d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd /= ratio;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	edd3 6a05 	vldr	s13, [r3, #20]
 80011e8:	ed97 7a03 	vldr	s14, [r7, #12]
 80011ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	edc3 7a05 	vstr	s15, [r3, #20]
		pid->sampletime = time * (FREQUENCY / 1000);
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	683a      	ldr	r2, [r7, #0]
 80011fa:	62da      	str	r2, [r3, #44]	; 0x2c
	}
}
 80011fc:	bf00      	nop
 80011fe:	3714      	adds	r7, #20
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <pid_limits>:

void pid_limits(PID_t pid, float min, float max)
{
 8001208:	b480      	push	{r7}
 800120a:	b085      	sub	sp, #20
 800120c:	af00      	add	r7, sp, #0
 800120e:	60f8      	str	r0, [r7, #12]
 8001210:	ed87 0a02 	vstr	s0, [r7, #8]
 8001214:	edc7 0a01 	vstr	s1, [r7, #4]
	if (min >= max) return;
 8001218:	ed97 7a02 	vldr	s14, [r7, #8]
 800121c:	edd7 7a01 	vldr	s15, [r7, #4]
 8001220:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001228:	da4d      	bge.n	80012c6 <pid_limits+0xbe>
	pid->omin = min;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	68ba      	ldr	r2, [r7, #8]
 800122e:	619a      	str	r2, [r3, #24]
	pid->omax = max;
 8001230:	68fb      	ldr	r3, [r7, #12]
 8001232:	687a      	ldr	r2, [r7, #4]
 8001234:	61da      	str	r2, [r3, #28]
	//Adjust output to new limits
	if (pid->automode) {
 8001236:	68fb      	ldr	r3, [r7, #12]
 8001238:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800123c:	2b00      	cmp	r3, #0
 800123e:	d043      	beq.n	80012c8 <pid_limits+0xc0>
		if (*(pid->output) > pid->omax)
 8001240:	68fb      	ldr	r3, [r7, #12]
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	ed93 7a00 	vldr	s14, [r3]
 8001248:	68fb      	ldr	r3, [r7, #12]
 800124a:	edd3 7a07 	vldr	s15, [r3, #28]
 800124e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001256:	dd05      	ble.n	8001264 <pid_limits+0x5c>
			*(pid->output) = pid->omax;
 8001258:	68fb      	ldr	r3, [r7, #12]
 800125a:	685b      	ldr	r3, [r3, #4]
 800125c:	68fa      	ldr	r2, [r7, #12]
 800125e:	69d2      	ldr	r2, [r2, #28]
 8001260:	601a      	str	r2, [r3, #0]
 8001262:	e010      	b.n	8001286 <pid_limits+0x7e>
		else if (*(pid->output) < pid->omin)
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	ed93 7a00 	vldr	s14, [r3]
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	edd3 7a06 	vldr	s15, [r3, #24]
 8001272:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127a:	d504      	bpl.n	8001286 <pid_limits+0x7e>
			*(pid->output) = pid->omin;
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	68fa      	ldr	r2, [r7, #12]
 8001282:	6992      	ldr	r2, [r2, #24]
 8001284:	601a      	str	r2, [r3, #0]

		if (pid->iterm > pid->omax)
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	ed93 7a08 	vldr	s14, [r3, #32]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	edd3 7a07 	vldr	s15, [r3, #28]
 8001292:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001296:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800129a:	dd04      	ble.n	80012a6 <pid_limits+0x9e>
			pid->iterm = pid->omax;
 800129c:	68fb      	ldr	r3, [r7, #12]
 800129e:	69da      	ldr	r2, [r3, #28]
 80012a0:	68fb      	ldr	r3, [r7, #12]
 80012a2:	621a      	str	r2, [r3, #32]
 80012a4:	e010      	b.n	80012c8 <pid_limits+0xc0>
		else if (pid->iterm < pid->omin)
 80012a6:	68fb      	ldr	r3, [r7, #12]
 80012a8:	ed93 7a08 	vldr	s14, [r3, #32]
 80012ac:	68fb      	ldr	r3, [r7, #12]
 80012ae:	edd3 7a06 	vldr	s15, [r3, #24]
 80012b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ba:	d505      	bpl.n	80012c8 <pid_limits+0xc0>
			pid->iterm = pid->omin;
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	699a      	ldr	r2, [r3, #24]
 80012c0:	68fb      	ldr	r3, [r7, #12]
 80012c2:	621a      	str	r2, [r3, #32]
 80012c4:	e000      	b.n	80012c8 <pid_limits+0xc0>
	if (min >= max) return;
 80012c6:	bf00      	nop
	}
}
 80012c8:	3714      	adds	r7, #20
 80012ca:	46bd      	mov	sp, r7
 80012cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d0:	4770      	bx	lr

080012d2 <pid_auto>:

void pid_auto(PID_t pid)
{
 80012d2:	b480      	push	{r7}
 80012d4:	b083      	sub	sp, #12
 80012d6:	af00      	add	r7, sp, #0
 80012d8:	6078      	str	r0, [r7, #4]
	// If going from manual to auto
	if (!pid->automode) {
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d12c      	bne.n	800133e <pid_auto+0x6c>
		pid->iterm = *(pid->output);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	685b      	ldr	r3, [r3, #4]
 80012e8:	681a      	ldr	r2, [r3, #0]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	621a      	str	r2, [r3, #32]
		pid->lastin = *(pid->input);
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681a      	ldr	r2, [r3, #0]
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	625a      	str	r2, [r3, #36]	; 0x24
		if (pid->iterm > pid->omax)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	ed93 7a08 	vldr	s14, [r3, #32]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	edd3 7a07 	vldr	s15, [r3, #28]
 8001304:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001308:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800130c:	dd04      	ble.n	8001318 <pid_auto+0x46>
			pid->iterm = pid->omax;
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	69da      	ldr	r2, [r3, #28]
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	621a      	str	r2, [r3, #32]
 8001316:	e00e      	b.n	8001336 <pid_auto+0x64>
		else if (pid->iterm < pid->omin)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	ed93 7a08 	vldr	s14, [r3, #32]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	edd3 7a06 	vldr	s15, [r3, #24]
 8001324:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001328:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800132c:	d503      	bpl.n	8001336 <pid_auto+0x64>
			pid->iterm = pid->omin;
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	699a      	ldr	r2, [r3, #24]
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	621a      	str	r2, [r3, #32]
		pid->automode = true;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	2201      	movs	r2, #1
 800133a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
	}
}
 800133e:	bf00      	nop
 8001340:	370c      	adds	r7, #12
 8001342:	46bd      	mov	sp, r7
 8001344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001348:	4770      	bx	lr
	...

0800134c <pid_direction>:
{
	pid->automode = false;
}

void pid_direction(PID_t pid, enum pid_control_directions dir)
{
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
 8001354:	460b      	mov	r3, r1
 8001356:	70fb      	strb	r3, [r7, #3]
	if (pid->automode && pid->direction != dir) {
 8001358:	687b      	ldr	r3, [r7, #4]
 800135a:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800135e:	2b00      	cmp	r3, #0
 8001360:	d023      	beq.n	80013aa <pid_direction+0x5e>
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8001368:	78fa      	ldrb	r2, [r7, #3]
 800136a:	429a      	cmp	r2, r3
 800136c:	d01d      	beq.n	80013aa <pid_direction+0x5e>
		pid->Kp = (0 - pid->Kp);
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	edd3 7a03 	vldr	s15, [r3, #12]
 8001374:	ed9f 7a12 	vldr	s14, [pc, #72]	; 80013c0 <pid_direction+0x74>
 8001378:	ee77 7a67 	vsub.f32	s15, s14, s15
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	edc3 7a03 	vstr	s15, [r3, #12]
		pid->Ki = (0 - pid->Ki);
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	edd3 7a04 	vldr	s15, [r3, #16]
 8001388:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 80013c0 <pid_direction+0x74>
 800138c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	edc3 7a04 	vstr	s15, [r3, #16]
		pid->Kd = (0 - pid->Kd);
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	edd3 7a05 	vldr	s15, [r3, #20]
 800139c:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80013c0 <pid_direction+0x74>
 80013a0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	edc3 7a05 	vstr	s15, [r3, #20]
	}
	pid->direction = dir;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	78fa      	ldrb	r2, [r7, #3]
 80013ae:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	00000000 	.word	0x00000000

080013c4 <hubMotor_Init>:
#include "X2_6010S.h"
extern uint8_t receive_buf[15];



void hubMotor_Init(){
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(HubM_IO_SON_GPIO_Port, HubM_IO_SON_Pin, GPIO_PIN_RESET);
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013ce:	4808      	ldr	r0, [pc, #32]	; (80013f0 <hubMotor_Init+0x2c>)
 80013d0:	f005 fcea 	bl	8006da8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_NOT_GPIO_Port, HubM_IO_NOT_Pin, GPIO_PIN_RESET);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80013da:	4805      	ldr	r0, [pc, #20]	; (80013f0 <hubMotor_Init+0x2c>)
 80013dc:	f005 fce4 	bl	8006da8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(HubM_IO_POT_GPIO_Port, HubM_IO_POT_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80013e6:	4802      	ldr	r0, [pc, #8]	; (80013f0 <hubMotor_Init+0x2c>)
 80013e8:	f005 fcde 	bl	8006da8 <HAL_GPIO_WritePin>
}
 80013ec:	bf00      	nop
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	40020c00 	.word	0x40020c00
 80013f4:	00000000 	.word	0x00000000

080013f8 <send_HubMotor>:

void send_HubMotor(float m1_ang_speed, float m2_ang_speed){
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b08c      	sub	sp, #48	; 0x30
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	ed87 0a01 	vstr	s0, [r7, #4]
 8001402:	edc7 0a00 	vstr	s1, [r7]
	int16_t motor1_speed, motor2_speed;
	//convert velocity into pulse/second
	motor1_speed = -(int16_t)(m1_ang_speed * 4096.0 / (2 * M_PI));
 8001406:	6878      	ldr	r0, [r7, #4]
 8001408:	f7ff f856 	bl	80004b8 <__aeabi_f2d>
 800140c:	f04f 0200 	mov.w	r2, #0
 8001410:	4b63      	ldr	r3, [pc, #396]	; (80015a0 <send_HubMotor+0x1a8>)
 8001412:	f7ff f8a9 	bl	8000568 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	a35e      	add	r3, pc, #376	; (adr r3, 8001598 <send_HubMotor+0x1a0>)
 8001420:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001424:	f7ff f9ca 	bl	80007bc <__aeabi_ddiv>
 8001428:	4602      	mov	r2, r0
 800142a:	460b      	mov	r3, r1
 800142c:	4610      	mov	r0, r2
 800142e:	4619      	mov	r1, r3
 8001430:	f7ff fb4a 	bl	8000ac8 <__aeabi_d2iz>
 8001434:	4603      	mov	r3, r0
 8001436:	b21b      	sxth	r3, r3
 8001438:	b29b      	uxth	r3, r3
 800143a:	425b      	negs	r3, r3
 800143c:	b29b      	uxth	r3, r3
 800143e:	85fb      	strh	r3, [r7, #46]	; 0x2e
	motor2_speed = (int16_t)(m2_ang_speed * 4096.0/ (2 * M_PI));
 8001440:	6838      	ldr	r0, [r7, #0]
 8001442:	f7ff f839 	bl	80004b8 <__aeabi_f2d>
 8001446:	f04f 0200 	mov.w	r2, #0
 800144a:	4b55      	ldr	r3, [pc, #340]	; (80015a0 <send_HubMotor+0x1a8>)
 800144c:	f7ff f88c 	bl	8000568 <__aeabi_dmul>
 8001450:	4602      	mov	r2, r0
 8001452:	460b      	mov	r3, r1
 8001454:	4610      	mov	r0, r2
 8001456:	4619      	mov	r1, r3
 8001458:	a34f      	add	r3, pc, #316	; (adr r3, 8001598 <send_HubMotor+0x1a0>)
 800145a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800145e:	f7ff f9ad 	bl	80007bc <__aeabi_ddiv>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	4610      	mov	r0, r2
 8001468:	4619      	mov	r1, r3
 800146a:	f7ff fb2d 	bl	8000ac8 <__aeabi_d2iz>
 800146e:	4603      	mov	r3, r0
 8001470:	85bb      	strh	r3, [r7, #44]	; 0x2c
//	motor1_speed = -(int16_t)(m1_speed);
//	motor2_speed = (int16_t)(m2_speed);

	uint8_t send_buf[15];
	send_buf[0] = 0xAA;
 8001472:	23aa      	movs	r3, #170	; 0xaa
 8001474:	733b      	strb	r3, [r7, #12]
	send_buf[1] = 0xA4;
 8001476:	23a4      	movs	r3, #164	; 0xa4
 8001478:	737b      	strb	r3, [r7, #13]
	send_buf[2] = 0x0E;
 800147a:	230e      	movs	r3, #14
 800147c:	73bb      	strb	r3, [r7, #14]
	send_buf[3] = 0x00;
 800147e:	2300      	movs	r3, #0
 8001480:	73fb      	strb	r3, [r7, #15]
	send_buf[4] = MOTOR_ENABLE;
 8001482:	2300      	movs	r3, #0
 8001484:	743b      	strb	r3, [r7, #16]
	send_buf[5] = MOTOR_ENCODER_FEEDBACK;
 8001486:	2380      	movs	r3, #128	; 0x80
 8001488:	747b      	strb	r3, [r7, #17]

	//Set acceleration to constant by default
	//time taken from 0 to 1000rpm
	uint16_t acceleration = 200;
 800148a:	23c8      	movs	r3, #200	; 0xc8
 800148c:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint8_t msb_acce = (uint8_t)((acceleration & 0xFF00) >> 8);
 800148e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001490:	0a1b      	lsrs	r3, r3, #8
 8001492:	b29b      	uxth	r3, r3
 8001494:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
	uint8_t lsb_acce = (uint8_t)(acceleration & 0x00FF);
 8001498:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800149a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	send_buf[6] = lsb_acce;
 800149e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80014a2:	74bb      	strb	r3, [r7, #18]
	send_buf[7] = msb_acce;
 80014a4:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 80014a8:	74fb      	strb	r3, [r7, #19]

	//Set maximum torque
	//Value: 0 - 450 (300 by default)
	uint16_t max_torque = 300;
 80014aa:	f44f 7396 	mov.w	r3, #300	; 0x12c
 80014ae:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t msb_max_torque = (uint8_t)((max_torque & 0xFF00) >> 8);
 80014b0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014b2:	0a1b      	lsrs	r3, r3, #8
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	uint8_t lsb_max_torque = (uint8_t)(max_torque & 0x00FF);
 80014ba:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80014bc:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	send_buf[8] = lsb_max_torque;
 80014c0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80014c4:	753b      	strb	r3, [r7, #20]
	send_buf[9] = msb_max_torque;
 80014c6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 80014ca:	757b      	strb	r3, [r7, #21]

	//Set motor1 speed
	uint8_t msb_motor1_speed = (uint8_t)((motor1_speed & 0xFF00) >> 8);
 80014cc:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	; 0x2e
 80014d0:	121b      	asrs	r3, r3, #8
 80014d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
	uint8_t lsb_motor1_speed = (uint8_t)(motor1_speed & 0x00FF);
 80014d6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80014d8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
	send_buf[10] = lsb_motor1_speed;
 80014dc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80014e0:	75bb      	strb	r3, [r7, #22]
	send_buf[11] = msb_motor1_speed;
 80014e2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80014e6:	75fb      	strb	r3, [r7, #23]

	//Set motor2 speed
	uint8_t msb_motor2_speed = (uint8_t)((motor2_speed & 0xFF00) >> 8);
 80014e8:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 80014ec:	121b      	asrs	r3, r3, #8
 80014ee:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	uint8_t lsb_motor2_speed = (uint8_t)(motor2_speed & 0x00FF);
 80014f2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80014f4:	f887 3020 	strb.w	r3, [r7, #32]
	send_buf[12] = lsb_motor2_speed;
 80014f8:	f897 3020 	ldrb.w	r3, [r7, #32]
 80014fc:	763b      	strb	r3, [r7, #24]
	send_buf[13] = msb_motor2_speed;
 80014fe:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8001502:	767b      	strb	r3, [r7, #25]

	//checksum byte
	uint16_t sum = (uint16_t)send_buf[0] + (uint16_t)send_buf[1] + (uint16_t)send_buf[2] + (uint16_t)send_buf[3]
 8001504:	7b3b      	ldrb	r3, [r7, #12]
 8001506:	b29a      	uxth	r2, r3
 8001508:	7b7b      	ldrb	r3, [r7, #13]
 800150a:	b29b      	uxth	r3, r3
 800150c:	4413      	add	r3, r2
 800150e:	b29a      	uxth	r2, r3
 8001510:	7bbb      	ldrb	r3, [r7, #14]
 8001512:	b29b      	uxth	r3, r3
 8001514:	4413      	add	r3, r2
 8001516:	b29a      	uxth	r2, r3
 8001518:	7bfb      	ldrb	r3, [r7, #15]
 800151a:	b29b      	uxth	r3, r3
 800151c:	4413      	add	r3, r2
 800151e:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[4] + (uint16_t)send_buf[5] + (uint16_t)send_buf[6]
 8001520:	7c3b      	ldrb	r3, [r7, #16]
 8001522:	b29b      	uxth	r3, r3
 8001524:	4413      	add	r3, r2
 8001526:	b29a      	uxth	r2, r3
 8001528:	7c7b      	ldrb	r3, [r7, #17]
 800152a:	b29b      	uxth	r3, r3
 800152c:	4413      	add	r3, r2
 800152e:	b29a      	uxth	r2, r3
 8001530:	7cbb      	ldrb	r3, [r7, #18]
 8001532:	b29b      	uxth	r3, r3
 8001534:	4413      	add	r3, r2
 8001536:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[7] + (uint16_t)send_buf[8] + (uint16_t)send_buf[9]
 8001538:	7cfb      	ldrb	r3, [r7, #19]
 800153a:	b29b      	uxth	r3, r3
 800153c:	4413      	add	r3, r2
 800153e:	b29a      	uxth	r2, r3
 8001540:	7d3b      	ldrb	r3, [r7, #20]
 8001542:	b29b      	uxth	r3, r3
 8001544:	4413      	add	r3, r2
 8001546:	b29a      	uxth	r2, r3
 8001548:	7d7b      	ldrb	r3, [r7, #21]
 800154a:	b29b      	uxth	r3, r3
 800154c:	4413      	add	r3, r2
 800154e:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[10] + (uint16_t)send_buf[11] + (uint16_t)send_buf[12]
 8001550:	7dbb      	ldrb	r3, [r7, #22]
 8001552:	b29b      	uxth	r3, r3
 8001554:	4413      	add	r3, r2
 8001556:	b29a      	uxth	r2, r3
 8001558:	7dfb      	ldrb	r3, [r7, #23]
 800155a:	b29b      	uxth	r3, r3
 800155c:	4413      	add	r3, r2
 800155e:	b29a      	uxth	r2, r3
 8001560:	7e3b      	ldrb	r3, [r7, #24]
 8001562:	b29b      	uxth	r3, r3
 8001564:	4413      	add	r3, r2
 8001566:	b29a      	uxth	r2, r3
					+ (uint16_t)send_buf[13];
 8001568:	7e7b      	ldrb	r3, [r7, #25]
 800156a:	b29b      	uxth	r3, r3
	uint16_t sum = (uint16_t)send_buf[0] + (uint16_t)send_buf[1] + (uint16_t)send_buf[2] + (uint16_t)send_buf[3]
 800156c:	4413      	add	r3, r2
 800156e:	83fb      	strh	r3, [r7, #30]

	send_buf[14] = (uint8_t)(sum & 0x00FF);
 8001570:	8bfb      	ldrh	r3, [r7, #30]
 8001572:	b2db      	uxtb	r3, r3
 8001574:	76bb      	strb	r3, [r7, #26]

	HAL_UART_Transmit(&huart3, send_buf, 15, 50);
 8001576:	f107 010c 	add.w	r1, r7, #12
 800157a:	2332      	movs	r3, #50	; 0x32
 800157c:	220f      	movs	r2, #15
 800157e:	4809      	ldr	r0, [pc, #36]	; (80015a4 <send_HubMotor+0x1ac>)
 8001580:	f00a fb56 	bl	800bc30 <HAL_UART_Transmit>
	HAL_UART_Receive_DMA(&huart3, receive_buf, 15);
 8001584:	220f      	movs	r2, #15
 8001586:	4908      	ldr	r1, [pc, #32]	; (80015a8 <send_HubMotor+0x1b0>)
 8001588:	4806      	ldr	r0, [pc, #24]	; (80015a4 <send_HubMotor+0x1ac>)
 800158a:	f00a fbeb 	bl	800bd64 <HAL_UART_Receive_DMA>
}
 800158e:	bf00      	nop
 8001590:	3730      	adds	r7, #48	; 0x30
 8001592:	46bd      	mov	sp, r7
 8001594:	bd80      	pop	{r7, pc}
 8001596:	bf00      	nop
 8001598:	54442d18 	.word	0x54442d18
 800159c:	401921fb 	.word	0x401921fb
 80015a0:	40b00000 	.word	0x40b00000
 80015a4:	20000730 	.word	0x20000730
 80015a8:	200005b4 	.word	0x200005b4

080015ac <ADC_Read>:
//		      HAL_Delay(5000);
}


void ADC_Read(int16_t *data)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
	AD7606_CS_LOW;
 80015b4:	2200      	movs	r2, #0
 80015b6:	2110      	movs	r1, #16
 80015b8:	4808      	ldr	r0, [pc, #32]	; (80015dc <ADC_Read+0x30>)
 80015ba:	f005 fbf5 	bl	8006da8 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (uint8_t *)data, CHANNEL_NUM, 2);
 80015be:	2302      	movs	r3, #2
 80015c0:	2208      	movs	r2, #8
 80015c2:	6879      	ldr	r1, [r7, #4]
 80015c4:	4806      	ldr	r0, [pc, #24]	; (80015e0 <ADC_Read+0x34>)
 80015c6:	f007 fcb7 	bl	8008f38 <HAL_SPI_Receive>
	AD7606_CS_HIGH;
 80015ca:	2201      	movs	r2, #1
 80015cc:	2110      	movs	r1, #16
 80015ce:	4803      	ldr	r0, [pc, #12]	; (80015dc <ADC_Read+0x30>)
 80015d0:	f005 fbea 	bl	8006da8 <HAL_GPIO_WritePin>
}
 80015d4:	bf00      	nop
 80015d6:	3708      	adds	r7, #8
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40020000 	.word	0x40020000
 80015e0:	20000318 	.word	0x20000318

080015e4 <bd25l_Init>:
	.DIR_pin	= ClimbM_IO_FR2_Pin,
	.pole		= 4,
	.ID		= 2,
};

void bd25l_Init(Motor_TypeDef* motor){
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	enableMotor(motor, 0);
 80015ec:	2100      	movs	r1, #0
 80015ee:	6878      	ldr	r0, [r7, #4]
 80015f0:	f000 f808 	bl	8001604 <enableMotor>
	brakeMotor(motor, 0);
 80015f4:	2100      	movs	r1, #0
 80015f6:	6878      	ldr	r0, [r7, #4]
 80015f8:	f000 f828 	bl	800164c <brakeMotor>
}
 80015fc:	bf00      	nop
 80015fe:	3708      	adds	r7, #8
 8001600:	46bd      	mov	sp, r7
 8001602:	bd80      	pop	{r7, pc}

08001604 <enableMotor>:
	brakeMotor(motor, 1);
	enableMotor(motor, 0);

}

void enableMotor(Motor_TypeDef* motor, uint8_t state){
 8001604:	b580      	push	{r7, lr}
 8001606:	b082      	sub	sp, #8
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
 800160c:	460b      	mov	r3, r1
 800160e:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->EN_port, motor->EN_pin, state);
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8001618:	78fa      	ldrb	r2, [r7, #3]
 800161a:	4619      	mov	r1, r3
 800161c:	f005 fbc4 	bl	8006da8 <HAL_GPIO_WritePin>
}
 8001620:	bf00      	nop
 8001622:	3708      	adds	r7, #8
 8001624:	46bd      	mov	sp, r7
 8001626:	bd80      	pop	{r7, pc}

08001628 <emBrakeMotor>:

void emBrakeMotor(uint8_t state){
 8001628:	b580      	push	{r7, lr}
 800162a:	b082      	sub	sp, #8
 800162c:	af00      	add	r7, sp, #0
 800162e:	4603      	mov	r3, r0
 8001630:	71fb      	strb	r3, [r7, #7]
	HAL_GPIO_WritePin(Brake_Wheel_GPIO_Port, Brake_Wheel_Pin, state);
 8001632:	79fb      	ldrb	r3, [r7, #7]
 8001634:	461a      	mov	r2, r3
 8001636:	2108      	movs	r1, #8
 8001638:	4803      	ldr	r0, [pc, #12]	; (8001648 <emBrakeMotor+0x20>)
 800163a:	f005 fbb5 	bl	8006da8 <HAL_GPIO_WritePin>
}
 800163e:	bf00      	nop
 8001640:	3708      	adds	r7, #8
 8001642:	46bd      	mov	sp, r7
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40020c00 	.word	0x40020c00

0800164c <brakeMotor>:

void brakeMotor(Motor_TypeDef* motor, uint8_t state){
 800164c:	b580      	push	{r7, lr}
 800164e:	b082      	sub	sp, #8
 8001650:	af00      	add	r7, sp, #0
 8001652:	6078      	str	r0, [r7, #4]
 8001654:	460b      	mov	r3, r1
 8001656:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->BRK_port, motor->BRK_pin, state);
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	69d8      	ldr	r0, [r3, #28]
 800165c:	687b      	ldr	r3, [r7, #4]
 800165e:	8c1b      	ldrh	r3, [r3, #32]
 8001660:	78fa      	ldrb	r2, [r7, #3]
 8001662:	4619      	mov	r1, r3
 8001664:	f005 fba0 	bl	8006da8 <HAL_GPIO_WritePin>
}
 8001668:	bf00      	nop
 800166a:	3708      	adds	r7, #8
 800166c:	46bd      	mov	sp, r7
 800166e:	bd80      	pop	{r7, pc}

08001670 <setMotorDir>:

void setMotorDir(Motor_TypeDef* motor, uint8_t dir){
 8001670:	b580      	push	{r7, lr}
 8001672:	b082      	sub	sp, #8
 8001674:	af00      	add	r7, sp, #0
 8001676:	6078      	str	r0, [r7, #4]
 8001678:	460b      	mov	r3, r1
 800167a:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(motor->DIR_port, motor->DIR_pin, dir);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8001684:	78fa      	ldrb	r2, [r7, #3]
 8001686:	4619      	mov	r1, r3
 8001688:	f005 fb8e 	bl	8006da8 <HAL_GPIO_WritePin>
}
 800168c:	bf00      	nop
 800168e:	3708      	adds	r7, #8
 8001690:	46bd      	mov	sp, r7
 8001692:	bd80      	pop	{r7, pc}
 8001694:	0000      	movs	r0, r0
	...

08001698 <setMotorSpeed>:

void setMotorSpeed(Motor_TypeDef* motor, float speed){
 8001698:	b580      	push	{r7, lr}
 800169a:	b086      	sub	sp, #24
 800169c:	af00      	add	r7, sp, #0
 800169e:	6078      	str	r0, [r7, #4]
 80016a0:	ed87 0a00 	vstr	s0, [r7]

	float frequency = 0;
 80016a4:	f04f 0300 	mov.w	r3, #0
 80016a8:	617b      	str	r3, [r7, #20]
	uint16_t period;
	uint32_t duty_cycle; //50%

	if (speed > 100) speed = 100.0;
 80016aa:	edd7 7a00 	vldr	s15, [r7]
 80016ae:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 80017e0 <setMotorSpeed+0x148>
 80016b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ba:	dd01      	ble.n	80016c0 <setMotorSpeed+0x28>
 80016bc:	4b49      	ldr	r3, [pc, #292]	; (80017e4 <setMotorSpeed+0x14c>)
 80016be:	603b      	str	r3, [r7, #0]
	//Frequency equation derived from data sheet
	frequency = (uint16_t)((speed - 0.2597)/0.02494);
 80016c0:	6838      	ldr	r0, [r7, #0]
 80016c2:	f7fe fef9 	bl	80004b8 <__aeabi_f2d>
 80016c6:	a340      	add	r3, pc, #256	; (adr r3, 80017c8 <setMotorSpeed+0x130>)
 80016c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016cc:	f7fe fd94 	bl	80001f8 <__aeabi_dsub>
 80016d0:	4602      	mov	r2, r0
 80016d2:	460b      	mov	r3, r1
 80016d4:	4610      	mov	r0, r2
 80016d6:	4619      	mov	r1, r3
 80016d8:	a33d      	add	r3, pc, #244	; (adr r3, 80017d0 <setMotorSpeed+0x138>)
 80016da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016de:	f7ff f86d 	bl	80007bc <__aeabi_ddiv>
 80016e2:	4602      	mov	r2, r0
 80016e4:	460b      	mov	r3, r1
 80016e6:	4610      	mov	r0, r2
 80016e8:	4619      	mov	r1, r3
 80016ea:	f7ff fa15 	bl	8000b18 <__aeabi_d2uiz>
 80016ee:	4603      	mov	r3, r0
 80016f0:	b29b      	uxth	r3, r3
 80016f2:	ee07 3a90 	vmov	s15, r3
 80016f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80016fa:	edc7 7a05 	vstr	s15, [r7, #20]
	period = (int)(1e6/frequency)+1;
 80016fe:	6978      	ldr	r0, [r7, #20]
 8001700:	f7fe feda 	bl	80004b8 <__aeabi_f2d>
 8001704:	4602      	mov	r2, r0
 8001706:	460b      	mov	r3, r1
 8001708:	a133      	add	r1, pc, #204	; (adr r1, 80017d8 <setMotorSpeed+0x140>)
 800170a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800170e:	f7ff f855 	bl	80007bc <__aeabi_ddiv>
 8001712:	4602      	mov	r2, r0
 8001714:	460b      	mov	r3, r1
 8001716:	4610      	mov	r0, r2
 8001718:	4619      	mov	r1, r3
 800171a:	f7ff f9d5 	bl	8000ac8 <__aeabi_d2iz>
 800171e:	4603      	mov	r3, r0
 8001720:	b29b      	uxth	r3, r3
 8001722:	3301      	adds	r3, #1
 8001724:	827b      	strh	r3, [r7, #18]
	duty_cycle = period / 2;
 8001726:	8a7b      	ldrh	r3, [r7, #18]
 8001728:	085b      	lsrs	r3, r3, #1
 800172a:	b29b      	uxth	r3, r3
 800172c:	60fb      	str	r3, [r7, #12]
//	      motor->outputPWM->Instance->CCR4 = duty_cycle;
//
//	    HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
//	}

	if (speed<4){
 800172e:	edd7 7a00 	vldr	s15, [r7]
 8001732:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8001736:	eef4 7ac7 	vcmpe.f32	s15, s14
 800173a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800173e:	d503      	bpl.n	8001748 <setMotorSpeed+0xb0>
		brakeMotor(motor, 1);
 8001740:	2101      	movs	r1, #1
 8001742:	6878      	ldr	r0, [r7, #4]
 8001744:	f7ff ff82 	bl	800164c <brakeMotor>
	}



	motor->outputPWM->Instance->ARR = period;
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	695b      	ldr	r3, [r3, #20]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	8a7a      	ldrh	r2, [r7, #18]
 8001750:	62da      	str	r2, [r3, #44]	; 0x2c
	if(motor->PWM_channel == TIM_CHANNEL_1)
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	8b1b      	ldrh	r3, [r3, #24]
 8001756:	2b00      	cmp	r3, #0
 8001758:	d105      	bne.n	8001766 <setMotorSpeed+0xce>
	  motor->outputPWM->Instance->CCR1 = duty_cycle;
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	695b      	ldr	r3, [r3, #20]
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	68fa      	ldr	r2, [r7, #12]
 8001762:	635a      	str	r2, [r3, #52]	; 0x34
 8001764:	e01c      	b.n	80017a0 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_2)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	8b1b      	ldrh	r3, [r3, #24]
 800176a:	2b04      	cmp	r3, #4
 800176c:	d105      	bne.n	800177a <setMotorSpeed+0xe2>
		  motor->outputPWM->Instance->CCR2 = duty_cycle;
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	695b      	ldr	r3, [r3, #20]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	68fa      	ldr	r2, [r7, #12]
 8001776:	639a      	str	r2, [r3, #56]	; 0x38
 8001778:	e012      	b.n	80017a0 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_3)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	8b1b      	ldrh	r3, [r3, #24]
 800177e:	2b08      	cmp	r3, #8
 8001780:	d105      	bne.n	800178e <setMotorSpeed+0xf6>
		  motor->outputPWM->Instance->CCR3 = duty_cycle;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	695b      	ldr	r3, [r3, #20]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	68fa      	ldr	r2, [r7, #12]
 800178a:	63da      	str	r2, [r3, #60]	; 0x3c
 800178c:	e008      	b.n	80017a0 <setMotorSpeed+0x108>
	else if(motor->PWM_channel == TIM_CHANNEL_4)
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	8b1b      	ldrh	r3, [r3, #24]
 8001792:	2b0c      	cmp	r3, #12
 8001794:	d104      	bne.n	80017a0 <setMotorSpeed+0x108>
	  motor->outputPWM->Instance->CCR4 = duty_cycle;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	695b      	ldr	r3, [r3, #20]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	68fa      	ldr	r2, [r7, #12]
 800179e:	641a      	str	r2, [r3, #64]	; 0x40

	HAL_TIM_PWM_Start(motor->outputPWM, motor->PWM_channel);
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	695a      	ldr	r2, [r3, #20]
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	8b1b      	ldrh	r3, [r3, #24]
 80017a8:	4619      	mov	r1, r3
 80017aa:	4610      	mov	r0, r2
 80017ac:	f008 f9ba 	bl	8009b24 <HAL_TIM_PWM_Start>



	motor->outputPWM->Instance->CNT = 0;
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	695b      	ldr	r3, [r3, #20]
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	2200      	movs	r2, #0
 80017b8:	625a      	str	r2, [r3, #36]	; 0x24
}
 80017ba:	bf00      	nop
 80017bc:	3718      	adds	r7, #24
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	f3af 8000 	nop.w
 80017c8:	bfb15b57 	.word	0xbfb15b57
 80017cc:	3fd09eec 	.word	0x3fd09eec
 80017d0:	1172ef0b 	.word	0x1172ef0b
 80017d4:	3f9989df 	.word	0x3f9989df
 80017d8:	00000000 	.word	0x00000000
 80017dc:	412e8480 	.word	0x412e8480
 80017e0:	42c80000 	.word	0x42c80000
 80017e4:	42c80000 	.word	0x42c80000

080017e8 <runMotor>:
		return -1;
	}
	else return 1;
}

void runMotor(Motor_TypeDef* motor, float speed){
 80017e8:	b5b0      	push	{r4, r5, r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
 80017f0:	ed87 0a00 	vstr	s0, [r7]
  //	    - positive speed Lift DOWN
  //	    - negative speed lift UP
    if (motor->ID == 1){
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 80017fa:	2b01      	cmp	r3, #1
 80017fc:	d129      	bne.n	8001852 <runMotor+0x6a>
	if (fabs(speed)/speed  >= 0)
 80017fe:	edd7 7a00 	vldr	s15, [r7]
 8001802:	eef0 7ae7 	vabs.f32	s15, s15
 8001806:	ee17 0a90 	vmov	r0, s15
 800180a:	f7fe fe55 	bl	80004b8 <__aeabi_f2d>
 800180e:	4604      	mov	r4, r0
 8001810:	460d      	mov	r5, r1
 8001812:	6838      	ldr	r0, [r7, #0]
 8001814:	f7fe fe50 	bl	80004b8 <__aeabi_f2d>
 8001818:	4602      	mov	r2, r0
 800181a:	460b      	mov	r3, r1
 800181c:	4620      	mov	r0, r4
 800181e:	4629      	mov	r1, r5
 8001820:	f7fe ffcc 	bl	80007bc <__aeabi_ddiv>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	4610      	mov	r0, r2
 800182a:	4619      	mov	r1, r3
 800182c:	f04f 0200 	mov.w	r2, #0
 8001830:	f04f 0300 	mov.w	r3, #0
 8001834:	f7ff f91e 	bl	8000a74 <__aeabi_dcmpge>
 8001838:	4603      	mov	r3, r0
 800183a:	2b00      	cmp	r3, #0
 800183c:	d004      	beq.n	8001848 <runMotor+0x60>
	      setMotorDir(motor, 0);
 800183e:	2100      	movs	r1, #0
 8001840:	6878      	ldr	r0, [r7, #4]
 8001842:	f7ff ff15 	bl	8001670 <setMotorDir>
 8001846:	e032      	b.n	80018ae <runMotor+0xc6>
	else
	  setMotorDir(motor, 1);
 8001848:	2101      	movs	r1, #1
 800184a:	6878      	ldr	r0, [r7, #4]
 800184c:	f7ff ff10 	bl	8001670 <setMotorDir>
 8001850:	e02d      	b.n	80018ae <runMotor+0xc6>
    }
    else if (motor->ID == 2){
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8001858:	2b02      	cmp	r3, #2
 800185a:	d128      	bne.n	80018ae <runMotor+0xc6>
	if (fabs(speed)/speed  >= 0)
 800185c:	edd7 7a00 	vldr	s15, [r7]
 8001860:	eef0 7ae7 	vabs.f32	s15, s15
 8001864:	ee17 0a90 	vmov	r0, s15
 8001868:	f7fe fe26 	bl	80004b8 <__aeabi_f2d>
 800186c:	4604      	mov	r4, r0
 800186e:	460d      	mov	r5, r1
 8001870:	6838      	ldr	r0, [r7, #0]
 8001872:	f7fe fe21 	bl	80004b8 <__aeabi_f2d>
 8001876:	4602      	mov	r2, r0
 8001878:	460b      	mov	r3, r1
 800187a:	4620      	mov	r0, r4
 800187c:	4629      	mov	r1, r5
 800187e:	f7fe ff9d 	bl	80007bc <__aeabi_ddiv>
 8001882:	4602      	mov	r2, r0
 8001884:	460b      	mov	r3, r1
 8001886:	4610      	mov	r0, r2
 8001888:	4619      	mov	r1, r3
 800188a:	f04f 0200 	mov.w	r2, #0
 800188e:	f04f 0300 	mov.w	r3, #0
 8001892:	f7ff f8ef 	bl	8000a74 <__aeabi_dcmpge>
 8001896:	4603      	mov	r3, r0
 8001898:	2b00      	cmp	r3, #0
 800189a:	d004      	beq.n	80018a6 <runMotor+0xbe>
	  setMotorDir(motor, 1);
 800189c:	2101      	movs	r1, #1
 800189e:	6878      	ldr	r0, [r7, #4]
 80018a0:	f7ff fee6 	bl	8001670 <setMotorDir>
 80018a4:	e003      	b.n	80018ae <runMotor+0xc6>
	else
	  setMotorDir(motor, 0);
 80018a6:	2100      	movs	r1, #0
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f7ff fee1 	bl	8001670 <setMotorDir>
    }

    HAL_Delay(50);
 80018ae:	2032      	movs	r0, #50	; 0x32
 80018b0:	f003 f85e 	bl	8004970 <HAL_Delay>
    brakeMotor(motor, 0);
 80018b4:	2100      	movs	r1, #0
 80018b6:	6878      	ldr	r0, [r7, #4]
 80018b8:	f7ff fec8 	bl	800164c <brakeMotor>
    setMotorSpeed(motor, fabs(speed));
 80018bc:	edd7 7a00 	vldr	s15, [r7]
 80018c0:	eef0 7ae7 	vabs.f32	s15, s15
 80018c4:	eeb0 0a67 	vmov.f32	s0, s15
 80018c8:	6878      	ldr	r0, [r7, #4]
 80018ca:	f7ff fee5 	bl	8001698 <setMotorSpeed>

}
 80018ce:	bf00      	nop
 80018d0:	3708      	adds	r7, #8
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bdb0      	pop	{r4, r5, r7, pc}

080018d6 <GPIO_Digital_Filtered_Input>:
 */

#include "button.h"

uint8_t GPIO_Digital_Filtered_Input(Button_TypeDef* hgpio, uint32_t debounce_time)
{
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b082      	sub	sp, #8
 80018da:	af00      	add	r7, sp, #0
 80018dc:	6078      	str	r0, [r7, #4]
 80018de:	6039      	str	r1, [r7, #0]
	// read the state of the switch into a local variable (LOW, when the button is not pressed)
	hgpio->curRead = HAL_GPIO_ReadPin(hgpio->gpioPort, hgpio->gpioPin);
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	681a      	ldr	r2, [r3, #0]
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	889b      	ldrh	r3, [r3, #4]
 80018e8:	4619      	mov	r1, r3
 80018ea:	4610      	mov	r0, r2
 80018ec:	f005 fa36 	bl	8006d5c <HAL_GPIO_ReadPin>
 80018f0:	4603      	mov	r3, r0
 80018f2:	461a      	mov	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	719a      	strb	r2, [r3, #6]
	//check if the button was pressed
	if (hgpio->curRead != hgpio->preRead)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	799a      	ldrb	r2, [r3, #6]
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	79db      	ldrb	r3, [r3, #7]
 8001900:	429a      	cmp	r2, r3
 8001902:	d004      	beq.n	800190e <GPIO_Digital_Filtered_Input+0x38>
		// reset the debouncing timer
		hgpio->lastDebounceTime = HAL_GetTick();
 8001904:	f003 f828 	bl	8004958 <HAL_GetTick>
 8001908:	4602      	mov	r2, r0
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	60da      	str	r2, [r3, #12]
	// whatever the reading is at, it's been there for longer than the debounce delay, so the current value is safe
//	&& (hgpio->curRead != hgpio->state)
	if (((HAL_GetTick() - hgpio->lastDebounceTime) > debounce_time) )
 800190e:	f003 f823 	bl	8004958 <HAL_GetTick>
 8001912:	4602      	mov	r2, r0
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	68db      	ldr	r3, [r3, #12]
 8001918:	1ad3      	subs	r3, r2, r3
 800191a:	683a      	ldr	r2, [r7, #0]
 800191c:	429a      	cmp	r2, r3
 800191e:	d209      	bcs.n	8001934 <GPIO_Digital_Filtered_Input+0x5e>
	{
		hgpio->state = hgpio->curRead;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	799a      	ldrb	r2, [r3, #6]
 8001924:	687b      	ldr	r3, [r7, #4]
 8001926:	721a      	strb	r2, [r3, #8]
		
		if (hgpio->state == GPIO_PIN_SET) //Effective only when Pin is RESET
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	7a1b      	ldrb	r3, [r3, #8]
 800192c:	2b01      	cmp	r3, #1
 800192e:	d101      	bne.n	8001934 <GPIO_Digital_Filtered_Input+0x5e>
		{
			return GPIO_PIN_SET;
 8001930:	2301      	movs	r3, #1
 8001932:	e004      	b.n	800193e <GPIO_Digital_Filtered_Input+0x68>
		}
	}
	// Update the last button read
	hgpio->preRead = hgpio->curRead;
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	799a      	ldrb	r2, [r3, #6]
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	71da      	strb	r2, [r3, #7]
	return GPIO_PIN_RESET;
 800193c:	2300      	movs	r3, #0
}
 800193e:	4618      	mov	r0, r3
 8001940:	3708      	adds	r7, #8
 8001942:	46bd      	mov	sp, r7
 8001944:	bd80      	pop	{r7, pc}
	...

08001948 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b08a      	sub	sp, #40	; 0x28
 800194c:	af00      	add	r7, sp, #0

  hcan1.Instance = CAN1;
 800194e:	4b30      	ldr	r3, [pc, #192]	; (8001a10 <MX_CAN1_Init+0xc8>)
 8001950:	4a30      	ldr	r2, [pc, #192]	; (8001a14 <MX_CAN1_Init+0xcc>)
 8001952:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 9;
 8001954:	4b2e      	ldr	r3, [pc, #184]	; (8001a10 <MX_CAN1_Init+0xc8>)
 8001956:	2209      	movs	r2, #9
 8001958:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 800195a:	4b2d      	ldr	r3, [pc, #180]	; (8001a10 <MX_CAN1_Init+0xc8>)
 800195c:	2200      	movs	r2, #0
 800195e:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001960:	4b2b      	ldr	r3, [pc, #172]	; (8001a10 <MX_CAN1_Init+0xc8>)
 8001962:	2200      	movs	r2, #0
 8001964:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001966:	4b2a      	ldr	r3, [pc, #168]	; (8001a10 <MX_CAN1_Init+0xc8>)
 8001968:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800196c:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 800196e:	4b28      	ldr	r3, [pc, #160]	; (8001a10 <MX_CAN1_Init+0xc8>)
 8001970:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001974:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001976:	4b26      	ldr	r3, [pc, #152]	; (8001a10 <MX_CAN1_Init+0xc8>)
 8001978:	2200      	movs	r2, #0
 800197a:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 800197c:	4b24      	ldr	r3, [pc, #144]	; (8001a10 <MX_CAN1_Init+0xc8>)
 800197e:	2200      	movs	r2, #0
 8001980:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001982:	4b23      	ldr	r3, [pc, #140]	; (8001a10 <MX_CAN1_Init+0xc8>)
 8001984:	2200      	movs	r2, #0
 8001986:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001988:	4b21      	ldr	r3, [pc, #132]	; (8001a10 <MX_CAN1_Init+0xc8>)
 800198a:	2200      	movs	r2, #0
 800198c:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800198e:	4b20      	ldr	r3, [pc, #128]	; (8001a10 <MX_CAN1_Init+0xc8>)
 8001990:	2200      	movs	r2, #0
 8001992:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001994:	4b1e      	ldr	r3, [pc, #120]	; (8001a10 <MX_CAN1_Init+0xc8>)
 8001996:	2200      	movs	r2, #0
 8001998:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 800199a:	481d      	ldr	r0, [pc, #116]	; (8001a10 <MX_CAN1_Init+0xc8>)
 800199c:	f003 f80c 	bl	80049b8 <HAL_CAN_Init>
 80019a0:	4603      	mov	r3, r0
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d001      	beq.n	80019aa <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 80019a6:	f001 fe77 	bl	8003698 <Error_Handler>
  }

  /* USER CODE BEGIN CAN1_Init 2 */
  	CAN_FilterTypeDef canfil_1;
  	canfil_1.FilterBank = 0;
 80019aa:	2300      	movs	r3, #0
 80019ac:	617b      	str	r3, [r7, #20]
  	canfil_1.FilterMode = CAN_FILTERMODE_IDMASK;
 80019ae:	2300      	movs	r3, #0
 80019b0:	61bb      	str	r3, [r7, #24]
  	canfil_1.FilterScale = CAN_FILTERSCALE_32BIT;
 80019b2:	2301      	movs	r3, #1
 80019b4:	61fb      	str	r3, [r7, #28]
  	canfil_1.FilterIdHigh = 0x0000;
 80019b6:	2300      	movs	r3, #0
 80019b8:	603b      	str	r3, [r7, #0]
  	canfil_1.FilterIdLow = 0x0000;
 80019ba:	2300      	movs	r3, #0
 80019bc:	607b      	str	r3, [r7, #4]
  	canfil_1.FilterMaskIdHigh = 0x0000;
 80019be:	2300      	movs	r3, #0
 80019c0:	60bb      	str	r3, [r7, #8]
  	canfil_1.FilterMaskIdLow = 0x0000;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60fb      	str	r3, [r7, #12]
  	canfil_1.FilterFIFOAssignment = CAN_RX_FIFO0;
 80019c6:	2300      	movs	r3, #0
 80019c8:	613b      	str	r3, [r7, #16]
  	canfil_1.FilterActivation = CAN_FILTER_ENABLE;
 80019ca:	2301      	movs	r3, #1
 80019cc:	623b      	str	r3, [r7, #32]
  	canfil_1.SlaveStartFilterBank = 0;
 80019ce:	2300      	movs	r3, #0
 80019d0:	627b      	str	r3, [r7, #36]	; 0x24

  	if (HAL_CAN_ConfigFilter(&hcan1, &canfil_1) != HAL_OK)
 80019d2:	463b      	mov	r3, r7
 80019d4:	4619      	mov	r1, r3
 80019d6:	480e      	ldr	r0, [pc, #56]	; (8001a10 <MX_CAN1_Init+0xc8>)
 80019d8:	f003 fa0a 	bl	8004df0 <HAL_CAN_ConfigFilter>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d001      	beq.n	80019e6 <MX_CAN1_Init+0x9e>
  		Error_Handler();
 80019e2:	f001 fe59 	bl	8003698 <Error_Handler>

  	if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING))
 80019e6:	2102      	movs	r1, #2
 80019e8:	4809      	ldr	r0, [pc, #36]	; (8001a10 <MX_CAN1_Init+0xc8>)
 80019ea:	f003 fdd5 	bl	8005598 <HAL_CAN_ActivateNotification>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d002      	beq.n	80019fa <MX_CAN1_Init+0xb2>
  		return Error_Handler();
 80019f4:	f001 fe50 	bl	8003698 <Error_Handler>
 80019f8:	e007      	b.n	8001a0a <MX_CAN1_Init+0xc2>

  	if (HAL_CAN_Start(&hcan1))
 80019fa:	4805      	ldr	r0, [pc, #20]	; (8001a10 <MX_CAN1_Init+0xc8>)
 80019fc:	f003 fb46 	bl	800508c <HAL_CAN_Start>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <MX_CAN1_Init+0xc2>
  		return Error_Handler();
 8001a06:	f001 fe47 	bl	8003698 <Error_Handler>


    /* USER CODE END CAN1_Init 2 */

}
 8001a0a:	3728      	adds	r7, #40	; 0x28
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	bd80      	pop	{r7, pc}
 8001a10:	20000370 	.word	0x20000370
 8001a14:	40006400 	.word	0x40006400

08001a18 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b08a      	sub	sp, #40	; 0x28
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	2200      	movs	r2, #0
 8001a26:	601a      	str	r2, [r3, #0]
 8001a28:	605a      	str	r2, [r3, #4]
 8001a2a:	609a      	str	r2, [r3, #8]
 8001a2c:	60da      	str	r2, [r3, #12]
 8001a2e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	4a1d      	ldr	r2, [pc, #116]	; (8001aac <HAL_CAN_MspInit+0x94>)
 8001a36:	4293      	cmp	r3, r2
 8001a38:	d133      	bne.n	8001aa2 <HAL_CAN_MspInit+0x8a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001a3a:	2300      	movs	r3, #0
 8001a3c:	613b      	str	r3, [r7, #16]
 8001a3e:	4b1c      	ldr	r3, [pc, #112]	; (8001ab0 <HAL_CAN_MspInit+0x98>)
 8001a40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a42:	4a1b      	ldr	r2, [pc, #108]	; (8001ab0 <HAL_CAN_MspInit+0x98>)
 8001a44:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a48:	6413      	str	r3, [r2, #64]	; 0x40
 8001a4a:	4b19      	ldr	r3, [pc, #100]	; (8001ab0 <HAL_CAN_MspInit+0x98>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a52:	613b      	str	r3, [r7, #16]
 8001a54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001a56:	2300      	movs	r3, #0
 8001a58:	60fb      	str	r3, [r7, #12]
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <HAL_CAN_MspInit+0x98>)
 8001a5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a5e:	4a14      	ldr	r2, [pc, #80]	; (8001ab0 <HAL_CAN_MspInit+0x98>)
 8001a60:	f043 0308 	orr.w	r3, r3, #8
 8001a64:	6313      	str	r3, [r2, #48]	; 0x30
 8001a66:	4b12      	ldr	r3, [pc, #72]	; (8001ab0 <HAL_CAN_MspInit+0x98>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	f003 0308 	and.w	r3, r3, #8
 8001a6e:	60fb      	str	r3, [r7, #12]
 8001a70:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001a72:	2303      	movs	r3, #3
 8001a74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a76:	2302      	movs	r3, #2
 8001a78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a7e:	2303      	movs	r3, #3
 8001a80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001a82:	2309      	movs	r3, #9
 8001a84:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001a86:	f107 0314 	add.w	r3, r7, #20
 8001a8a:	4619      	mov	r1, r3
 8001a8c:	4809      	ldr	r0, [pc, #36]	; (8001ab4 <HAL_CAN_MspInit+0x9c>)
 8001a8e:	f004 fe39 	bl	8006704 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001a92:	2200      	movs	r2, #0
 8001a94:	2100      	movs	r1, #0
 8001a96:	2014      	movs	r0, #20
 8001a98:	f004 f8d0 	bl	8005c3c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001a9c:	2014      	movs	r0, #20
 8001a9e:	f004 f8f9 	bl	8005c94 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001aa2:	bf00      	nop
 8001aa4:	3728      	adds	r7, #40	; 0x28
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	40006400 	.word	0x40006400
 8001ab0:	40023800 	.word	0x40023800
 8001ab4:	40020c00 	.word	0x40020c00

08001ab8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	b082      	sub	sp, #8
 8001abc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	607b      	str	r3, [r7, #4]
 8001ac2:	4b0c      	ldr	r3, [pc, #48]	; (8001af4 <MX_DMA_Init+0x3c>)
 8001ac4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ac6:	4a0b      	ldr	r2, [pc, #44]	; (8001af4 <MX_DMA_Init+0x3c>)
 8001ac8:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001acc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ace:	4b09      	ldr	r3, [pc, #36]	; (8001af4 <MX_DMA_Init+0x3c>)
 8001ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ad2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8001ada:	2200      	movs	r2, #0
 8001adc:	2100      	movs	r1, #0
 8001ade:	200c      	movs	r0, #12
 8001ae0:	f004 f8ac 	bl	8005c3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001ae4:	200c      	movs	r0, #12
 8001ae6:	f004 f8d5 	bl	8005c94 <HAL_NVIC_EnableIRQ>

}
 8001aea:	bf00      	nop
 8001aec:	3708      	adds	r7, #8
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bd80      	pop	{r7, pc}
 8001af2:	bf00      	nop
 8001af4:	40023800 	.word	0x40023800

08001af8 <ENCODER_Init>:
CAN_HandleTypeDef hcan2;
//uint8_t incoming[8];
//CAN_RxHeaderTypeDef RxHeader;

void ENCODER_Init(void)
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
  //Assign each encoder to one of the two CAN buses
	encoderBack.hcan = &hcan1;
 8001afc:	4b07      	ldr	r3, [pc, #28]	; (8001b1c <ENCODER_Init+0x24>)
 8001afe:	4a08      	ldr	r2, [pc, #32]	; (8001b20 <ENCODER_Init+0x28>)
 8001b00:	601a      	str	r2, [r3, #0]
	encoderFront.hcan = &hcan1;
 8001b02:	4b08      	ldr	r3, [pc, #32]	; (8001b24 <ENCODER_Init+0x2c>)
 8001b04:	4a06      	ldr	r2, [pc, #24]	; (8001b20 <ENCODER_Init+0x28>)
 8001b06:	601a      	str	r2, [r3, #0]
	
	//Set Tx header for each encoder handle
	ENCODER_Set_TxHeader(&encoderBack, ENC_ADDR_LEFT);
 8001b08:	2101      	movs	r1, #1
 8001b0a:	4804      	ldr	r0, [pc, #16]	; (8001b1c <ENCODER_Init+0x24>)
 8001b0c:	f000 f83f 	bl	8001b8e <ENCODER_Set_TxHeader>
	ENCODER_Set_TxHeader(&encoderFront, ENC_ADDR_RIGHT);
 8001b10:	2102      	movs	r1, #2
 8001b12:	4804      	ldr	r0, [pc, #16]	; (8001b24 <ENCODER_Init+0x2c>)
 8001b14:	f000 f83b 	bl	8001b8e <ENCODER_Set_TxHeader>

}
 8001b18:	bf00      	nop
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	20000414 	.word	0x20000414
 8001b20:	20000370 	.word	0x20000370
 8001b24:	200003c0 	.word	0x200003c0

08001b28 <ENCODER_Sort_Incoming>:

void ENCODER_Sort_Incoming(uint8_t* incoming_array, EncoderHandle* Encoder_ptr){
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
 8001b30:	6039      	str	r1, [r7, #0]
	Encoder_ptr->rawRead[0] = incoming_array[0];
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	781a      	ldrb	r2, [r3, #0]
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
	Encoder_ptr->rawRead[1] = incoming_array[1];
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	785a      	ldrb	r2, [r3, #1]
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
	Encoder_ptr->rawRead[2] = incoming_array[2];
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	789a      	ldrb	r2, [r3, #2]
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
	Encoder_ptr->rawRead[3] = incoming_array[3];
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	78da      	ldrb	r2, [r3, #3]
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	f883 204f 	strb.w	r2, [r3, #79]	; 0x4f
	Encoder_ptr->rawRead[4] = incoming_array[4];
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	791a      	ldrb	r2, [r3, #4]
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	Encoder_ptr->rawRead[5] = incoming_array[5];
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	795a      	ldrb	r2, [r3, #5]
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	Encoder_ptr->rawRead[6] = incoming_array[6];
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	799a      	ldrb	r2, [r3, #6]
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
	Encoder_ptr->rawRead[7] = incoming_array[7];
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	79da      	ldrb	r2, [r3, #7]
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
}
 8001b82:	bf00      	nop
 8001b84:	370c      	adds	r7, #12
 8001b86:	46bd      	mov	sp, r7
 8001b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8c:	4770      	bx	lr

08001b8e <ENCODER_Set_TxHeader>:

void ENCODER_Set_TxHeader(EncoderHandle* Encoder_ptr, uint32_t Encoder_Address){
 8001b8e:	b480      	push	{r7}
 8001b90:	b083      	sub	sp, #12
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	6078      	str	r0, [r7, #4]
 8001b96:	6039      	str	r1, [r7, #0]
	Encoder_ptr->canTxHeader.DLC = 4;
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	2204      	movs	r2, #4
 8001b9c:	631a      	str	r2, [r3, #48]	; 0x30
	Encoder_ptr->canTxHeader.IDE = CAN_ID_STD;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	629a      	str	r2, [r3, #40]	; 0x28
	Encoder_ptr->canTxHeader.RTR = CAN_RTR_DATA;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	62da      	str	r2, [r3, #44]	; 0x2c
	Encoder_ptr->canTxHeader.StdId = Encoder_Address;
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	683a      	ldr	r2, [r7, #0]
 8001bae:	621a      	str	r2, [r3, #32]
	Encoder_ptr->canTxHeader.TransmitGlobalTime = DISABLE;
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	Encoder_ptr->canTxHeader.ExtId = 0;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001bbe:	bf00      	nop
 8001bc0:	370c      	adds	r7, #12
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc8:	4770      	bx	lr

08001bca <ENCODER_Read>:

void ENCODER_Read(EncoderHandle* Encoder_ptr){
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
	Encoder_ptr->sendData[0] = Encoder_ptr->canTxHeader.DLC;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bd6:	b2da      	uxtb	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	Encoder_ptr->sendData[1] = Encoder_ptr->canTxHeader.StdId;
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a1b      	ldr	r3, [r3, #32]
 8001be2:	b2da      	uxtb	r2, r3
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	Encoder_ptr->sendData[2] = 0x01;
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	Encoder_ptr->sendData[3] = 0x00;
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	
	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6818      	ldr	r0, [r3, #0]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f103 0120 	add.w	r1, r3, #32
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	f103 0248 	add.w	r2, r3, #72	; 0x48
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	3338      	adds	r3, #56	; 0x38
 8001c0e:	f003 fa81 	bl	8005114 <HAL_CAN_AddTxMessage>
}
 8001c12:	bf00      	nop
 8001c14:	3708      	adds	r7, #8
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}

08001c1a <ENCODER_Get_Angle>:
	Encoder_ptr->sendData[3] = 0x01;

	HAL_CAN_AddTxMessage(Encoder_ptr->hcan, &(Encoder_ptr->canTxHeader), Encoder_ptr->sendData, &(Encoder_ptr->canMailbox));
}

void ENCODER_Get_Angle(EncoderHandle* Encoder_ptr){
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af00      	add	r7, sp, #0
 8001c20:	6078      	str	r0, [r7, #4]
	ENCODER_Read(Encoder_ptr);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f7ff ffd1 	bl	8001bca <ENCODER_Read>
	Encoder_ptr->angle32Bit.b8[0] = Encoder_ptr->rawRead[3];
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	f893 204f 	ldrb.w	r2, [r3, #79]	; 0x4f
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	Encoder_ptr->angle32Bit.b8[1] = Encoder_ptr->rawRead[4];
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
	Encoder_ptr->angle32Bit.b8[2] = Encoder_ptr->rawRead[5];
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f893 2051 	ldrb.w	r2, [r3, #81]	; 0x51
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
	Encoder_ptr->angle32Bit.b8[3] = Encoder_ptr->rawRead[6];
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	f893 2052 	ldrb.w	r2, [r3, #82]	; 0x52
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f

	//Get the outer gear encoder position
	//Gear ration from inner to outer gear is 1:2. Therefore, (2*4096=)8192 is used
//	Encoder_ptr->encoder_pos = (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)) ; //Get single turn encoder reading
	Encoder_ptr->encoder_pos = (Encoder_ptr->rawRead[3] + (Encoder_ptr->rawRead[4] << 8) + (Encoder_ptr->rawRead[5] << 16)); //Get single turn encoder reading
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	f893 304f 	ldrb.w	r3, [r3, #79]	; 0x4f
 8001c5e:	461a      	mov	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c66:	021b      	lsls	r3, r3, #8
 8001c68:	441a      	add	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c70:	041b      	lsls	r3, r3, #16
 8001c72:	4413      	add	r3, r2
 8001c74:	461a      	mov	r2, r3
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	645a      	str	r2, [r3, #68]	; 0x44

	//Convert from encoder position to angle in degree
//	Encoder_ptr->angleDeg = (Encoder_ptr->encoder_pos * 360 /8192) ; //Get encoder angle

}
 8001c7a:	bf00      	nop
 8001c7c:	3708      	adds	r7, #8
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bd80      	pop	{r7, pc}
	...

08001c84 <MX_GPIO_Init>:
     PB14   ------> SPI2_MISO
     PB15   ------> SPI2_MOSI
     PB5   ------> CAN2_RX
*/
void MX_GPIO_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b08c      	sub	sp, #48	; 0x30
 8001c88:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c8a:	f107 031c 	add.w	r3, r7, #28
 8001c8e:	2200      	movs	r2, #0
 8001c90:	601a      	str	r2, [r3, #0]
 8001c92:	605a      	str	r2, [r3, #4]
 8001c94:	609a      	str	r2, [r3, #8]
 8001c96:	60da      	str	r2, [r3, #12]
 8001c98:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	61bb      	str	r3, [r7, #24]
 8001c9e:	4b8a      	ldr	r3, [pc, #552]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001ca0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ca2:	4a89      	ldr	r2, [pc, #548]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001ca4:	f043 0310 	orr.w	r3, r3, #16
 8001ca8:	6313      	str	r3, [r2, #48]	; 0x30
 8001caa:	4b87      	ldr	r3, [pc, #540]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cae:	f003 0310 	and.w	r3, r3, #16
 8001cb2:	61bb      	str	r3, [r7, #24]
 8001cb4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	4b83      	ldr	r3, [pc, #524]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cbe:	4a82      	ldr	r2, [pc, #520]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001cc0:	f043 0304 	orr.w	r3, r3, #4
 8001cc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001cc6:	4b80      	ldr	r3, [pc, #512]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cca:	f003 0304 	and.w	r3, r3, #4
 8001cce:	617b      	str	r3, [r7, #20]
 8001cd0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	613b      	str	r3, [r7, #16]
 8001cd6:	4b7c      	ldr	r3, [pc, #496]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001cd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cda:	4a7b      	ldr	r2, [pc, #492]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001cdc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ce0:	6313      	str	r3, [r2, #48]	; 0x30
 8001ce2:	4b79      	ldr	r3, [pc, #484]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001cea:	613b      	str	r3, [r7, #16]
 8001cec:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	4b75      	ldr	r3, [pc, #468]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001cf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001cf6:	4a74      	ldr	r2, [pc, #464]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001cf8:	f043 0301 	orr.w	r3, r3, #1
 8001cfc:	6313      	str	r3, [r2, #48]	; 0x30
 8001cfe:	4b72      	ldr	r3, [pc, #456]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d02:	f003 0301 	and.w	r3, r3, #1
 8001d06:	60fb      	str	r3, [r7, #12]
 8001d08:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60bb      	str	r3, [r7, #8]
 8001d0e:	4b6e      	ldr	r3, [pc, #440]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	4a6d      	ldr	r2, [pc, #436]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001d14:	f043 0302 	orr.w	r3, r3, #2
 8001d18:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1a:	4b6b      	ldr	r3, [pc, #428]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	f003 0302 	and.w	r3, r3, #2
 8001d22:	60bb      	str	r3, [r7, #8]
 8001d24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001d26:	2300      	movs	r3, #0
 8001d28:	607b      	str	r3, [r7, #4]
 8001d2a:	4b67      	ldr	r3, [pc, #412]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d2e:	4a66      	ldr	r2, [pc, #408]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001d30:	f043 0308 	orr.w	r3, r3, #8
 8001d34:	6313      	str	r3, [r2, #48]	; 0x30
 8001d36:	4b64      	ldr	r3, [pc, #400]	; (8001ec8 <MX_GPIO_Init+0x244>)
 8001d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d3a:	f003 0308 	and.w	r3, r3, #8
 8001d3e:	607b      	str	r3, [r7, #4]
 8001d40:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001d42:	2200      	movs	r2, #0
 8001d44:	213f      	movs	r1, #63	; 0x3f
 8001d46:	4861      	ldr	r0, [pc, #388]	; (8001ecc <MX_GPIO_Init+0x248>)
 8001d48:	f005 f82e 	bl	8006da8 <HAL_GPIO_WritePin>
                          |AD_RST_Pin|AD_CV_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(AD_SPI1_CS_GPIO_Port, AD_SPI1_CS_Pin, GPIO_PIN_RESET);
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	2110      	movs	r1, #16
 8001d50:	485f      	ldr	r0, [pc, #380]	; (8001ed0 <MX_GPIO_Init+0x24c>)
 8001d52:	f005 f829 	bl	8006da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001d56:	2200      	movs	r2, #0
 8001d58:	219b      	movs	r1, #155	; 0x9b
 8001d5a:	485e      	ldr	r0, [pc, #376]	; (8001ed4 <MX_GPIO_Init+0x250>)
 8001d5c:	f005 f824 	bl	8006da8 <HAL_GPIO_WritePin>
                          |Buzzer_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin, GPIO_PIN_RESET);
 8001d60:	2200      	movs	r2, #0
 8001d62:	f44f 41e1 	mov.w	r1, #28800	; 0x7080
 8001d66:	485c      	ldr	r0, [pc, #368]	; (8001ed8 <MX_GPIO_Init+0x254>)
 8001d68:	f005 f81e 	bl	8006da8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	f64e 4108 	movw	r1, #60424	; 0xec08
 8001d72:	485a      	ldr	r0, [pc, #360]	; (8001edc <MX_GPIO_Init+0x258>)
 8001d74:	f005 f818 	bl	8006da8 <HAL_GPIO_WritePin>
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = Button3_Pin|Button1_Pin|Button2_Pin;
 8001d78:	2307      	movs	r3, #7
 8001d7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d7c:	2300      	movs	r3, #0
 8001d7e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001d80:	2302      	movs	r3, #2
 8001d82:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d84:	f107 031c 	add.w	r3, r7, #28
 8001d88:	4619      	mov	r1, r3
 8001d8a:	4853      	ldr	r0, [pc, #332]	; (8001ed8 <MX_GPIO_Init+0x254>)
 8001d8c:	f004 fcba 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin
                           PEPin PEPin */
  GPIO_InitStruct.Pin = LimitSW1_Pin|LimitSW2_Pin|LimitSW3_Pin|LimitSW4_Pin
 8001d90:	f248 1378 	movw	r3, #33144	; 0x8178
 8001d94:	61fb      	str	r3, [r7, #28]
                          |ClimbM_IO_ALM2_Pin|ClimbM_IO_ALM1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001d96:	2300      	movs	r3, #0
 8001d98:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001d9a:	2301      	movs	r3, #1
 8001d9c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d9e:	f107 031c 	add.w	r3, r7, #28
 8001da2:	4619      	mov	r1, r3
 8001da4:	484c      	ldr	r0, [pc, #304]	; (8001ed8 <MX_GPIO_Init+0x254>)
 8001da6:	f004 fcad 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin PCPin PCPin
                           PCPin PCPin */
  GPIO_InitStruct.Pin = AD_RANGE_Pin|AD_OS2_Pin|AD_OS1_Pin|AD_OS0_Pin
 8001daa:	233f      	movs	r3, #63	; 0x3f
 8001dac:	61fb      	str	r3, [r7, #28]
                          |AD_RST_Pin|AD_CV_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dae:	2301      	movs	r3, #1
 8001db0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001db2:	2301      	movs	r3, #1
 8001db4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001db6:	2300      	movs	r3, #0
 8001db8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001dba:	f107 031c 	add.w	r3, r7, #28
 8001dbe:	4619      	mov	r1, r3
 8001dc0:	4842      	ldr	r0, [pc, #264]	; (8001ecc <MX_GPIO_Init+0x248>)
 8001dc2:	f004 fc9f 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_SPI1_CS_Pin;
 8001dc6:	2310      	movs	r3, #16
 8001dc8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dca:	2301      	movs	r3, #1
 8001dcc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(AD_SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8001dd6:	f107 031c 	add.w	r3, r7, #28
 8001dda:	4619      	mov	r1, r3
 8001ddc:	483c      	ldr	r0, [pc, #240]	; (8001ed0 <MX_GPIO_Init+0x24c>)
 8001dde:	f004 fc91 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = AD_BUSY_Pin;
 8001de2:	2380      	movs	r3, #128	; 0x80
 8001de4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001de6:	4b3e      	ldr	r3, [pc, #248]	; (8001ee0 <MX_GPIO_Init+0x25c>)
 8001de8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dea:	2300      	movs	r3, #0
 8001dec:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(AD_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001dee:	f107 031c 	add.w	r3, r7, #28
 8001df2:	4619      	mov	r1, r3
 8001df4:	4836      	ldr	r0, [pc, #216]	; (8001ed0 <MX_GPIO_Init+0x24c>)
 8001df6:	f004 fc85 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin */
  GPIO_InitStruct.Pin = ClimbM_IO_FR2_Pin|ClimbM_IO_EN2_Pin|LED1_Pin|LED2_Pin
 8001dfa:	239b      	movs	r3, #155	; 0x9b
 8001dfc:	61fb      	str	r3, [r7, #28]
                          |Buzzer_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e02:	2301      	movs	r3, #1
 8001e04:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e06:	2300      	movs	r3, #0
 8001e08:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e0a:	f107 031c 	add.w	r3, r7, #28
 8001e0e:	4619      	mov	r1, r3
 8001e10:	4830      	ldr	r0, [pc, #192]	; (8001ed4 <MX_GPIO_Init+0x250>)
 8001e12:	f004 fc77 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = ClimbM_IO_BRK2_Pin|ClimbM_IO_FR1_Pin|ClimbM_IO_EN1_Pin|ClimbM_IO_BRK1_Pin;
 8001e16:	f44f 43e1 	mov.w	r3, #28800	; 0x7080
 8001e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e20:	2301      	movs	r3, #1
 8001e22:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e24:	2300      	movs	r3, #0
 8001e26:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001e28:	f107 031c 	add.w	r3, r7, #28
 8001e2c:	4619      	mov	r1, r3
 8001e2e:	482a      	ldr	r0, [pc, #168]	; (8001ed8 <MX_GPIO_Init+0x254>)
 8001e30:	f004 fc68 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CLK_Pin|CUI_SPI2_MISO_Pin|CUI_SPI2_MOSI_Pin;
 8001e34:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001e38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e3a:	2302      	movs	r3, #2
 8001e3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e42:	2303      	movs	r3, #3
 8001e44:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001e46:	2305      	movs	r3, #5
 8001e48:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e4a:	f107 031c 	add.w	r3, r7, #28
 8001e4e:	4619      	mov	r1, r3
 8001e50:	4820      	ldr	r0, [pc, #128]	; (8001ed4 <MX_GPIO_Init+0x250>)
 8001e52:	f004 fc57 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin PDPin */
  GPIO_InitStruct.Pin = CUI_SPI2_CS1_Pin|CUI_SPI2_CS2_Pin|HubM_IO_SON_Pin|HubM_IO_NOT_Pin
 8001e56:	f64e 4308 	movw	r3, #60424	; 0xec08
 8001e5a:	61fb      	str	r3, [r7, #28]
                          |HubM_IO_POT_Pin|Brake_Wheel_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e5c:	2301      	movs	r3, #1
 8001e5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e60:	2301      	movs	r3, #1
 8001e62:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e64:	2300      	movs	r3, #0
 8001e66:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001e68:	f107 031c 	add.w	r3, r7, #28
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	481b      	ldr	r0, [pc, #108]	; (8001edc <MX_GPIO_Init+0x258>)
 8001e70:	f004 fc48 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = HubM_IO_ALM_Pin;
 8001e74:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001e78:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e7e:	2300      	movs	r3, #0
 8001e80:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(HubM_IO_ALM_GPIO_Port, &GPIO_InitStruct);
 8001e82:	f107 031c 	add.w	r3, r7, #28
 8001e86:	4619      	mov	r1, r3
 8001e88:	4814      	ldr	r0, [pc, #80]	; (8001edc <MX_GPIO_Init+0x258>)
 8001e8a:	f004 fc3b 	bl	8006704 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001e8e:	2320      	movs	r3, #32
 8001e90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e92:	2302      	movs	r3, #2
 8001e94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e96:	2300      	movs	r3, #0
 8001e98:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e9a:	2303      	movs	r3, #3
 8001e9c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001e9e:	2309      	movs	r3, #9
 8001ea0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ea2:	f107 031c 	add.w	r3, r7, #28
 8001ea6:	4619      	mov	r1, r3
 8001ea8:	480a      	ldr	r0, [pc, #40]	; (8001ed4 <MX_GPIO_Init+0x250>)
 8001eaa:	f004 fc2b 	bl	8006704 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001eae:	2200      	movs	r2, #0
 8001eb0:	2100      	movs	r1, #0
 8001eb2:	2017      	movs	r0, #23
 8001eb4:	f003 fec2 	bl	8005c3c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001eb8:	2017      	movs	r0, #23
 8001eba:	f003 feeb 	bl	8005c94 <HAL_NVIC_EnableIRQ>

}
 8001ebe:	bf00      	nop
 8001ec0:	3730      	adds	r7, #48	; 0x30
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	40020800 	.word	0x40020800
 8001ed0:	40020000 	.word	0x40020000
 8001ed4:	40020400 	.word	0x40020400
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	40020c00 	.word	0x40020c00
 8001ee0:	10210000 	.word	0x10210000

08001ee4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001ee4:	b580      	push	{r7, lr}
 8001ee6:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 8001ee8:	4b1b      	ldr	r3, [pc, #108]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001eea:	4a1c      	ldr	r2, [pc, #112]	; (8001f5c <MX_I2C1_Init+0x78>)
 8001eec:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001eee:	4b1a      	ldr	r3, [pc, #104]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001ef0:	4a1b      	ldr	r2, [pc, #108]	; (8001f60 <MX_I2C1_Init+0x7c>)
 8001ef2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001ef4:	4b18      	ldr	r3, [pc, #96]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001ef6:	2200      	movs	r2, #0
 8001ef8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001efa:	4b17      	ldr	r3, [pc, #92]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001efc:	2200      	movs	r2, #0
 8001efe:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f00:	4b15      	ldr	r3, [pc, #84]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001f02:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001f06:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f08:	4b13      	ldr	r3, [pc, #76]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001f0e:	4b12      	ldr	r3, [pc, #72]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f14:	4b10      	ldr	r3, [pc, #64]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f1a:	4b0f      	ldr	r3, [pc, #60]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f20:	480d      	ldr	r0, [pc, #52]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001f22:	f004 ff8b 	bl	8006e3c <HAL_I2C_Init>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d001      	beq.n	8001f30 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001f2c:	f001 fbb4 	bl	8003698 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f30:	2100      	movs	r1, #0
 8001f32:	4809      	ldr	r0, [pc, #36]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001f34:	f005 ffe2 	bl	8007efc <HAL_I2CEx_ConfigAnalogFilter>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8001f3e:	f001 fbab 	bl	8003698 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001f42:	2100      	movs	r1, #0
 8001f44:	4804      	ldr	r0, [pc, #16]	; (8001f58 <MX_I2C1_Init+0x74>)
 8001f46:	f006 f839 	bl	8007fbc <HAL_I2CEx_ConfigDigitalFilter>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8001f50:	f001 fba2 	bl	8003698 <Error_Handler>
  }

}
 8001f54:	bf00      	nop
 8001f56:	bd80      	pop	{r7, pc}
 8001f58:	20000468 	.word	0x20000468
 8001f5c:	40005400 	.word	0x40005400
 8001f60:	00061a80 	.word	0x00061a80

08001f64 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	b08a      	sub	sp, #40	; 0x28
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f6c:	f107 0314 	add.w	r3, r7, #20
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
 8001f76:	609a      	str	r2, [r3, #8]
 8001f78:	60da      	str	r2, [r3, #12]
 8001f7a:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	4a19      	ldr	r2, [pc, #100]	; (8001fe8 <HAL_I2C_MspInit+0x84>)
 8001f82:	4293      	cmp	r3, r2
 8001f84:	d12c      	bne.n	8001fe0 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	613b      	str	r3, [r7, #16]
 8001f8a:	4b18      	ldr	r3, [pc, #96]	; (8001fec <HAL_I2C_MspInit+0x88>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8e:	4a17      	ldr	r2, [pc, #92]	; (8001fec <HAL_I2C_MspInit+0x88>)
 8001f90:	f043 0302 	orr.w	r3, r3, #2
 8001f94:	6313      	str	r3, [r2, #48]	; 0x30
 8001f96:	4b15      	ldr	r3, [pc, #84]	; (8001fec <HAL_I2C_MspInit+0x88>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	f003 0302 	and.w	r3, r3, #2
 8001f9e:	613b      	str	r3, [r7, #16]
 8001fa0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = IMU_I2C1_SCL_Pin|IMU_I2C1_SDA_Pin;
 8001fa2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001fa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001fa8:	2312      	movs	r3, #18
 8001faa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fac:	2301      	movs	r3, #1
 8001fae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001fb0:	2303      	movs	r3, #3
 8001fb2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001fb4:	2304      	movs	r3, #4
 8001fb6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fb8:	f107 0314 	add.w	r3, r7, #20
 8001fbc:	4619      	mov	r1, r3
 8001fbe:	480c      	ldr	r0, [pc, #48]	; (8001ff0 <HAL_I2C_MspInit+0x8c>)
 8001fc0:	f004 fba0 	bl	8006704 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	4b08      	ldr	r3, [pc, #32]	; (8001fec <HAL_I2C_MspInit+0x88>)
 8001fca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fcc:	4a07      	ldr	r2, [pc, #28]	; (8001fec <HAL_I2C_MspInit+0x88>)
 8001fce:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001fd2:	6413      	str	r3, [r2, #64]	; 0x40
 8001fd4:	4b05      	ldr	r3, [pc, #20]	; (8001fec <HAL_I2C_MspInit+0x88>)
 8001fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001fd8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001fdc:	60fb      	str	r3, [r7, #12]
 8001fde:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001fe0:	bf00      	nop
 8001fe2:	3728      	adds	r7, #40	; 0x28
 8001fe4:	46bd      	mov	sp, r7
 8001fe6:	bd80      	pop	{r7, pc}
 8001fe8:	40005400 	.word	0x40005400
 8001fec:	40023800 	.word	0x40023800
 8001ff0:	40020400 	.word	0x40020400
 8001ff4:	00000000 	.word	0x00000000

08001ff8 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001ff8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001ffc:	b086      	sub	sp, #24
 8001ffe:	af00      	add	r7, sp, #0

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 8002000:	f002 fc44 	bl	800488c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8002004:	f000 ff18 	bl	8002e38 <SystemClock_Config>

	/* USER CODE BEGIN SysInit */
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / FREQUENCY);
 8002008:	f006 fe2e 	bl	8008c68 <HAL_RCC_GetHCLKFreq>
 800200c:	4603      	mov	r3, r0
 800200e:	4aab      	ldr	r2, [pc, #684]	; (80022bc <main+0x2c4>)
 8002010:	fba2 2303 	umull	r2, r3, r2, r3
 8002014:	099b      	lsrs	r3, r3, #6
 8002016:	4618      	mov	r0, r3
 8002018:	f003 fe54 	bl	8005cc4 <HAL_SYSTICK_Config>
	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800201c:	2004      	movs	r0, #4
 800201e:	f003 fe5d 	bl	8005cdc <HAL_SYSTICK_CLKSourceConfig>
	HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8002022:	2200      	movs	r2, #0
 8002024:	2100      	movs	r1, #0
 8002026:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800202a:	f003 fe07 	bl	8005c3c <HAL_NVIC_SetPriority>
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800202e:	f7ff fe29 	bl	8001c84 <MX_GPIO_Init>
	MX_DMA_Init();
 8002032:	f7ff fd41 	bl	8001ab8 <MX_DMA_Init>
	MX_I2C1_Init();
 8002036:	f7ff ff55 	bl	8001ee4 <MX_I2C1_Init>
	MX_TIM1_Init();
 800203a:	f001 ffe3 	bl	8004004 <MX_TIM1_Init>
	MX_TIM2_Init();
 800203e:	f002 f881 	bl	8004144 <MX_TIM2_Init>
	MX_USART3_UART_Init();
 8002042:	f002 fb2b 	bl	800469c <MX_USART3_UART_Init>
	MX_TIM3_Init();
 8002046:	f002 f8f7 	bl	8004238 <MX_TIM3_Init>
	MX_TIM8_Init();
 800204a:	f002 f977 	bl	800433c <MX_TIM8_Init>
	MX_CAN1_Init();
 800204e:	f7ff fc7b 	bl	8001948 <MX_CAN1_Init>
	MX_SPI1_Init();
 8002052:	f001 fecf 	bl	8003df4 <MX_SPI1_Init>
	/* USER CODE BEGIN 2 */
	//Initialize hardware communication
//	joystick_Init();
//	ADC_Init();
//	ADC_DataRequest();
	ENCODER_Init();
 8002056:	f7ff fd4f 	bl	8001af8 <ENCODER_Init>
//	  DWT_Init();

	uint32_t state_count = HAL_GetTick();
 800205a:	f002 fc7d 	bl	8004958 <HAL_GetTick>
 800205e:	6138      	str	r0, [r7, #16]
	while (MPU6050_Init(&hi2c1) == 1)
 8002060:	e00a      	b.n	8002078 <main+0x80>
	{
		if (HAL_GetTick() - state_count > 5000)
 8002062:	f002 fc79 	bl	8004958 <HAL_GetTick>
 8002066:	4602      	mov	r2, r0
 8002068:	693b      	ldr	r3, [r7, #16]
 800206a:	1ad3      	subs	r3, r2, r3
 800206c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002070:	4293      	cmp	r3, r2
 8002072:	d901      	bls.n	8002078 <main+0x80>
			Error_Handler();
 8002074:	f001 fb10 	bl	8003698 <Error_Handler>
	while (MPU6050_Init(&hi2c1) == 1)
 8002078:	4891      	ldr	r0, [pc, #580]	; (80022c0 <main+0x2c8>)
 800207a:	f001 fb1f 	bl	80036bc <MPU6050_Init>
 800207e:	4603      	mov	r3, r0
 8002080:	2b01      	cmp	r3, #1
 8002082:	d0ee      	beq.n	8002062 <main+0x6a>
	}

	//Start base wheel PWM pin
	wheelSpeedControl_Init(&baseWheelSpeed, base_linSpeedLevel[base_speedLevel],
 8002084:	4b8f      	ldr	r3, [pc, #572]	; (80022c4 <main+0x2cc>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a8f      	ldr	r2, [pc, #572]	; (80022c8 <main+0x2d0>)
 800208a:	009b      	lsls	r3, r3, #2
 800208c:	4413      	add	r3, r2
 800208e:	edd3 7a00 	vldr	s15, [r3]
 8002092:	4b8c      	ldr	r3, [pc, #560]	; (80022c4 <main+0x2cc>)
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	4a8d      	ldr	r2, [pc, #564]	; (80022cc <main+0x2d4>)
 8002098:	009b      	lsls	r3, r3, #2
 800209a:	4413      	add	r3, r2
 800209c:	ed93 7a00 	vldr	s14, [r3]
 80020a0:	eef0 0a47 	vmov.f32	s1, s14
 80020a4:	eeb0 0a67 	vmov.f32	s0, s15
 80020a8:	4889      	ldr	r0, [pc, #548]	; (80022d0 <main+0x2d8>)
 80020aa:	f002 fb9b 	bl	80047e4 <wheelSpeedControl_Init>
			base_angSpeedLevel[base_speedLevel]);
	HAL_TIM_Base_Start(&MOTOR_TIM);
 80020ae:	4889      	ldr	r0, [pc, #548]	; (80022d4 <main+0x2dc>)
 80020b0:	f007 fbd8 	bl	8009864 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_1);
 80020b4:	2100      	movs	r1, #0
 80020b6:	4887      	ldr	r0, [pc, #540]	; (80022d4 <main+0x2dc>)
 80020b8:	f007 fd34 	bl	8009b24 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&MOTOR_TIM, TIM_CHANNEL_2);
 80020bc:	2104      	movs	r1, #4
 80020be:	4885      	ldr	r0, [pc, #532]	; (80022d4 <main+0x2dc>)
 80020c0:	f007 fd30 	bl	8009b24 <HAL_TIM_PWM_Start>
	MOTOR_TIM.Instance->RIGHT_MOTOR_CHANNEL = 1500;
 80020c4:	4b83      	ldr	r3, [pc, #524]	; (80022d4 <main+0x2dc>)
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80020cc:	635a      	str	r2, [r3, #52]	; 0x34
	MOTOR_TIM.Instance->LEFT_MOTOR_CHANNEL = 1500;
 80020ce:	4b81      	ldr	r3, [pc, #516]	; (80022d4 <main+0x2dc>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80020d6:	639a      	str	r2, [r3, #56]	; 0x38

//	//Initialize rear and back motor
	bd25l_Init(&rearMotor);
 80020d8:	487f      	ldr	r0, [pc, #508]	; (80022d8 <main+0x2e0>)
 80020da:	f7ff fa83 	bl	80015e4 <bd25l_Init>
	bd25l_Init(&backMotor);
 80020de:	487f      	ldr	r0, [pc, #508]	; (80022dc <main+0x2e4>)
 80020e0:	f7ff fa80 	bl	80015e4 <bd25l_Init>
	runMotor(&rearMotor, 0);
 80020e4:	ed9f 0a7e 	vldr	s0, [pc, #504]	; 80022e0 <main+0x2e8>
 80020e8:	487b      	ldr	r0, [pc, #492]	; (80022d8 <main+0x2e0>)
 80020ea:	f7ff fb7d 	bl	80017e8 <runMotor>
	runMotor(&backMotor, 0);
 80020ee:	ed9f 0a7c 	vldr	s0, [pc, #496]	; 80022e0 <main+0x2e8>
 80020f2:	487a      	ldr	r0, [pc, #488]	; (80022dc <main+0x2e4>)
 80020f4:	f7ff fb78 	bl	80017e8 <runMotor>
	emBrakeMotor(0);
 80020f8:	2000      	movs	r0, #0
 80020fa:	f7ff fa95 	bl	8001628 <emBrakeMotor>
//
	//Initialize hub motor provided joystick control
	hubMotor_Init();
 80020fe:	f7ff f961 	bl	80013c4 <hubMotor_Init>
	send_HubMotor(0, 0);
 8002102:	eddf 0a77 	vldr	s1, [pc, #476]	; 80022e0 <main+0x2e8>
 8002106:	ed9f 0a76 	vldr	s0, [pc, #472]	; 80022e0 <main+0x2e8>
 800210a:	f7ff f975 	bl	80013f8 <send_HubMotor>
	wheelSpeedControl_Init(&climbWheelSpeed,
 800210e:	4b75      	ldr	r3, [pc, #468]	; (80022e4 <main+0x2ec>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a75      	ldr	r2, [pc, #468]	; (80022e8 <main+0x2f0>)
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4413      	add	r3, r2
 8002118:	edd3 7a00 	vldr	s15, [r3]
 800211c:	4b71      	ldr	r3, [pc, #452]	; (80022e4 <main+0x2ec>)
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	4a72      	ldr	r2, [pc, #456]	; (80022ec <main+0x2f4>)
 8002122:	009b      	lsls	r3, r3, #2
 8002124:	4413      	add	r3, r2
 8002126:	ed93 7a00 	vldr	s14, [r3]
 800212a:	eef0 0a47 	vmov.f32	s1, s14
 800212e:	eeb0 0a67 	vmov.f32	s0, s15
 8002132:	486f      	ldr	r0, [pc, #444]	; (80022f0 <main+0x2f8>)
 8002134:	f002 fb56 	bl	80047e4 <wheelSpeedControl_Init>
			climb_linSpeedLevel[climb_speedLevel],
			climb_angSpeedLevel[climb_speedLevel]);

	//Initialize front and back climbing position controller
	frontClimb_pid = pid_create(&frontClimb_ctrl, &frontClimb_input,
 8002138:	4b6e      	ldr	r3, [pc, #440]	; (80022f4 <main+0x2fc>)
 800213a:	edd3 7a00 	vldr	s15, [r3]
 800213e:	4b6e      	ldr	r3, [pc, #440]	; (80022f8 <main+0x300>)
 8002140:	ed93 7a00 	vldr	s14, [r3]
 8002144:	4b6d      	ldr	r3, [pc, #436]	; (80022fc <main+0x304>)
 8002146:	edd3 6a00 	vldr	s13, [r3]
 800214a:	eeb0 1a66 	vmov.f32	s2, s13
 800214e:	eef0 0a47 	vmov.f32	s1, s14
 8002152:	eeb0 0a67 	vmov.f32	s0, s15
 8002156:	4b6a      	ldr	r3, [pc, #424]	; (8002300 <main+0x308>)
 8002158:	4a6a      	ldr	r2, [pc, #424]	; (8002304 <main+0x30c>)
 800215a:	496b      	ldr	r1, [pc, #428]	; (8002308 <main+0x310>)
 800215c:	486b      	ldr	r0, [pc, #428]	; (800230c <main+0x314>)
 800215e:	f7fe fec7 	bl	8000ef0 <pid_create>
 8002162:	4603      	mov	r3, r0
 8002164:	4a6a      	ldr	r2, [pc, #424]	; (8002310 <main+0x318>)
 8002166:	6013      	str	r3, [r2, #0]
			&frontClimb_output, &frontClimb_setpoint, frontClimb_kp,
			frontClimb_ki, frontClimb_kd);
	pid_limits(frontClimb_pid, -50, 50);
 8002168:	4b69      	ldr	r3, [pc, #420]	; (8002310 <main+0x318>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	eddf 0a69 	vldr	s1, [pc, #420]	; 8002314 <main+0x31c>
 8002170:	ed9f 0a69 	vldr	s0, [pc, #420]	; 8002318 <main+0x320>
 8002174:	4618      	mov	r0, r3
 8002176:	f7ff f847 	bl	8001208 <pid_limits>
	pid_sample(frontClimb_pid, 1);
 800217a:	4b65      	ldr	r3, [pc, #404]	; (8002310 <main+0x318>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	2101      	movs	r1, #1
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff f80d 	bl	80011a0 <pid_sample>
	pid_auto(frontClimb_pid);
 8002186:	4b62      	ldr	r3, [pc, #392]	; (8002310 <main+0x318>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	4618      	mov	r0, r3
 800218c:	f7ff f8a1 	bl	80012d2 <pid_auto>

	backClimb_pid = pid_create(&backClimb_ctrl, &backClimb_input,
 8002190:	4b62      	ldr	r3, [pc, #392]	; (800231c <main+0x324>)
 8002192:	edd3 7a00 	vldr	s15, [r3]
 8002196:	4b62      	ldr	r3, [pc, #392]	; (8002320 <main+0x328>)
 8002198:	ed93 7a00 	vldr	s14, [r3]
 800219c:	4b61      	ldr	r3, [pc, #388]	; (8002324 <main+0x32c>)
 800219e:	edd3 6a00 	vldr	s13, [r3]
 80021a2:	eeb0 1a66 	vmov.f32	s2, s13
 80021a6:	eef0 0a47 	vmov.f32	s1, s14
 80021aa:	eeb0 0a67 	vmov.f32	s0, s15
 80021ae:	4b5e      	ldr	r3, [pc, #376]	; (8002328 <main+0x330>)
 80021b0:	4a5e      	ldr	r2, [pc, #376]	; (800232c <main+0x334>)
 80021b2:	495f      	ldr	r1, [pc, #380]	; (8002330 <main+0x338>)
 80021b4:	485f      	ldr	r0, [pc, #380]	; (8002334 <main+0x33c>)
 80021b6:	f7fe fe9b 	bl	8000ef0 <pid_create>
 80021ba:	4603      	mov	r3, r0
 80021bc:	4a5e      	ldr	r2, [pc, #376]	; (8002338 <main+0x340>)
 80021be:	6013      	str	r3, [r2, #0]
			&backClimb_output, &backClimb_setpoint, backClimb_kp, backClimb_ki,
			backClimb_kd);
	pid_limits(backClimb_pid, -50, 50);
 80021c0:	4b5d      	ldr	r3, [pc, #372]	; (8002338 <main+0x340>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	eddf 0a53 	vldr	s1, [pc, #332]	; 8002314 <main+0x31c>
 80021c8:	ed9f 0a53 	vldr	s0, [pc, #332]	; 8002318 <main+0x320>
 80021cc:	4618      	mov	r0, r3
 80021ce:	f7ff f81b 	bl	8001208 <pid_limits>
	pid_sample(backClimb_pid, 1);
 80021d2:	4b59      	ldr	r3, [pc, #356]	; (8002338 <main+0x340>)
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	2101      	movs	r1, #1
 80021d8:	4618      	mov	r0, r3
 80021da:	f7fe ffe1 	bl	80011a0 <pid_sample>
	pid_auto(backClimb_pid);
 80021de:	4b56      	ldr	r3, [pc, #344]	; (8002338 <main+0x340>)
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	4618      	mov	r0, r3
 80021e4:	f7ff f875 	bl	80012d2 <pid_auto>

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	uint32_t prev_time = HAL_GetTick();
 80021e8:	f002 fbb6 	bl	8004958 <HAL_GetTick>
 80021ec:	6178      	str	r0, [r7, #20]
	ENCODER_Get_Angle(&encoderBack);
 80021ee:	4853      	ldr	r0, [pc, #332]	; (800233c <main+0x344>)
 80021f0:	f7ff fd13 	bl	8001c1a <ENCODER_Get_Angle>
	ENCODER_Get_Angle(&encoderFront);
 80021f4:	4852      	ldr	r0, [pc, #328]	; (8002340 <main+0x348>)
 80021f6:	f7ff fd10 	bl	8001c1a <ENCODER_Get_Angle>
	while (state_count++ < 1000)
 80021fa:	e003      	b.n	8002204 <main+0x20c>
		MPU6050_Read_All(&hi2c1, &MPU6050);
 80021fc:	4951      	ldr	r1, [pc, #324]	; (8002344 <main+0x34c>)
 80021fe:	4830      	ldr	r0, [pc, #192]	; (80022c0 <main+0x2c8>)
 8002200:	f001 fab6 	bl	8003770 <MPU6050_Read_All>
	while (state_count++ < 1000)
 8002204:	693b      	ldr	r3, [r7, #16]
 8002206:	1c5a      	adds	r2, r3, #1
 8002208:	613a      	str	r2, [r7, #16]
 800220a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800220e:	d3f5      	bcc.n	80021fc <main+0x204>
	initial_angle = MPU6050.KalmanAngleX;
 8002210:	4b4c      	ldr	r3, [pc, #304]	; (8002344 <main+0x34c>)
 8002212:	e9d3 2312 	ldrd	r2, r3, [r3, #72]	; 0x48
 8002216:	494c      	ldr	r1, [pc, #304]	; (8002348 <main+0x350>)
 8002218:	e9c1 2300 	strd	r2, r3, [r1]
	state_count = 0;
 800221c:	2300      	movs	r3, #0
 800221e:	613b      	str	r3, [r7, #16]
	emBrakeMotor(1);
 8002220:	2001      	movs	r0, #1
 8002222:	f7ff fa01 	bl	8001628 <emBrakeMotor>

		//      runMotor(&backMotor, speed++, 1);xia
//		ENCODER_Get_Angle(&encoderBack);
//		ENCODER_Get_Angle(&encoderFront);
		//Loop should execute once every 1 tick
		if (HAL_GetTick() - prev_time >= 1)
 8002226:	f002 fb97 	bl	8004958 <HAL_GetTick>
 800222a:	4602      	mov	r2, r0
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	4293      	cmp	r3, r2
 8002230:	d0f9      	beq.n	8002226 <main+0x22e>
		{
			//	ADC_DataRequest();
			ENCODER_Read(&encoderBack);
 8002232:	4842      	ldr	r0, [pc, #264]	; (800233c <main+0x344>)
 8002234:	f7ff fcc9 	bl	8001bca <ENCODER_Read>
			ENCODER_Read(&encoderFront);
 8002238:	4841      	ldr	r0, [pc, #260]	; (8002340 <main+0x348>)
 800223a:	f7ff fcc6 	bl	8001bca <ENCODER_Read>

			//Get kamlan filtered angle from MPU6050
			MPU6050_Read_All(&hi2c1, &MPU6050);
 800223e:	4941      	ldr	r1, [pc, #260]	; (8002344 <main+0x34c>)
 8002240:	481f      	ldr	r0, [pc, #124]	; (80022c0 <main+0x2c8>)
 8002242:	f001 fa95 	bl	8003770 <MPU6050_Read_All>
			GPIO_Digital_Filtered_Input(&button1, 30);
 8002246:	211e      	movs	r1, #30
 8002248:	4840      	ldr	r0, [pc, #256]	; (800234c <main+0x354>)
 800224a:	f7ff fb44 	bl	80018d6 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button2, 30);
 800224e:	211e      	movs	r1, #30
 8002250:	483f      	ldr	r0, [pc, #252]	; (8002350 <main+0x358>)
 8002252:	f7ff fb40 	bl	80018d6 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&button3, 30);
 8002256:	211e      	movs	r1, #30
 8002258:	483e      	ldr	r0, [pc, #248]	; (8002354 <main+0x35c>)
 800225a:	f7ff fb3c 	bl	80018d6 <GPIO_Digital_Filtered_Input>

			GPIO_Digital_Filtered_Input(&rearLS1, 5);
 800225e:	2105      	movs	r1, #5
 8002260:	483d      	ldr	r0, [pc, #244]	; (8002358 <main+0x360>)
 8002262:	f7ff fb38 	bl	80018d6 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&rearLS2, 5);
 8002266:	2105      	movs	r1, #5
 8002268:	483c      	ldr	r0, [pc, #240]	; (800235c <main+0x364>)
 800226a:	f7ff fb34 	bl	80018d6 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS1, 5);
 800226e:	2105      	movs	r1, #5
 8002270:	483b      	ldr	r0, [pc, #236]	; (8002360 <main+0x368>)
 8002272:	f7ff fb30 	bl	80018d6 <GPIO_Digital_Filtered_Input>
			GPIO_Digital_Filtered_Input(&backLS2, 5);
 8002276:	2105      	movs	r1, #5
 8002278:	483a      	ldr	r0, [pc, #232]	; (8002364 <main+0x36c>)
 800227a:	f7ff fb2c 	bl	80018d6 <GPIO_Digital_Filtered_Input>
			//1. Climbing wheel extension
			//2. Wheelchair lifting/dropping
			//3. Climbing wheel retraction
			//---------------------------------------------------------------------------------------------------
			//when button3 is pressed, Extend climbing wheel until both wheel touches the ground
			if (button3.state == 1 && front_touchdown == false
 800227e:	4b35      	ldr	r3, [pc, #212]	; (8002354 <main+0x35c>)
 8002280:	7a1b      	ldrb	r3, [r3, #8]
 8002282:	2b01      	cmp	r3, #1
 8002284:	f040 8134 	bne.w	80024f0 <main+0x4f8>
 8002288:	4b37      	ldr	r3, [pc, #220]	; (8002368 <main+0x370>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	f083 0301 	eor.w	r3, r3, #1
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 812c 	beq.w	80024f0 <main+0x4f8>
					&& back_touchdown == false && lifting_mode == 0)
 8002298:	4b34      	ldr	r3, [pc, #208]	; (800236c <main+0x374>)
 800229a:	781b      	ldrb	r3, [r3, #0]
 800229c:	f083 0301 	eor.w	r3, r3, #1
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	f000 8124 	beq.w	80024f0 <main+0x4f8>
 80022a8:	4b31      	ldr	r3, [pc, #196]	; (8002370 <main+0x378>)
 80022aa:	781b      	ldrb	r3, [r3, #0]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f040 811f 	bne.w	80024f0 <main+0x4f8>
			{
				emBrakeMotor(1);
 80022b2:	2001      	movs	r0, #1
 80022b4:	f7ff f9b8 	bl	8001628 <emBrakeMotor>
				while (front_touchdown == false || back_touchdown == false)
 80022b8:	e0e7      	b.n	800248a <main+0x492>
 80022ba:	bf00      	nop
 80022bc:	10624dd3 	.word	0x10624dd3
 80022c0:	20000468 	.word	0x20000468
 80022c4:	20000108 	.word	0x20000108
 80022c8:	0800e86c 	.word	0x0800e86c
 80022cc:	0800e878 	.word	0x0800e878
 80022d0:	200000d8 	.word	0x200000d8
 80022d4:	20000610 	.word	0x20000610
 80022d8:	20000000 	.word	0x20000000
 80022dc:	20000034 	.word	0x20000034
 80022e0:	00000000 	.word	0x00000000
 80022e4:	200002e4 	.word	0x200002e4
 80022e8:	0800e884 	.word	0x0800e884
 80022ec:	0800e890 	.word	0x0800e890
 80022f0:	20000138 	.word	0x20000138
 80022f4:	2000011c 	.word	0x2000011c
 80022f8:	20000120 	.word	0x20000120
 80022fc:	20000124 	.word	0x20000124
 8002300:	200002c0 	.word	0x200002c0
 8002304:	200002bc 	.word	0x200002bc
 8002308:	200002b8 	.word	0x200002b8
 800230c:	20000578 	.word	0x20000578
 8002310:	20000574 	.word	0x20000574
 8002314:	42480000 	.word	0x42480000
 8002318:	c2480000 	.word	0xc2480000
 800231c:	20000128 	.word	0x20000128
 8002320:	2000012c 	.word	0x2000012c
 8002324:	20000130 	.word	0x20000130
 8002328:	200002cc 	.word	0x200002cc
 800232c:	200002c8 	.word	0x200002c8
 8002330:	200002c4 	.word	0x200002c4
 8002334:	20000530 	.word	0x20000530
 8002338:	200005c8 	.word	0x200005c8
 800233c:	20000414 	.word	0x20000414
 8002340:	200003c0 	.word	0x200003c0
 8002344:	200004d0 	.word	0x200004d0
 8002348:	200002a0 	.word	0x200002a0
 800234c:	200000a8 	.word	0x200000a8
 8002350:	200000b8 	.word	0x200000b8
 8002354:	200000c8 	.word	0x200000c8
 8002358:	20000068 	.word	0x20000068
 800235c:	20000078 	.word	0x20000078
 8002360:	20000088 	.word	0x20000088
 8002364:	20000098 	.word	0x20000098
 8002368:	20000298 	.word	0x20000298
 800236c:	20000299 	.word	0x20000299
 8002370:	2000010c 	.word	0x2000010c
				{
					if (GPIO_Digital_Filtered_Input(&rearLS1, 5)
 8002374:	2105      	movs	r1, #5
 8002376:	4850      	ldr	r0, [pc, #320]	; (80024b8 <main+0x4c0>)
 8002378:	f7ff faad 	bl	80018d6 <GPIO_Digital_Filtered_Input>
 800237c:	4603      	mov	r3, r0
 800237e:	2b00      	cmp	r3, #0
 8002380:	d106      	bne.n	8002390 <main+0x398>
							|| GPIO_Digital_Filtered_Input(&rearLS2, 5))
 8002382:	2105      	movs	r1, #5
 8002384:	484d      	ldr	r0, [pc, #308]	; (80024bc <main+0x4c4>)
 8002386:	f7ff faa6 	bl	80018d6 <GPIO_Digital_Filtered_Input>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d002      	beq.n	8002396 <main+0x39e>
						front_touchdown = 1;
 8002390:	4b4b      	ldr	r3, [pc, #300]	; (80024c0 <main+0x4c8>)
 8002392:	2201      	movs	r2, #1
 8002394:	701a      	strb	r2, [r3, #0]
					if (GPIO_Digital_Filtered_Input(&backLS1, 5)
 8002396:	2105      	movs	r1, #5
 8002398:	484a      	ldr	r0, [pc, #296]	; (80024c4 <main+0x4cc>)
 800239a:	f7ff fa9c 	bl	80018d6 <GPIO_Digital_Filtered_Input>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d106      	bne.n	80023b2 <main+0x3ba>
							|| GPIO_Digital_Filtered_Input(&backLS2, 5))
 80023a4:	2105      	movs	r1, #5
 80023a6:	4848      	ldr	r0, [pc, #288]	; (80024c8 <main+0x4d0>)
 80023a8:	f7ff fa95 	bl	80018d6 <GPIO_Digital_Filtered_Input>
 80023ac:	4603      	mov	r3, r0
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d002      	beq.n	80023b8 <main+0x3c0>
						back_touchdown = 1;
 80023b2:	4b46      	ldr	r3, [pc, #280]	; (80024cc <main+0x4d4>)
 80023b4:	2201      	movs	r2, #1
 80023b6:	701a      	strb	r2, [r3, #0]

					//if front touch before back, climbing up process
					if (back_touchdown == 0 && front_touchdown == 1)
 80023b8:	4b44      	ldr	r3, [pc, #272]	; (80024cc <main+0x4d4>)
 80023ba:	781b      	ldrb	r3, [r3, #0]
 80023bc:	f083 0301 	eor.w	r3, r3, #1
 80023c0:	b2db      	uxtb	r3, r3
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d007      	beq.n	80023d6 <main+0x3de>
 80023c6:	4b3e      	ldr	r3, [pc, #248]	; (80024c0 <main+0x4c8>)
 80023c8:	781b      	ldrb	r3, [r3, #0]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d003      	beq.n	80023d6 <main+0x3de>
						lifting_mode = 1;
 80023ce:	4b40      	ldr	r3, [pc, #256]	; (80024d0 <main+0x4d8>)
 80023d0:	2201      	movs	r2, #1
 80023d2:	701a      	strb	r2, [r3, #0]
 80023d4:	e00d      	b.n	80023f2 <main+0x3fa>
					//if back touch before front, climbing down process
					else if (back_touchdown == 1 && front_touchdown == 0)
 80023d6:	4b3d      	ldr	r3, [pc, #244]	; (80024cc <main+0x4d4>)
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d009      	beq.n	80023f2 <main+0x3fa>
 80023de:	4b38      	ldr	r3, [pc, #224]	; (80024c0 <main+0x4c8>)
 80023e0:	781b      	ldrb	r3, [r3, #0]
 80023e2:	f083 0301 	eor.w	r3, r3, #1
 80023e6:	b2db      	uxtb	r3, r3
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d002      	beq.n	80023f2 <main+0x3fa>
						lifting_mode = 2;
 80023ec:	4b38      	ldr	r3, [pc, #224]	; (80024d0 <main+0x4d8>)
 80023ee:	2202      	movs	r2, #2
 80023f0:	701a      	strb	r2, [r3, #0]

					initial_angle = exp_angle_filter * MPU6050.KalmanAngleX
 80023f2:	4b38      	ldr	r3, [pc, #224]	; (80024d4 <main+0x4dc>)
 80023f4:	e9d3 0112 	ldrd	r0, r1, [r3, #72]	; 0x48
 80023f8:	4b37      	ldr	r3, [pc, #220]	; (80024d8 <main+0x4e0>)
 80023fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023fe:	f7fe f8b3 	bl	8000568 <__aeabi_dmul>
 8002402:	4602      	mov	r2, r0
 8002404:	460b      	mov	r3, r1
 8002406:	4614      	mov	r4, r2
 8002408:	461d      	mov	r5, r3
							+ (1 - exp_angle_filter) * initial_angle;
 800240a:	4b33      	ldr	r3, [pc, #204]	; (80024d8 <main+0x4e0>)
 800240c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002410:	f04f 0000 	mov.w	r0, #0
 8002414:	4931      	ldr	r1, [pc, #196]	; (80024dc <main+0x4e4>)
 8002416:	f7fd feef 	bl	80001f8 <__aeabi_dsub>
 800241a:	4602      	mov	r2, r0
 800241c:	460b      	mov	r3, r1
 800241e:	4610      	mov	r0, r2
 8002420:	4619      	mov	r1, r3
 8002422:	4b2f      	ldr	r3, [pc, #188]	; (80024e0 <main+0x4e8>)
 8002424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002428:	f7fe f89e 	bl	8000568 <__aeabi_dmul>
 800242c:	4602      	mov	r2, r0
 800242e:	460b      	mov	r3, r1
 8002430:	4620      	mov	r0, r4
 8002432:	4629      	mov	r1, r5
 8002434:	f7fd fee2 	bl	80001fc <__adddf3>
 8002438:	4602      	mov	r2, r0
 800243a:	460b      	mov	r3, r1
					initial_angle = exp_angle_filter * MPU6050.KalmanAngleX
 800243c:	4928      	ldr	r1, [pc, #160]	; (80024e0 <main+0x4e8>)
 800243e:	e9c1 2300 	strd	r2, r3, [r1]

					if (back_touchdown == false)
 8002442:	4b22      	ldr	r3, [pc, #136]	; (80024cc <main+0x4d4>)
 8002444:	781b      	ldrb	r3, [r3, #0]
 8002446:	f083 0301 	eor.w	r3, r3, #1
 800244a:	b2db      	uxtb	r3, r3
 800244c:	2b00      	cmp	r3, #0
 800244e:	d005      	beq.n	800245c <main+0x464>
						runMotor(&backMotor, 5);
 8002450:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8002454:	4823      	ldr	r0, [pc, #140]	; (80024e4 <main+0x4ec>)
 8002456:	f7ff f9c7 	bl	80017e8 <runMotor>
 800245a:	e004      	b.n	8002466 <main+0x46e>
					else
						runMotor(&backMotor, 0);
 800245c:	ed9f 0a22 	vldr	s0, [pc, #136]	; 80024e8 <main+0x4f0>
 8002460:	4820      	ldr	r0, [pc, #128]	; (80024e4 <main+0x4ec>)
 8002462:	f7ff f9c1 	bl	80017e8 <runMotor>

					if (front_touchdown == false)
 8002466:	4b16      	ldr	r3, [pc, #88]	; (80024c0 <main+0x4c8>)
 8002468:	781b      	ldrb	r3, [r3, #0]
 800246a:	f083 0301 	eor.w	r3, r3, #1
 800246e:	b2db      	uxtb	r3, r3
 8002470:	2b00      	cmp	r3, #0
 8002472:	d005      	beq.n	8002480 <main+0x488>
						runMotor(&rearMotor, 5);
 8002474:	eeb1 0a04 	vmov.f32	s0, #20	; 0x40a00000  5.0
 8002478:	481c      	ldr	r0, [pc, #112]	; (80024ec <main+0x4f4>)
 800247a:	f7ff f9b5 	bl	80017e8 <runMotor>
 800247e:	e004      	b.n	800248a <main+0x492>
					else
						runMotor(&rearMotor, 0);
 8002480:	ed9f 0a19 	vldr	s0, [pc, #100]	; 80024e8 <main+0x4f0>
 8002484:	4819      	ldr	r0, [pc, #100]	; (80024ec <main+0x4f4>)
 8002486:	f7ff f9af 	bl	80017e8 <runMotor>
				while (front_touchdown == false || back_touchdown == false)
 800248a:	4b0d      	ldr	r3, [pc, #52]	; (80024c0 <main+0x4c8>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	f083 0301 	eor.w	r3, r3, #1
 8002492:	b2db      	uxtb	r3, r3
 8002494:	2b00      	cmp	r3, #0
 8002496:	f47f af6d 	bne.w	8002374 <main+0x37c>
 800249a:	4b0c      	ldr	r3, [pc, #48]	; (80024cc <main+0x4d4>)
 800249c:	781b      	ldrb	r3, [r3, #0]
 800249e:	f083 0301 	eor.w	r3, r3, #1
 80024a2:	b2db      	uxtb	r3, r3
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	f47f af65 	bne.w	8002374 <main+0x37c>
				}

				HAL_Delay(500);
 80024aa:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80024ae:	f002 fa5f 	bl	8004970 <HAL_Delay>
				continue; //to refresh the loop and get the latest encoder reading
 80024b2:	f000 bc93 	b.w	8002ddc <main+0xde4>
 80024b6:	bf00      	nop
 80024b8:	20000068 	.word	0x20000068
 80024bc:	20000078 	.word	0x20000078
 80024c0:	20000298 	.word	0x20000298
 80024c4:	20000088 	.word	0x20000088
 80024c8:	20000098 	.word	0x20000098
 80024cc:	20000299 	.word	0x20000299
 80024d0:	2000010c 	.word	0x2000010c
 80024d4:	200004d0 	.word	0x200004d0
 80024d8:	20000110 	.word	0x20000110
 80024dc:	3ff00000 	.word	0x3ff00000
 80024e0:	200002a0 	.word	0x200002a0
 80024e4:	20000034 	.word	0x20000034
 80024e8:	00000000 	.word	0x00000000
 80024ec:	20000000 	.word	0x20000000
			}
			//Normal wheelchair mode, basic joystick control mode
			if (lifting_mode == 0)
 80024f0:	4ba3      	ldr	r3, [pc, #652]	; (8002780 <main+0x788>)
 80024f2:	781b      	ldrb	r3, [r3, #0]
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d11e      	bne.n	8002536 <main+0x53e>
			{
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80024f8:	2200      	movs	r2, #0
 80024fa:	2108      	movs	r1, #8
 80024fc:	48a1      	ldr	r0, [pc, #644]	; (8002784 <main+0x78c>)
 80024fe:	f004 fc53 	bl	8006da8 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 8002502:	2200      	movs	r2, #0
 8002504:	2110      	movs	r1, #16
 8002506:	489f      	ldr	r0, [pc, #636]	; (8002784 <main+0x78c>)
 8002508:	f004 fc4e 	bl	8006da8 <HAL_GPIO_WritePin>
//				wheel_Control(&baseWheelSpeed);
//				baseMotorCommand();
				goto_pos(0, frontClimb_pid);
 800250c:	4b9e      	ldr	r3, [pc, #632]	; (8002788 <main+0x790>)
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	4619      	mov	r1, r3
 8002512:	2000      	movs	r0, #0
 8002514:	f000 ffd0 	bl	80034b8 <goto_pos>
				goto_pos(0, backClimb_pid);
 8002518:	4b9c      	ldr	r3, [pc, #624]	; (800278c <main+0x794>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4619      	mov	r1, r3
 800251e:	2000      	movs	r0, #0
 8002520:	f000 ffca 	bl	80034b8 <goto_pos>
				front_touchdown = false;
 8002524:	4b9a      	ldr	r3, [pc, #616]	; (8002790 <main+0x798>)
 8002526:	2200      	movs	r2, #0
 8002528:	701a      	strb	r2, [r3, #0]
				back_touchdown = false;
 800252a:	4b9a      	ldr	r3, [pc, #616]	; (8002794 <main+0x79c>)
 800252c:	2200      	movs	r2, #0
 800252e:	701a      	strb	r2, [r3, #0]
				climb_first_iteration = true;
 8002530:	4b99      	ldr	r3, [pc, #612]	; (8002798 <main+0x7a0>)
 8002532:	2201      	movs	r2, #1
 8002534:	701a      	strb	r2, [r3, #0]
			}
			//Climbing up process
			if (lifting_mode == 1)
 8002536:	4b92      	ldr	r3, [pc, #584]	; (8002780 <main+0x788>)
 8002538:	781b      	ldrb	r3, [r3, #0]
 800253a:	2b01      	cmp	r3, #1
 800253c:	f040 8234 	bne.w	80029a8 <main+0x9b0>
			{
				HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8002540:	2201      	movs	r2, #1
 8002542:	2108      	movs	r1, #8
 8002544:	488f      	ldr	r0, [pc, #572]	; (8002784 <main+0x78c>)
 8002546:	f004 fc2f 	bl	8006da8 <HAL_GPIO_WritePin>
				if (climb_first_iteration)
 800254a:	4b93      	ldr	r3, [pc, #588]	; (8002798 <main+0x7a0>)
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 80e1 	beq.w	8002716 <main+0x71e>
				{
					//If curb_height is positive, should be climbing up process and vice versa
					curb_height = CLIMBING_LEG_LENGTH
							* cos(TO_RAD(encoderFront.angleDeg)) + BASE_HEIGHT
 8002554:	4b91      	ldr	r3, [pc, #580]	; (800279c <main+0x7a4>)
 8002556:	4618      	mov	r0, r3
 8002558:	f7fd ffae 	bl	80004b8 <__aeabi_f2d>
 800255c:	4604      	mov	r4, r0
 800255e:	460d      	mov	r5, r1
 8002560:	4b8f      	ldr	r3, [pc, #572]	; (80027a0 <main+0x7a8>)
 8002562:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002564:	4618      	mov	r0, r3
 8002566:	f7fd ffa7 	bl	80004b8 <__aeabi_f2d>
 800256a:	a37f      	add	r3, pc, #508	; (adr r3, 8002768 <main+0x770>)
 800256c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002570:	f7fd fffa 	bl	8000568 <__aeabi_dmul>
 8002574:	4602      	mov	r2, r0
 8002576:	460b      	mov	r3, r1
 8002578:	4610      	mov	r0, r2
 800257a:	4619      	mov	r1, r3
 800257c:	f04f 0200 	mov.w	r2, #0
 8002580:	4b88      	ldr	r3, [pc, #544]	; (80027a4 <main+0x7ac>)
 8002582:	f7fe f91b 	bl	80007bc <__aeabi_ddiv>
 8002586:	4602      	mov	r2, r0
 8002588:	460b      	mov	r3, r1
 800258a:	ec43 2b17 	vmov	d7, r2, r3
 800258e:	eeb0 0a47 	vmov.f32	s0, s14
 8002592:	eef0 0a67 	vmov.f32	s1, s15
 8002596:	f00a fb3b 	bl	800cc10 <cos>
 800259a:	ec53 2b10 	vmov	r2, r3, d0
 800259e:	4620      	mov	r0, r4
 80025a0:	4629      	mov	r1, r5
 80025a2:	f7fd ffe1 	bl	8000568 <__aeabi_dmul>
 80025a6:	4602      	mov	r2, r0
 80025a8:	460b      	mov	r3, r1
 80025aa:	4614      	mov	r4, r2
 80025ac:	461d      	mov	r5, r3
 80025ae:	4b7e      	ldr	r3, [pc, #504]	; (80027a8 <main+0x7b0>)
 80025b0:	4618      	mov	r0, r3
 80025b2:	f7fd ff81 	bl	80004b8 <__aeabi_f2d>
 80025b6:	4602      	mov	r2, r0
 80025b8:	460b      	mov	r3, r1
 80025ba:	4620      	mov	r0, r4
 80025bc:	4629      	mov	r1, r5
 80025be:	f7fd fe1d 	bl	80001fc <__adddf3>
 80025c2:	4602      	mov	r2, r0
 80025c4:	460b      	mov	r3, r1
 80025c6:	4610      	mov	r0, r2
 80025c8:	4619      	mov	r1, r3
							- FRONT_CLIMB_WHEEL_DIAMETER / 2.0;
 80025ca:	f04f 0200 	mov.w	r2, #0
 80025ce:	4b77      	ldr	r3, [pc, #476]	; (80027ac <main+0x7b4>)
 80025d0:	f7fd fe12 	bl	80001f8 <__aeabi_dsub>
 80025d4:	4602      	mov	r2, r0
 80025d6:	460b      	mov	r3, r1
 80025d8:	4610      	mov	r0, r2
 80025da:	4619      	mov	r1, r3
 80025dc:	f7fe fabc 	bl	8000b58 <__aeabi_d2f>
 80025e0:	4603      	mov	r3, r0
					curb_height = CLIMBING_LEG_LENGTH
 80025e2:	4a73      	ldr	r2, [pc, #460]	; (80027b0 <main+0x7b8>)
 80025e4:	6013      	str	r3, [r2, #0]
					curb_height += 0.0205; //Small error correction 10%
 80025e6:	4b72      	ldr	r3, [pc, #456]	; (80027b0 <main+0x7b8>)
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	4618      	mov	r0, r3
 80025ec:	f7fd ff64 	bl	80004b8 <__aeabi_f2d>
 80025f0:	a35f      	add	r3, pc, #380	; (adr r3, 8002770 <main+0x778>)
 80025f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f6:	f7fd fe01 	bl	80001fc <__adddf3>
 80025fa:	4602      	mov	r2, r0
 80025fc:	460b      	mov	r3, r1
 80025fe:	4610      	mov	r0, r2
 8002600:	4619      	mov	r1, r3
 8002602:	f7fe faa9 	bl	8000b58 <__aeabi_d2f>
 8002606:	4603      	mov	r3, r0
 8002608:	4a69      	ldr	r2, [pc, #420]	; (80027b0 <main+0x7b8>)
 800260a:	6013      	str	r3, [r2, #0]

					//First determine whether is the height climb-able
					back_lifting_height = BACK_BASE_HEIGHT + curb_height
 800260c:	ed9f 7a69 	vldr	s14, [pc, #420]	; 80027b4 <main+0x7bc>
 8002610:	4b67      	ldr	r3, [pc, #412]	; (80027b0 <main+0x7b8>)
 8002612:	edd3 7a00 	vldr	s15, [r3]
 8002616:	ee77 7a27 	vadd.f32	s15, s14, s15
 800261a:	ee17 0a90 	vmov	r0, s15
 800261e:	f7fd ff4b 	bl	80004b8 <__aeabi_f2d>
							- HUB_DIAMETER / 2;
 8002622:	a355      	add	r3, pc, #340	; (adr r3, 8002778 <main+0x780>)
 8002624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002628:	f7fd fde6 	bl	80001f8 <__aeabi_dsub>
 800262c:	4602      	mov	r2, r0
 800262e:	460b      	mov	r3, r1
 8002630:	4610      	mov	r0, r2
 8002632:	4619      	mov	r1, r3
 8002634:	f7fe fa90 	bl	8000b58 <__aeabi_d2f>
 8002638:	4603      	mov	r3, r0
					back_lifting_height = BACK_BASE_HEIGHT + curb_height
 800263a:	4a5f      	ldr	r2, [pc, #380]	; (80027b8 <main+0x7c0>)
 800263c:	6013      	str	r3, [r2, #0]
					back_lifting_angle =
							TO_DEG(
 800263e:	4b5e      	ldr	r3, [pc, #376]	; (80027b8 <main+0x7c0>)
 8002640:	edd3 7a00 	vldr	s15, [r3]
 8002644:	eef1 7a67 	vneg.f32	s15, s15
 8002648:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80027bc <main+0x7c4>
 800264c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002650:	ee16 0a90 	vmov	r0, s13
 8002654:	f7fd ff30 	bl	80004b8 <__aeabi_f2d>
 8002658:	4602      	mov	r2, r0
 800265a:	460b      	mov	r3, r1
 800265c:	ec43 2b10 	vmov	d0, r2, r3
 8002660:	f00a fb86 	bl	800cd70 <acos>
 8002664:	ec53 2b10 	vmov	r2, r3, d0
 8002668:	4610      	mov	r0, r2
 800266a:	4619      	mov	r1, r3
 800266c:	f7fe fa74 	bl	8000b58 <__aeabi_d2f>
 8002670:	ee07 0a10 	vmov	s14, r0
 8002674:	eddf 7a52 	vldr	s15, [pc, #328]	; 80027c0 <main+0x7c8>
 8002678:	ee67 7a27 	vmul.f32	s15, s14, s15
 800267c:	ee17 0a90 	vmov	r0, s15
 8002680:	f7fd ff1a 	bl	80004b8 <__aeabi_f2d>
 8002684:	a338      	add	r3, pc, #224	; (adr r3, 8002768 <main+0x770>)
 8002686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268a:	f7fe f897 	bl	80007bc <__aeabi_ddiv>
 800268e:	4602      	mov	r2, r0
 8002690:	460b      	mov	r3, r1
 8002692:	4610      	mov	r0, r2
 8002694:	4619      	mov	r1, r3
									(float )acos(
											-back_lifting_height
													/ CLIMBING_LEG_LENGTH))
									- 30.0; //30.0 is the bending angle of the extender(originally 36.6).
 8002696:	f04f 0200 	mov.w	r2, #0
 800269a:	4b4a      	ldr	r3, [pc, #296]	; (80027c4 <main+0x7cc>)
 800269c:	f7fd fdac 	bl	80001f8 <__aeabi_dsub>
 80026a0:	4602      	mov	r2, r0
 80026a2:	460b      	mov	r3, r1
 80026a4:	4610      	mov	r0, r2
 80026a6:	4619      	mov	r1, r3
 80026a8:	f7fe fa56 	bl	8000b58 <__aeabi_d2f>
 80026ac:	4603      	mov	r3, r0
					back_lifting_angle =
 80026ae:	4a46      	ldr	r2, [pc, #280]	; (80027c8 <main+0x7d0>)
 80026b0:	6013      	str	r3, [r2, #0]
					back_encoder_input = (back_lifting_angle / 360.0)
 80026b2:	4b45      	ldr	r3, [pc, #276]	; (80027c8 <main+0x7d0>)
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4618      	mov	r0, r3
 80026b8:	f7fd fefe 	bl	80004b8 <__aeabi_f2d>
 80026bc:	f04f 0200 	mov.w	r2, #0
 80026c0:	4b42      	ldr	r3, [pc, #264]	; (80027cc <main+0x7d4>)
 80026c2:	f7fe f87b 	bl	80007bc <__aeabi_ddiv>
 80026c6:	4602      	mov	r2, r0
 80026c8:	460b      	mov	r3, r1
 80026ca:	4610      	mov	r0, r2
 80026cc:	4619      	mov	r1, r3
							* (4096 * BACK_GEAR_RATIO);
 80026ce:	f04f 0200 	mov.w	r2, #0
 80026d2:	4b3f      	ldr	r3, [pc, #252]	; (80027d0 <main+0x7d8>)
 80026d4:	f7fd ff48 	bl	8000568 <__aeabi_dmul>
 80026d8:	4602      	mov	r2, r0
 80026da:	460b      	mov	r3, r1
					back_encoder_input = (back_lifting_angle / 360.0)
 80026dc:	4610      	mov	r0, r2
 80026de:	4619      	mov	r1, r3
 80026e0:	f7fe f9f2 	bl	8000ac8 <__aeabi_d2iz>
 80026e4:	4603      	mov	r3, r0
 80026e6:	4a3b      	ldr	r2, [pc, #236]	; (80027d4 <main+0x7dc>)
 80026e8:	6013      	str	r3, [r2, #0]

					if (isnan(back_lifting_angle)
 80026ea:	4b37      	ldr	r3, [pc, #220]	; (80027c8 <main+0x7d0>)
 80026ec:	edd3 7a00 	vldr	s15, [r3]
 80026f0:	eef4 7a67 	vcmp.f32	s15, s15
 80026f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80026f8:	d606      	bvs.n	8002708 <main+0x710>
							|| back_encoder_input >= MAX_BACK_ALLOWABLE_ENC)
 80026fa:	4b36      	ldr	r3, [pc, #216]	; (80027d4 <main+0x7dc>)
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	461a      	mov	r2, r3
 8002700:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8002704:	429a      	cmp	r2, r3
 8002706:	d303      	bcc.n	8002710 <main+0x718>
					{
						lifting_mode = 0;
 8002708:	4b1d      	ldr	r3, [pc, #116]	; (8002780 <main+0x788>)
 800270a:	2200      	movs	r2, #0
 800270c:	701a      	strb	r2, [r3, #0]
						continue;
 800270e:	e365      	b.n	8002ddc <main+0xde4>
					}

					climb_first_iteration = false;
 8002710:	4b21      	ldr	r3, [pc, #132]	; (8002798 <main+0x7a0>)
 8002712:	2200      	movs	r2, #0
 8002714:	701a      	strb	r2, [r3, #0]
				}

				//1. lift the front climbing wheel up until it reach it maximum pos
				//The process is controlled by PID on the front climbing wheel
				//the maximum pos is when the climbing wheel is below the wheelchair base
				goto_pos(MAX_FRONT_CLIMBING_ENC, frontClimb_pid);
 8002716:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 800271a:	461a      	mov	r2, r3
 800271c:	4b1a      	ldr	r3, [pc, #104]	; (8002788 <main+0x790>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4619      	mov	r1, r3
 8002722:	4610      	mov	r0, r2
 8002724:	f000 fec8 	bl	80034b8 <goto_pos>
				goto_pos(back_encoder_input, backClimb_pid);
 8002728:	4b2a      	ldr	r3, [pc, #168]	; (80027d4 <main+0x7dc>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a17      	ldr	r2, [pc, #92]	; (800278c <main+0x794>)
 800272e:	6812      	ldr	r2, [r2, #0]
 8002730:	4611      	mov	r1, r2
 8002732:	4618      	mov	r0, r3
 8002734:	f000 fec0 	bl	80034b8 <goto_pos>
				if (fabs(speed[FRONT_INDEX] >= 4)
 8002738:	4b27      	ldr	r3, [pc, #156]	; (80027d8 <main+0x7e0>)
 800273a:	edd3 7a00 	vldr	s15, [r3]
 800273e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002742:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002746:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800274a:	da09      	bge.n	8002760 <main+0x768>
						|| fabs(speed[BACK_INDEX] >= 4))
 800274c:	4b22      	ldr	r3, [pc, #136]	; (80027d8 <main+0x7e0>)
 800274e:	edd3 7a01 	vldr	s15, [r3, #4]
 8002752:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002756:	eef4 7ac7 	vcmpe.f32	s15, s14
 800275a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800275e:	db3f      	blt.n	80027e0 <main+0x7e8>
					is_lifting = true;
 8002760:	4b1e      	ldr	r3, [pc, #120]	; (80027dc <main+0x7e4>)
 8002762:	2201      	movs	r2, #1
 8002764:	701a      	strb	r2, [r3, #0]
 8002766:	e03e      	b.n	80027e6 <main+0x7ee>
 8002768:	54442d18 	.word	0x54442d18
 800276c:	400921fb 	.word	0x400921fb
 8002770:	b645a1cb 	.word	0xb645a1cb
 8002774:	3f94fdf3 	.word	0x3f94fdf3
 8002778:	916872b0 	.word	0x916872b0
 800277c:	3faf7ced 	.word	0x3faf7ced
 8002780:	2000010c 	.word	0x2000010c
 8002784:	40020400 	.word	0x40020400
 8002788:	20000574 	.word	0x20000574
 800278c:	200005c8 	.word	0x200005c8
 8002790:	20000298 	.word	0x20000298
 8002794:	20000299 	.word	0x20000299
 8002798:	20000118 	.word	0x20000118
 800279c:	3eb2b021 	.word	0x3eb2b021
 80027a0:	200003c0 	.word	0x200003c0
 80027a4:	40668000 	.word	0x40668000
 80027a8:	3e19999a 	.word	0x3e19999a
 80027ac:	3fb00000 	.word	0x3fb00000
 80027b0:	200002d0 	.word	0x200002d0
 80027b4:	3e19999a 	.word	0x3e19999a
 80027b8:	200002d8 	.word	0x200002d8
 80027bc:	3eb2b021 	.word	0x3eb2b021
 80027c0:	43340000 	.word	0x43340000
 80027c4:	403e0000 	.word	0x403e0000
 80027c8:	200002dc 	.word	0x200002dc
 80027cc:	40768000 	.word	0x40768000
 80027d0:	40c00000 	.word	0x40c00000
 80027d4:	200002e0 	.word	0x200002e0
 80027d8:	200002a8 	.word	0x200002a8
 80027dc:	200002ec 	.word	0x200002ec
				else
					is_lifting = false;
 80027e0:	4bbf      	ldr	r3, [pc, #764]	; (8002ae0 <main+0xae8>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	701a      	strb	r2, [r3, #0]

				//2. During lifting, due to fixed point at the back climbing wheel.
				//The wheelchair would be pulled back if the back wheel not traveling while the its lifting
				//Therefore, lifting of back wheel and hub motor need to work at the same time to make sure the wheelchair is not moving back.
				//Pull back of wheelchair would cause the front climbing wheel to slip from the curb
				if (is_lifting == true && speed[BACK_INDEX] != 0)
 80027e6:	4bbe      	ldr	r3, [pc, #760]	; (8002ae0 <main+0xae8>)
 80027e8:	781b      	ldrb	r3, [r3, #0]
 80027ea:	2b00      	cmp	r3, #0
 80027ec:	f000 80ac 	beq.w	8002948 <main+0x950>
 80027f0:	4bbc      	ldr	r3, [pc, #752]	; (8002ae4 <main+0xaec>)
 80027f2:	edd3 7a01 	vldr	s15, [r3, #4]
 80027f6:	eef5 7a40 	vcmp.f32	s15, #0.0
 80027fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80027fe:	f000 80a3 	beq.w	8002948 <main+0x950>
				{
					double dt = (HAL_GetTick() - prev_angle_tick)
 8002802:	f002 f8a9 	bl	8004958 <HAL_GetTick>
 8002806:	ee07 0a90 	vmov	s15, r0
 800280a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800280e:	4bb6      	ldr	r3, [pc, #728]	; (8002ae8 <main+0xaf0>)
 8002810:	edd3 7a00 	vldr	s15, [r3]
 8002814:	ee77 7a67 	vsub.f32	s15, s14, s15
							/ (float) FREQUENCY;
 8002818:	ed9f 7ab4 	vldr	s14, [pc, #720]	; 8002aec <main+0xaf4>
 800281c:	eec7 6a87 	vdiv.f32	s13, s15, s14
					double dt = (HAL_GetTick() - prev_angle_tick)
 8002820:	ee16 0a90 	vmov	r0, s13
 8002824:	f7fd fe48 	bl	80004b8 <__aeabi_f2d>
 8002828:	4602      	mov	r2, r0
 800282a:	460b      	mov	r3, r1
 800282c:	e9c7 2300 	strd	r2, r3, [r7]
					climbForward_speed = CLIMBING_LEG_LENGTH
							* (sin(TO_RAD(prev_angle))
 8002830:	4baf      	ldr	r3, [pc, #700]	; (8002af0 <main+0xaf8>)
 8002832:	4618      	mov	r0, r3
 8002834:	f7fd fe40 	bl	80004b8 <__aeabi_f2d>
 8002838:	4604      	mov	r4, r0
 800283a:	460d      	mov	r5, r1
 800283c:	4bad      	ldr	r3, [pc, #692]	; (8002af4 <main+0xafc>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	4618      	mov	r0, r3
 8002842:	f7fd fe39 	bl	80004b8 <__aeabi_f2d>
 8002846:	a39e      	add	r3, pc, #632	; (adr r3, 8002ac0 <main+0xac8>)
 8002848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800284c:	f7fd fe8c 	bl	8000568 <__aeabi_dmul>
 8002850:	4602      	mov	r2, r0
 8002852:	460b      	mov	r3, r1
 8002854:	4610      	mov	r0, r2
 8002856:	4619      	mov	r1, r3
 8002858:	f04f 0200 	mov.w	r2, #0
 800285c:	4ba6      	ldr	r3, [pc, #664]	; (8002af8 <main+0xb00>)
 800285e:	f7fd ffad 	bl	80007bc <__aeabi_ddiv>
 8002862:	4602      	mov	r2, r0
 8002864:	460b      	mov	r3, r1
 8002866:	ec43 2b17 	vmov	d7, r2, r3
 800286a:	eeb0 0a47 	vmov.f32	s0, s14
 800286e:	eef0 0a67 	vmov.f32	s1, s15
 8002872:	f00a fa29 	bl	800ccc8 <sin>
 8002876:	ec59 8b10 	vmov	r8, r9, d0
									- sin(TO_RAD(encoderBack.angleDeg))) / dt; //unit: m/s,
 800287a:	4ba0      	ldr	r3, [pc, #640]	; (8002afc <main+0xb04>)
 800287c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800287e:	4618      	mov	r0, r3
 8002880:	f7fd fe1a 	bl	80004b8 <__aeabi_f2d>
 8002884:	a38e      	add	r3, pc, #568	; (adr r3, 8002ac0 <main+0xac8>)
 8002886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800288a:	f7fd fe6d 	bl	8000568 <__aeabi_dmul>
 800288e:	4602      	mov	r2, r0
 8002890:	460b      	mov	r3, r1
 8002892:	4610      	mov	r0, r2
 8002894:	4619      	mov	r1, r3
 8002896:	f04f 0200 	mov.w	r2, #0
 800289a:	4b97      	ldr	r3, [pc, #604]	; (8002af8 <main+0xb00>)
 800289c:	f7fd ff8e 	bl	80007bc <__aeabi_ddiv>
 80028a0:	4602      	mov	r2, r0
 80028a2:	460b      	mov	r3, r1
 80028a4:	ec43 2b17 	vmov	d7, r2, r3
 80028a8:	eeb0 0a47 	vmov.f32	s0, s14
 80028ac:	eef0 0a67 	vmov.f32	s1, s15
 80028b0:	f00a fa0a 	bl	800ccc8 <sin>
 80028b4:	ec53 2b10 	vmov	r2, r3, d0
 80028b8:	4640      	mov	r0, r8
 80028ba:	4649      	mov	r1, r9
 80028bc:	f7fd fc9c 	bl	80001f8 <__aeabi_dsub>
 80028c0:	4602      	mov	r2, r0
 80028c2:	460b      	mov	r3, r1
							* (sin(TO_RAD(prev_angle))
 80028c4:	4620      	mov	r0, r4
 80028c6:	4629      	mov	r1, r5
 80028c8:	f7fd fe4e 	bl	8000568 <__aeabi_dmul>
 80028cc:	4602      	mov	r2, r0
 80028ce:	460b      	mov	r3, r1
 80028d0:	4610      	mov	r0, r2
 80028d2:	4619      	mov	r1, r3
									- sin(TO_RAD(encoderBack.angleDeg))) / dt; //unit: m/s,
 80028d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80028d8:	f7fd ff70 	bl	80007bc <__aeabi_ddiv>
 80028dc:	4602      	mov	r2, r0
 80028de:	460b      	mov	r3, r1
 80028e0:	4610      	mov	r0, r2
 80028e2:	4619      	mov	r1, r3
 80028e4:	f7fe f938 	bl	8000b58 <__aeabi_d2f>
 80028e8:	4603      	mov	r3, r0
					climbForward_speed = CLIMBING_LEG_LENGTH
 80028ea:	4a85      	ldr	r2, [pc, #532]	; (8002b00 <main+0xb08>)
 80028ec:	6013      	str	r3, [r2, #0]
					climbForward_speed = climbForward_speed
							/ (HUB_DIAMETER / 2);
 80028ee:	4b84      	ldr	r3, [pc, #528]	; (8002b00 <main+0xb08>)
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	4618      	mov	r0, r3
 80028f4:	f7fd fde0 	bl	80004b8 <__aeabi_f2d>
 80028f8:	a373      	add	r3, pc, #460	; (adr r3, 8002ac8 <main+0xad0>)
 80028fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028fe:	f7fd ff5d 	bl	80007bc <__aeabi_ddiv>
 8002902:	4602      	mov	r2, r0
 8002904:	460b      	mov	r3, r1
 8002906:	4610      	mov	r0, r2
 8002908:	4619      	mov	r1, r3
 800290a:	f7fe f925 	bl	8000b58 <__aeabi_d2f>
 800290e:	4603      	mov	r3, r0
					climbForward_speed = climbForward_speed
 8002910:	4a7b      	ldr	r2, [pc, #492]	; (8002b00 <main+0xb08>)
 8002912:	6013      	str	r3, [r2, #0]
					//Convert hub speed into pulse/second
					send_HubMotor(climbForward_speed, climbForward_speed);
 8002914:	4b7a      	ldr	r3, [pc, #488]	; (8002b00 <main+0xb08>)
 8002916:	edd3 7a00 	vldr	s15, [r3]
 800291a:	4b79      	ldr	r3, [pc, #484]	; (8002b00 <main+0xb08>)
 800291c:	ed93 7a00 	vldr	s14, [r3]
 8002920:	eef0 0a47 	vmov.f32	s1, s14
 8002924:	eeb0 0a67 	vmov.f32	s0, s15
 8002928:	f7fe fd66 	bl	80013f8 <send_HubMotor>
					prev_angle = encoderBack.angleDeg;
 800292c:	4b73      	ldr	r3, [pc, #460]	; (8002afc <main+0xb04>)
 800292e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002930:	4a70      	ldr	r2, [pc, #448]	; (8002af4 <main+0xafc>)
 8002932:	6013      	str	r3, [r2, #0]
					prev_angle_tick = HAL_GetTick();
 8002934:	f002 f810 	bl	8004958 <HAL_GetTick>
 8002938:	ee07 0a90 	vmov	s15, r0
 800293c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002940:	4b69      	ldr	r3, [pc, #420]	; (8002ae8 <main+0xaf0>)
 8002942:	edc3 7a00 	vstr	s15, [r3]
				{
 8002946:	e011      	b.n	800296c <main+0x974>
				}
				else if (is_lifting == true && speed[BACK_INDEX] == 0)
 8002948:	4b65      	ldr	r3, [pc, #404]	; (8002ae0 <main+0xae8>)
 800294a:	781b      	ldrb	r3, [r3, #0]
 800294c:	2b00      	cmp	r3, #0
 800294e:	d00d      	beq.n	800296c <main+0x974>
 8002950:	4b64      	ldr	r3, [pc, #400]	; (8002ae4 <main+0xaec>)
 8002952:	edd3 7a01 	vldr	s15, [r3, #4]
 8002956:	eef5 7a40 	vcmp.f32	s15, #0.0
 800295a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800295e:	d105      	bne.n	800296c <main+0x974>
					send_HubMotor(0, 0);
 8002960:	eddf 0a68 	vldr	s1, [pc, #416]	; 8002b04 <main+0xb0c>
 8002964:	ed9f 0a67 	vldr	s0, [pc, #412]	; 8002b04 <main+0xb0c>
 8002968:	f7fe fd46 	bl	80013f8 <send_HubMotor>

				//If finish lifting and climbing forward, its safe to return back to normal operation mode
				if (is_lifting == false && !(climbingForward(forward_distance)))
 800296c:	4b5c      	ldr	r3, [pc, #368]	; (8002ae0 <main+0xae8>)
 800296e:	781b      	ldrb	r3, [r3, #0]
 8002970:	f083 0301 	eor.w	r3, r3, #1
 8002974:	b2db      	uxtb	r3, r3
 8002976:	2b00      	cmp	r3, #0
 8002978:	f000 81e6 	beq.w	8002d48 <main+0xd50>
 800297c:	4b62      	ldr	r3, [pc, #392]	; (8002b08 <main+0xb10>)
 800297e:	edd3 7a00 	vldr	s15, [r3]
 8002982:	eeb0 0a67 	vmov.f32	s0, s15
 8002986:	f000 fca7 	bl	80032d8 <climbingForward>
 800298a:	4603      	mov	r3, r0
 800298c:	f083 0301 	eor.w	r3, r3, #1
 8002990:	b2db      	uxtb	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	f000 81d8 	beq.w	8002d48 <main+0xd50>
				{
					lifting_mode = -1;
 8002998:	4b5c      	ldr	r3, [pc, #368]	; (8002b0c <main+0xb14>)
 800299a:	22ff      	movs	r2, #255	; 0xff
 800299c:	701a      	strb	r2, [r3, #0]
					HAL_Delay(500);
 800299e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80029a2:	f001 ffe5 	bl	8004970 <HAL_Delay>
 80029a6:	e1cf      	b.n	8002d48 <main+0xd50>
				}
			}

			else if (lifting_mode == 2)
 80029a8:	4b58      	ldr	r3, [pc, #352]	; (8002b0c <main+0xb14>)
 80029aa:	781b      	ldrb	r3, [r3, #0]
 80029ac:	2b02      	cmp	r3, #2
 80029ae:	f040 81cb 	bne.w	8002d48 <main+0xd50>
			{
				//Climbing down process
				HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 80029b2:	2201      	movs	r2, #1
 80029b4:	2110      	movs	r1, #16
 80029b6:	4856      	ldr	r0, [pc, #344]	; (8002b10 <main+0xb18>)
 80029b8:	f004 f9f6 	bl	8006da8 <HAL_GPIO_WritePin>
				if (climb_first_iteration)
 80029bc:	4b55      	ldr	r3, [pc, #340]	; (8002b14 <main+0xb1c>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	f000 80b6 	beq.w	8002b32 <main+0xb3a>
				{
					//If curb_height is positive, should be climbing up process and vice versa
					curb_height = CLIMBING_LEG_LENGTH
							* cos(TO_RAD(encoderFront.angleDeg)) + BASE_HEIGHT
 80029c6:	4b4a      	ldr	r3, [pc, #296]	; (8002af0 <main+0xaf8>)
 80029c8:	4618      	mov	r0, r3
 80029ca:	f7fd fd75 	bl	80004b8 <__aeabi_f2d>
 80029ce:	4604      	mov	r4, r0
 80029d0:	460d      	mov	r5, r1
 80029d2:	4b51      	ldr	r3, [pc, #324]	; (8002b18 <main+0xb20>)
 80029d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029d6:	4618      	mov	r0, r3
 80029d8:	f7fd fd6e 	bl	80004b8 <__aeabi_f2d>
 80029dc:	a338      	add	r3, pc, #224	; (adr r3, 8002ac0 <main+0xac8>)
 80029de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029e2:	f7fd fdc1 	bl	8000568 <__aeabi_dmul>
 80029e6:	4602      	mov	r2, r0
 80029e8:	460b      	mov	r3, r1
 80029ea:	4610      	mov	r0, r2
 80029ec:	4619      	mov	r1, r3
 80029ee:	f04f 0200 	mov.w	r2, #0
 80029f2:	4b41      	ldr	r3, [pc, #260]	; (8002af8 <main+0xb00>)
 80029f4:	f7fd fee2 	bl	80007bc <__aeabi_ddiv>
 80029f8:	4602      	mov	r2, r0
 80029fa:	460b      	mov	r3, r1
 80029fc:	ec43 2b17 	vmov	d7, r2, r3
 8002a00:	eeb0 0a47 	vmov.f32	s0, s14
 8002a04:	eef0 0a67 	vmov.f32	s1, s15
 8002a08:	f00a f902 	bl	800cc10 <cos>
 8002a0c:	ec53 2b10 	vmov	r2, r3, d0
 8002a10:	4620      	mov	r0, r4
 8002a12:	4629      	mov	r1, r5
 8002a14:	f7fd fda8 	bl	8000568 <__aeabi_dmul>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	460b      	mov	r3, r1
 8002a1c:	4614      	mov	r4, r2
 8002a1e:	461d      	mov	r5, r3
 8002a20:	4b3e      	ldr	r3, [pc, #248]	; (8002b1c <main+0xb24>)
 8002a22:	4618      	mov	r0, r3
 8002a24:	f7fd fd48 	bl	80004b8 <__aeabi_f2d>
 8002a28:	4602      	mov	r2, r0
 8002a2a:	460b      	mov	r3, r1
 8002a2c:	4620      	mov	r0, r4
 8002a2e:	4629      	mov	r1, r5
 8002a30:	f7fd fbe4 	bl	80001fc <__adddf3>
 8002a34:	4602      	mov	r2, r0
 8002a36:	460b      	mov	r3, r1
 8002a38:	4610      	mov	r0, r2
 8002a3a:	4619      	mov	r1, r3
							- FRONT_CLIMB_WHEEL_DIAMETER / 2.0;
 8002a3c:	f04f 0200 	mov.w	r2, #0
 8002a40:	4b37      	ldr	r3, [pc, #220]	; (8002b20 <main+0xb28>)
 8002a42:	f7fd fbd9 	bl	80001f8 <__aeabi_dsub>
 8002a46:	4602      	mov	r2, r0
 8002a48:	460b      	mov	r3, r1
 8002a4a:	4610      	mov	r0, r2
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	f7fe f883 	bl	8000b58 <__aeabi_d2f>
 8002a52:	4603      	mov	r3, r0
					curb_height = CLIMBING_LEG_LENGTH
 8002a54:	4a33      	ldr	r2, [pc, #204]	; (8002b24 <main+0xb2c>)
 8002a56:	6013      	str	r3, [r2, #0]
					curb_height += 0.0205; //Small error correction 10%
 8002a58:	4b32      	ldr	r3, [pc, #200]	; (8002b24 <main+0xb2c>)
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f7fd fd2b 	bl	80004b8 <__aeabi_f2d>
 8002a62:	a31b      	add	r3, pc, #108	; (adr r3, 8002ad0 <main+0xad8>)
 8002a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a68:	f7fd fbc8 	bl	80001fc <__adddf3>
 8002a6c:	4602      	mov	r2, r0
 8002a6e:	460b      	mov	r3, r1
 8002a70:	4610      	mov	r0, r2
 8002a72:	4619      	mov	r1, r3
 8002a74:	f7fe f870 	bl	8000b58 <__aeabi_d2f>
 8002a78:	4603      	mov	r3, r0
 8002a7a:	4a2a      	ldr	r2, [pc, #168]	; (8002b24 <main+0xb2c>)
 8002a7c:	6013      	str	r3, [r2, #0]

					front_climbDown_enc = encoderFront.encoder_pos
 8002a7e:	4b26      	ldr	r3, [pc, #152]	; (8002b18 <main+0xb20>)
 8002a80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
							+ 3.0 / 360.0 * 4096 * FRONT_GEAR_RATIO;
 8002a82:	4618      	mov	r0, r3
 8002a84:	f7fd fcf6 	bl	8000474 <__aeabi_ui2d>
 8002a88:	a313      	add	r3, pc, #76	; (adr r3, 8002ad8 <main+0xae0>)
 8002a8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a8e:	f7fd fbb5 	bl	80001fc <__adddf3>
 8002a92:	4602      	mov	r2, r0
 8002a94:	460b      	mov	r3, r1
					front_climbDown_enc = encoderFront.encoder_pos
 8002a96:	4610      	mov	r0, r2
 8002a98:	4619      	mov	r1, r3
 8002a9a:	f7fe f815 	bl	8000ac8 <__aeabi_d2iz>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	4a21      	ldr	r2, [pc, #132]	; (8002b28 <main+0xb30>)
 8002aa2:	6013      	str	r3, [r2, #0]

					//First determine whether is the height climb-able
					if (front_climbDown_enc > MAX_FRONT_ALLOWABLE_ENC)
 8002aa4:	4b20      	ldr	r3, [pc, #128]	; (8002b28 <main+0xb30>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	461a      	mov	r2, r3
 8002aaa:	f640 431c 	movw	r3, #3100	; 0xc1c
 8002aae:	429a      	cmp	r2, r3
 8002ab0:	d93c      	bls.n	8002b2c <main+0xb34>
					{
						lifting_mode = 0;
 8002ab2:	4b16      	ldr	r3, [pc, #88]	; (8002b0c <main+0xb14>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	701a      	strb	r2, [r3, #0]
						continue;
 8002ab8:	e190      	b.n	8002ddc <main+0xde4>
 8002aba:	bf00      	nop
 8002abc:	f3af 8000 	nop.w
 8002ac0:	54442d18 	.word	0x54442d18
 8002ac4:	400921fb 	.word	0x400921fb
 8002ac8:	916872b0 	.word	0x916872b0
 8002acc:	3faf7ced 	.word	0x3faf7ced
 8002ad0:	b645a1cb 	.word	0xb645a1cb
 8002ad4:	3f94fdf3 	.word	0x3f94fdf3
 8002ad8:	2c5f92c6 	.word	0x2c5f92c6
 8002adc:	4052c5f9 	.word	0x4052c5f9
 8002ae0:	200002ec 	.word	0x200002ec
 8002ae4:	200002a8 	.word	0x200002a8
 8002ae8:	200002b0 	.word	0x200002b0
 8002aec:	447a0000 	.word	0x447a0000
 8002af0:	3eb2b021 	.word	0x3eb2b021
 8002af4:	200002b4 	.word	0x200002b4
 8002af8:	40668000 	.word	0x40668000
 8002afc:	20000414 	.word	0x20000414
 8002b00:	200002e8 	.word	0x200002e8
 8002b04:	00000000 	.word	0x00000000
 8002b08:	20000168 	.word	0x20000168
 8002b0c:	2000010c 	.word	0x2000010c
 8002b10:	40020400 	.word	0x40020400
 8002b14:	20000118 	.word	0x20000118
 8002b18:	200003c0 	.word	0x200003c0
 8002b1c:	3e19999a 	.word	0x3e19999a
 8002b20:	3fb00000 	.word	0x3fb00000
 8002b24:	200002d0 	.word	0x200002d0
 8002b28:	200002d4 	.word	0x200002d4
					}
					climb_first_iteration = false;
 8002b2c:	4bb0      	ldr	r3, [pc, #704]	; (8002df0 <main+0xdf8>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	701a      	strb	r2, [r3, #0]
				}

				//1. Back lift until the wheel is below the base
				goto_pos(MAX_BACK_CLIMBING_ENC, backClimb_pid);
 8002b32:	f44f 63e1 	mov.w	r3, #1800	; 0x708
 8002b36:	461a      	mov	r2, r3
 8002b38:	4bae      	ldr	r3, [pc, #696]	; (8002df4 <main+0xdfc>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	4619      	mov	r1, r3
 8002b3e:	4610      	mov	r0, r2
 8002b40:	f000 fcba 	bl	80034b8 <goto_pos>
				goto_pos(front_climbDown_enc, frontClimb_pid);
 8002b44:	4bac      	ldr	r3, [pc, #688]	; (8002df8 <main+0xe00>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4aac      	ldr	r2, [pc, #688]	; (8002dfc <main+0xe04>)
 8002b4a:	6812      	ldr	r2, [r2, #0]
 8002b4c:	4611      	mov	r1, r2
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f000 fcb2 	bl	80034b8 <goto_pos>
				if (fabs(speed[FRONT_INDEX] >= 4)
 8002b54:	4baa      	ldr	r3, [pc, #680]	; (8002e00 <main+0xe08>)
 8002b56:	edd3 7a00 	vldr	s15, [r3]
 8002b5a:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002b5e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b66:	da09      	bge.n	8002b7c <main+0xb84>
						|| fabs(speed[BACK_INDEX] >= 4))
 8002b68:	4ba5      	ldr	r3, [pc, #660]	; (8002e00 <main+0xe08>)
 8002b6a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b6e:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002b72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b7a:	db03      	blt.n	8002b84 <main+0xb8c>
					is_lifting = true;
 8002b7c:	4ba1      	ldr	r3, [pc, #644]	; (8002e04 <main+0xe0c>)
 8002b7e:	2201      	movs	r2, #1
 8002b80:	701a      	strb	r2, [r3, #0]
 8002b82:	e002      	b.n	8002b8a <main+0xb92>
				else
					is_lifting = false;
 8002b84:	4b9f      	ldr	r3, [pc, #636]	; (8002e04 <main+0xe0c>)
 8002b86:	2200      	movs	r2, #0
 8002b88:	701a      	strb	r2, [r3, #0]

				//2. During lifting, due to fixed point at the back climbing wheel.
				//The wheelchair would be pulled back if the back wheel not traveling while the its lifting
				//Therefore, lifting of back wheel and hub motor need to work at the same time to make sure the wheelchair is not moving back.
				//Pull back of wheelchair would cause the front climbing wheel to slip from the curb
				if (is_lifting == true && speed[BACK_INDEX] != 0)
 8002b8a:	4b9e      	ldr	r3, [pc, #632]	; (8002e04 <main+0xe0c>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	2b00      	cmp	r3, #0
 8002b90:	f000 80ac 	beq.w	8002cec <main+0xcf4>
 8002b94:	4b9a      	ldr	r3, [pc, #616]	; (8002e00 <main+0xe08>)
 8002b96:	edd3 7a01 	vldr	s15, [r3, #4]
 8002b9a:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002b9e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ba2:	f000 80a3 	beq.w	8002cec <main+0xcf4>
				{
					double dt = (HAL_GetTick() - prev_angle_tick)
 8002ba6:	f001 fed7 	bl	8004958 <HAL_GetTick>
 8002baa:	ee07 0a90 	vmov	s15, r0
 8002bae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002bb2:	4b95      	ldr	r3, [pc, #596]	; (8002e08 <main+0xe10>)
 8002bb4:	edd3 7a00 	vldr	s15, [r3]
 8002bb8:	ee77 7a67 	vsub.f32	s15, s14, s15
							/ (float) FREQUENCY;
 8002bbc:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8002e0c <main+0xe14>
 8002bc0:	eec7 6a87 	vdiv.f32	s13, s15, s14
					double dt = (HAL_GetTick() - prev_angle_tick)
 8002bc4:	ee16 0a90 	vmov	r0, s13
 8002bc8:	f7fd fc76 	bl	80004b8 <__aeabi_f2d>
 8002bcc:	4602      	mov	r2, r0
 8002bce:	460b      	mov	r3, r1
 8002bd0:	e9c7 2302 	strd	r2, r3, [r7, #8]
					climbForward_speed = CLIMBING_LEG_LENGTH
							* (sin(TO_RAD(prev_angle))
 8002bd4:	4b8e      	ldr	r3, [pc, #568]	; (8002e10 <main+0xe18>)
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f7fd fc6e 	bl	80004b8 <__aeabi_f2d>
 8002bdc:	4604      	mov	r4, r0
 8002bde:	460d      	mov	r5, r1
 8002be0:	4b8c      	ldr	r3, [pc, #560]	; (8002e14 <main+0xe1c>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f7fd fc67 	bl	80004b8 <__aeabi_f2d>
 8002bea:	a37d      	add	r3, pc, #500	; (adr r3, 8002de0 <main+0xde8>)
 8002bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf0:	f7fd fcba 	bl	8000568 <__aeabi_dmul>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	460b      	mov	r3, r1
 8002bf8:	4610      	mov	r0, r2
 8002bfa:	4619      	mov	r1, r3
 8002bfc:	f04f 0200 	mov.w	r2, #0
 8002c00:	4b85      	ldr	r3, [pc, #532]	; (8002e18 <main+0xe20>)
 8002c02:	f7fd fddb 	bl	80007bc <__aeabi_ddiv>
 8002c06:	4602      	mov	r2, r0
 8002c08:	460b      	mov	r3, r1
 8002c0a:	ec43 2b17 	vmov	d7, r2, r3
 8002c0e:	eeb0 0a47 	vmov.f32	s0, s14
 8002c12:	eef0 0a67 	vmov.f32	s1, s15
 8002c16:	f00a f857 	bl	800ccc8 <sin>
 8002c1a:	ec59 8b10 	vmov	r8, r9, d0
									- sin(TO_RAD(encoderBack.angleDeg))) / dt; //unit: m/s,
 8002c1e:	4b7f      	ldr	r3, [pc, #508]	; (8002e1c <main+0xe24>)
 8002c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7fd fc48 	bl	80004b8 <__aeabi_f2d>
 8002c28:	a36d      	add	r3, pc, #436	; (adr r3, 8002de0 <main+0xde8>)
 8002c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c2e:	f7fd fc9b 	bl	8000568 <__aeabi_dmul>
 8002c32:	4602      	mov	r2, r0
 8002c34:	460b      	mov	r3, r1
 8002c36:	4610      	mov	r0, r2
 8002c38:	4619      	mov	r1, r3
 8002c3a:	f04f 0200 	mov.w	r2, #0
 8002c3e:	4b76      	ldr	r3, [pc, #472]	; (8002e18 <main+0xe20>)
 8002c40:	f7fd fdbc 	bl	80007bc <__aeabi_ddiv>
 8002c44:	4602      	mov	r2, r0
 8002c46:	460b      	mov	r3, r1
 8002c48:	ec43 2b17 	vmov	d7, r2, r3
 8002c4c:	eeb0 0a47 	vmov.f32	s0, s14
 8002c50:	eef0 0a67 	vmov.f32	s1, s15
 8002c54:	f00a f838 	bl	800ccc8 <sin>
 8002c58:	ec53 2b10 	vmov	r2, r3, d0
 8002c5c:	4640      	mov	r0, r8
 8002c5e:	4649      	mov	r1, r9
 8002c60:	f7fd faca 	bl	80001f8 <__aeabi_dsub>
 8002c64:	4602      	mov	r2, r0
 8002c66:	460b      	mov	r3, r1
							* (sin(TO_RAD(prev_angle))
 8002c68:	4620      	mov	r0, r4
 8002c6a:	4629      	mov	r1, r5
 8002c6c:	f7fd fc7c 	bl	8000568 <__aeabi_dmul>
 8002c70:	4602      	mov	r2, r0
 8002c72:	460b      	mov	r3, r1
 8002c74:	4610      	mov	r0, r2
 8002c76:	4619      	mov	r1, r3
									- sin(TO_RAD(encoderBack.angleDeg))) / dt; //unit: m/s,
 8002c78:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002c7c:	f7fd fd9e 	bl	80007bc <__aeabi_ddiv>
 8002c80:	4602      	mov	r2, r0
 8002c82:	460b      	mov	r3, r1
 8002c84:	4610      	mov	r0, r2
 8002c86:	4619      	mov	r1, r3
 8002c88:	f7fd ff66 	bl	8000b58 <__aeabi_d2f>
 8002c8c:	4603      	mov	r3, r0
					climbForward_speed = CLIMBING_LEG_LENGTH
 8002c8e:	4a64      	ldr	r2, [pc, #400]	; (8002e20 <main+0xe28>)
 8002c90:	6013      	str	r3, [r2, #0]
					climbForward_speed = climbForward_speed
							/ (HUB_DIAMETER / 2);
 8002c92:	4b63      	ldr	r3, [pc, #396]	; (8002e20 <main+0xe28>)
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4618      	mov	r0, r3
 8002c98:	f7fd fc0e 	bl	80004b8 <__aeabi_f2d>
 8002c9c:	a352      	add	r3, pc, #328	; (adr r3, 8002de8 <main+0xdf0>)
 8002c9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ca2:	f7fd fd8b 	bl	80007bc <__aeabi_ddiv>
 8002ca6:	4602      	mov	r2, r0
 8002ca8:	460b      	mov	r3, r1
 8002caa:	4610      	mov	r0, r2
 8002cac:	4619      	mov	r1, r3
 8002cae:	f7fd ff53 	bl	8000b58 <__aeabi_d2f>
 8002cb2:	4603      	mov	r3, r0
					climbForward_speed = climbForward_speed
 8002cb4:	4a5a      	ldr	r2, [pc, #360]	; (8002e20 <main+0xe28>)
 8002cb6:	6013      	str	r3, [r2, #0]
					//Convert hub speed into pulse/second
					send_HubMotor(climbForward_speed, climbForward_speed);
 8002cb8:	4b59      	ldr	r3, [pc, #356]	; (8002e20 <main+0xe28>)
 8002cba:	edd3 7a00 	vldr	s15, [r3]
 8002cbe:	4b58      	ldr	r3, [pc, #352]	; (8002e20 <main+0xe28>)
 8002cc0:	ed93 7a00 	vldr	s14, [r3]
 8002cc4:	eef0 0a47 	vmov.f32	s1, s14
 8002cc8:	eeb0 0a67 	vmov.f32	s0, s15
 8002ccc:	f7fe fb94 	bl	80013f8 <send_HubMotor>
					prev_angle = encoderBack.angleDeg;
 8002cd0:	4b52      	ldr	r3, [pc, #328]	; (8002e1c <main+0xe24>)
 8002cd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cd4:	4a4f      	ldr	r2, [pc, #316]	; (8002e14 <main+0xe1c>)
 8002cd6:	6013      	str	r3, [r2, #0]
					prev_angle_tick = HAL_GetTick();
 8002cd8:	f001 fe3e 	bl	8004958 <HAL_GetTick>
 8002cdc:	ee07 0a90 	vmov	s15, r0
 8002ce0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ce4:	4b48      	ldr	r3, [pc, #288]	; (8002e08 <main+0xe10>)
 8002ce6:	edc3 7a00 	vstr	s15, [r3]
				{
 8002cea:	e011      	b.n	8002d10 <main+0xd18>
				}
				else if (is_lifting == true && speed[BACK_INDEX] == 0)
 8002cec:	4b45      	ldr	r3, [pc, #276]	; (8002e04 <main+0xe0c>)
 8002cee:	781b      	ldrb	r3, [r3, #0]
 8002cf0:	2b00      	cmp	r3, #0
 8002cf2:	d00d      	beq.n	8002d10 <main+0xd18>
 8002cf4:	4b42      	ldr	r3, [pc, #264]	; (8002e00 <main+0xe08>)
 8002cf6:	edd3 7a01 	vldr	s15, [r3, #4]
 8002cfa:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002cfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d02:	d105      	bne.n	8002d10 <main+0xd18>
					send_HubMotor(0, 0);
 8002d04:	eddf 0a47 	vldr	s1, [pc, #284]	; 8002e24 <main+0xe2c>
 8002d08:	ed9f 0a46 	vldr	s0, [pc, #280]	; 8002e24 <main+0xe2c>
 8002d0c:	f7fe fb74 	bl	80013f8 <send_HubMotor>

				//If finish lifting and climbing forward, its safe to return back to normal operation mode
				if (is_lifting == false && !(climbingForward(forward_distance)))
 8002d10:	4b3c      	ldr	r3, [pc, #240]	; (8002e04 <main+0xe0c>)
 8002d12:	781b      	ldrb	r3, [r3, #0]
 8002d14:	f083 0301 	eor.w	r3, r3, #1
 8002d18:	b2db      	uxtb	r3, r3
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d014      	beq.n	8002d48 <main+0xd50>
 8002d1e:	4b42      	ldr	r3, [pc, #264]	; (8002e28 <main+0xe30>)
 8002d20:	edd3 7a00 	vldr	s15, [r3]
 8002d24:	eeb0 0a67 	vmov.f32	s0, s15
 8002d28:	f000 fad6 	bl	80032d8 <climbingForward>
 8002d2c:	4603      	mov	r3, r0
 8002d2e:	f083 0301 	eor.w	r3, r3, #1
 8002d32:	b2db      	uxtb	r3, r3
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d007      	beq.n	8002d48 <main+0xd50>
				{
					lifting_mode = -1;
 8002d38:	4b3c      	ldr	r3, [pc, #240]	; (8002e2c <main+0xe34>)
 8002d3a:	22ff      	movs	r2, #255	; 0xff
 8002d3c:	701a      	strb	r2, [r3, #0]
					HAL_Delay(500);
 8002d3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002d42:	f001 fe15 	bl	8004970 <HAL_Delay>
					continue;
 8002d46:	e049      	b.n	8002ddc <main+0xde4>
					lifting_mode = 0;
					HAL_Delay(500);
				}
			}

			if (fabs(speed[FRONT_INDEX]) < 4)
 8002d48:	4b2d      	ldr	r3, [pc, #180]	; (8002e00 <main+0xe08>)
 8002d4a:	edd3 7a00 	vldr	s15, [r3]
 8002d4e:	eef0 7ae7 	vabs.f32	s15, s15
 8002d52:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002d56:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d5e:	d503      	bpl.n	8002d68 <main+0xd70>
				speed[FRONT_INDEX] = 0;
 8002d60:	4b27      	ldr	r3, [pc, #156]	; (8002e00 <main+0xe08>)
 8002d62:	f04f 0200 	mov.w	r2, #0
 8002d66:	601a      	str	r2, [r3, #0]
			if (fabs(speed[BACK_INDEX]) < 4)
 8002d68:	4b25      	ldr	r3, [pc, #148]	; (8002e00 <main+0xe08>)
 8002d6a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d6e:	eef0 7ae7 	vabs.f32	s15, s15
 8002d72:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002d76:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002d7e:	d503      	bpl.n	8002d88 <main+0xd90>
				speed[BACK_INDEX] = 0;
 8002d80:	4b1f      	ldr	r3, [pc, #124]	; (8002e00 <main+0xe08>)
 8002d82:	f04f 0200 	mov.w	r2, #0
 8002d86:	605a      	str	r2, [r3, #4]

			runMotor(&rearMotor, speed[FRONT_INDEX]);
 8002d88:	4b1d      	ldr	r3, [pc, #116]	; (8002e00 <main+0xe08>)
 8002d8a:	edd3 7a00 	vldr	s15, [r3]
 8002d8e:	eeb0 0a67 	vmov.f32	s0, s15
 8002d92:	4827      	ldr	r0, [pc, #156]	; (8002e30 <main+0xe38>)
 8002d94:	f7fe fd28 	bl	80017e8 <runMotor>
			runMotor(&backMotor, speed[BACK_INDEX]);
 8002d98:	4b19      	ldr	r3, [pc, #100]	; (8002e00 <main+0xe08>)
 8002d9a:	edd3 7a01 	vldr	s15, [r3, #4]
 8002d9e:	eeb0 0a67 	vmov.f32	s0, s15
 8002da2:	4824      	ldr	r0, [pc, #144]	; (8002e34 <main+0xe3c>)
 8002da4:	f7fe fd20 	bl	80017e8 <runMotor>

			if (speed[FRONT_INDEX] == 0 && speed[BACK_INDEX] == 0)
 8002da8:	4b15      	ldr	r3, [pc, #84]	; (8002e00 <main+0xe08>)
 8002daa:	edd3 7a00 	vldr	s15, [r3]
 8002dae:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002db2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002db6:	d10b      	bne.n	8002dd0 <main+0xdd8>
 8002db8:	4b11      	ldr	r3, [pc, #68]	; (8002e00 <main+0xe08>)
 8002dba:	edd3 7a01 	vldr	s15, [r3, #4]
 8002dbe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8002dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002dc6:	d103      	bne.n	8002dd0 <main+0xdd8>
				emBrakeMotor(0);
 8002dc8:	2000      	movs	r0, #0
 8002dca:	f7fe fc2d 	bl	8001628 <emBrakeMotor>
 8002dce:	e002      	b.n	8002dd6 <main+0xdde>
			else
				emBrakeMotor(1);
 8002dd0:	2001      	movs	r0, #1
 8002dd2:	f7fe fc29 	bl	8001628 <emBrakeMotor>

			prev_time = HAL_GetTick();
 8002dd6:	f001 fdbf 	bl	8004958 <HAL_GetTick>
 8002dda:	6178      	str	r0, [r7, #20]
		if (HAL_GetTick() - prev_time >= 1)
 8002ddc:	f7ff ba23 	b.w	8002226 <main+0x22e>
 8002de0:	54442d18 	.word	0x54442d18
 8002de4:	400921fb 	.word	0x400921fb
 8002de8:	916872b0 	.word	0x916872b0
 8002dec:	3faf7ced 	.word	0x3faf7ced
 8002df0:	20000118 	.word	0x20000118
 8002df4:	200005c8 	.word	0x200005c8
 8002df8:	200002d4 	.word	0x200002d4
 8002dfc:	20000574 	.word	0x20000574
 8002e00:	200002a8 	.word	0x200002a8
 8002e04:	200002ec 	.word	0x200002ec
 8002e08:	200002b0 	.word	0x200002b0
 8002e0c:	447a0000 	.word	0x447a0000
 8002e10:	3eb2b021 	.word	0x3eb2b021
 8002e14:	200002b4 	.word	0x200002b4
 8002e18:	40668000 	.word	0x40668000
 8002e1c:	20000414 	.word	0x20000414
 8002e20:	200002e8 	.word	0x200002e8
 8002e24:	00000000 	.word	0x00000000
 8002e28:	20000168 	.word	0x20000168
 8002e2c:	2000010c 	.word	0x2000010c
 8002e30:	20000000 	.word	0x20000000
 8002e34:	20000034 	.word	0x20000034

08002e38 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b094      	sub	sp, #80	; 0x50
 8002e3c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct =
 8002e3e:	f107 0320 	add.w	r3, r7, #32
 8002e42:	2230      	movs	r2, #48	; 0x30
 8002e44:	2100      	movs	r1, #0
 8002e46:	4618      	mov	r0, r3
 8002e48:	f009 fd3a 	bl	800c8c0 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8002e4c:	f107 030c 	add.w	r3, r7, #12
 8002e50:	2200      	movs	r2, #0
 8002e52:	601a      	str	r2, [r3, #0]
 8002e54:	605a      	str	r2, [r3, #4]
 8002e56:	609a      	str	r2, [r3, #8]
 8002e58:	60da      	str	r2, [r3, #12]
 8002e5a:	611a      	str	r2, [r3, #16]
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8002e5c:	2300      	movs	r3, #0
 8002e5e:	60bb      	str	r3, [r7, #8]
 8002e60:	4b2b      	ldr	r3, [pc, #172]	; (8002f10 <SystemClock_Config+0xd8>)
 8002e62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e64:	4a2a      	ldr	r2, [pc, #168]	; (8002f10 <SystemClock_Config+0xd8>)
 8002e66:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e6a:	6413      	str	r3, [r2, #64]	; 0x40
 8002e6c:	4b28      	ldr	r3, [pc, #160]	; (8002f10 <SystemClock_Config+0xd8>)
 8002e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e70:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e74:	60bb      	str	r3, [r7, #8]
 8002e76:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e78:	2300      	movs	r3, #0
 8002e7a:	607b      	str	r3, [r7, #4]
 8002e7c:	4b25      	ldr	r3, [pc, #148]	; (8002f14 <SystemClock_Config+0xdc>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	4a24      	ldr	r2, [pc, #144]	; (8002f14 <SystemClock_Config+0xdc>)
 8002e82:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002e86:	6013      	str	r3, [r2, #0]
 8002e88:	4b22      	ldr	r3, [pc, #136]	; (8002f14 <SystemClock_Config+0xdc>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002e90:	607b      	str	r3, [r7, #4]
 8002e92:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002e94:	2301      	movs	r3, #1
 8002e96:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002e98:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002e9c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ea2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 8;
 8002ea8:	2308      	movs	r3, #8
 8002eaa:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8002eac:	23b4      	movs	r3, #180	; 0xb4
 8002eae:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002eb0:	2302      	movs	r3, #2
 8002eb2:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002eb4:	2304      	movs	r3, #4
 8002eb6:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002eb8:	f107 0320 	add.w	r3, r7, #32
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	f005 f92d 	bl	800811c <HAL_RCC_OscConfig>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d001      	beq.n	8002ecc <SystemClock_Config+0x94>
	{
		Error_Handler();
 8002ec8:	f000 fbe6 	bl	8003698 <Error_Handler>
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8002ecc:	f005 f8d6 	bl	800807c <HAL_PWREx_EnableOverDrive>
 8002ed0:	4603      	mov	r3, r0
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d001      	beq.n	8002eda <SystemClock_Config+0xa2>
	{
		Error_Handler();
 8002ed6:	f000 fbdf 	bl	8003698 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002eda:	230f      	movs	r3, #15
 8002edc:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002ede:	2302      	movs	r3, #2
 8002ee0:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002ee2:	2300      	movs	r3, #0
 8002ee4:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002ee6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8002eea:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002eec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ef0:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002ef2:	f107 030c 	add.w	r3, r7, #12
 8002ef6:	2105      	movs	r1, #5
 8002ef8:	4618      	mov	r0, r3
 8002efa:	f005 fc2f 	bl	800875c <HAL_RCC_ClockConfig>
 8002efe:	4603      	mov	r3, r0
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d001      	beq.n	8002f08 <SystemClock_Config+0xd0>
	{
		Error_Handler();
 8002f04:	f000 fbc8 	bl	8003698 <Error_Handler>
	}
}
 8002f08:	bf00      	nop
 8002f0a:	3750      	adds	r7, #80	; 0x50
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}
 8002f10:	40023800 	.word	0x40023800
 8002f14:	40007000 	.word	0x40007000

08002f18 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b082      	sub	sp, #8
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	80fb      	strh	r3, [r7, #6]
	switch (GPIO_Pin)
 8002f22:	88fb      	ldrh	r3, [r7, #6]
 8002f24:	2b80      	cmp	r3, #128	; 0x80
 8002f26:	d11c      	bne.n	8002f62 <HAL_GPIO_EXTI_Callback+0x4a>
	{
	case AD_BUSY_Pin:
	{
		if (HAL_GetTick() - prev_adc_time > 1)
 8002f28:	f001 fd16 	bl	8004958 <HAL_GetTick>
 8002f2c:	4602      	mov	r2, r0
 8002f2e:	4b10      	ldr	r3, [pc, #64]	; (8002f70 <HAL_GPIO_EXTI_Callback+0x58>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	1ad3      	subs	r3, r2, r3
 8002f34:	2b01      	cmp	r3, #1
 8002f36:	d916      	bls.n	8002f66 <HAL_GPIO_EXTI_Callback+0x4e>
		{
			ADC_Read(&adc_rawData[0]);
 8002f38:	480e      	ldr	r0, [pc, #56]	; (8002f74 <HAL_GPIO_EXTI_Callback+0x5c>)
 8002f3a:	f7fe fb37 	bl	80015ac <ADC_Read>
			tempJoyRawDataX = adc_rawData[0];
 8002f3e:	4b0d      	ldr	r3, [pc, #52]	; (8002f74 <HAL_GPIO_EXTI_Callback+0x5c>)
 8002f40:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002f44:	461a      	mov	r2, r3
 8002f46:	4b0c      	ldr	r3, [pc, #48]	; (8002f78 <HAL_GPIO_EXTI_Callback+0x60>)
 8002f48:	601a      	str	r2, [r3, #0]
			tempJoyRawDataY = adc_rawData[1];
 8002f4a:	4b0a      	ldr	r3, [pc, #40]	; (8002f74 <HAL_GPIO_EXTI_Callback+0x5c>)
 8002f4c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002f50:	461a      	mov	r2, r3
 8002f52:	4b0a      	ldr	r3, [pc, #40]	; (8002f7c <HAL_GPIO_EXTI_Callback+0x64>)
 8002f54:	601a      	str	r2, [r3, #0]
			prev_adc_time = HAL_GetTick();
 8002f56:	f001 fcff 	bl	8004958 <HAL_GetTick>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	4a04      	ldr	r2, [pc, #16]	; (8002f70 <HAL_GPIO_EXTI_Callback+0x58>)
 8002f5e:	6013      	str	r3, [r2, #0]
		}
	}
		break;
 8002f60:	e001      	b.n	8002f66 <HAL_GPIO_EXTI_Callback+0x4e>
	default:
		break;
 8002f62:	bf00      	nop
 8002f64:	e000      	b.n	8002f68 <HAL_GPIO_EXTI_Callback+0x50>
		break;
 8002f66:	bf00      	nop
	}
}
 8002f68:	bf00      	nop
 8002f6a:	3708      	adds	r7, #8
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	20000294 	.word	0x20000294
 8002f74:	20000564 	.word	0x20000564
 8002f78:	200005c4 	.word	0x200005c4
 8002f7c:	200004c0 	.word	0x200004c0

08002f80 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	6078      	str	r0, [r7, #4]
	//Hub Encoder callback
	if (huart->Instance == USART3)
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a47      	ldr	r2, [pc, #284]	; (80030ac <HAL_UART_RxCpltCallback+0x12c>)
 8002f8e:	4293      	cmp	r3, r2
 8002f90:	f040 8085 	bne.w	800309e <HAL_UART_RxCpltCallback+0x11e>
	{
		//Checksum, make sure that response is correct
		uint16_t sum = (uint16_t) receive_buf[0] + (uint16_t) receive_buf[1]
 8002f94:	4b46      	ldr	r3, [pc, #280]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	b29a      	uxth	r2, r3
 8002f9a:	4b45      	ldr	r3, [pc, #276]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002f9c:	785b      	ldrb	r3, [r3, #1]
 8002f9e:	b29b      	uxth	r3, r3
 8002fa0:	4413      	add	r3, r2
 8002fa2:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[2] + (uint16_t) receive_buf[3]
 8002fa4:	4b42      	ldr	r3, [pc, #264]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002fa6:	789b      	ldrb	r3, [r3, #2]
 8002fa8:	b29b      	uxth	r3, r3
 8002faa:	4413      	add	r3, r2
 8002fac:	b29a      	uxth	r2, r3
 8002fae:	4b40      	ldr	r3, [pc, #256]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002fb0:	78db      	ldrb	r3, [r3, #3]
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	4413      	add	r3, r2
 8002fb6:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[4] + (uint16_t) receive_buf[5]
 8002fb8:	4b3d      	ldr	r3, [pc, #244]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002fba:	791b      	ldrb	r3, [r3, #4]
 8002fbc:	b29b      	uxth	r3, r3
 8002fbe:	4413      	add	r3, r2
 8002fc0:	b29a      	uxth	r2, r3
 8002fc2:	4b3b      	ldr	r3, [pc, #236]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002fc4:	795b      	ldrb	r3, [r3, #5]
 8002fc6:	b29b      	uxth	r3, r3
 8002fc8:	4413      	add	r3, r2
 8002fca:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[6] + (uint16_t) receive_buf[7]
 8002fcc:	4b38      	ldr	r3, [pc, #224]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002fce:	799b      	ldrb	r3, [r3, #6]
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	4413      	add	r3, r2
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	4b36      	ldr	r3, [pc, #216]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002fd8:	79db      	ldrb	r3, [r3, #7]
 8002fda:	b29b      	uxth	r3, r3
 8002fdc:	4413      	add	r3, r2
 8002fde:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[8] + (uint16_t) receive_buf[9]
 8002fe0:	4b33      	ldr	r3, [pc, #204]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002fe2:	7a1b      	ldrb	r3, [r3, #8]
 8002fe4:	b29b      	uxth	r3, r3
 8002fe6:	4413      	add	r3, r2
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	4b31      	ldr	r3, [pc, #196]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002fec:	7a5b      	ldrb	r3, [r3, #9]
 8002fee:	b29b      	uxth	r3, r3
 8002ff0:	4413      	add	r3, r2
 8002ff2:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[10] + (uint16_t) receive_buf[11]
 8002ff4:	4b2e      	ldr	r3, [pc, #184]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8002ff6:	7a9b      	ldrb	r3, [r3, #10]
 8002ff8:	b29b      	uxth	r3, r3
 8002ffa:	4413      	add	r3, r2
 8002ffc:	b29a      	uxth	r2, r3
 8002ffe:	4b2c      	ldr	r3, [pc, #176]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003000:	7adb      	ldrb	r3, [r3, #11]
 8003002:	b29b      	uxth	r3, r3
 8003004:	4413      	add	r3, r2
 8003006:	b29a      	uxth	r2, r3
				+ (uint16_t) receive_buf[12] + (uint16_t) receive_buf[13];
 8003008:	4b29      	ldr	r3, [pc, #164]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 800300a:	7b1b      	ldrb	r3, [r3, #12]
 800300c:	b29b      	uxth	r3, r3
 800300e:	4413      	add	r3, r2
 8003010:	b29a      	uxth	r2, r3
 8003012:	4b27      	ldr	r3, [pc, #156]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003014:	7b5b      	ldrb	r3, [r3, #13]
 8003016:	b29b      	uxth	r3, r3
		uint16_t sum = (uint16_t) receive_buf[0] + (uint16_t) receive_buf[1]
 8003018:	4413      	add	r3, r2
 800301a:	81fb      	strh	r3, [r7, #14]
		if ((uint8_t) sum == receive_buf[14])
 800301c:	89fb      	ldrh	r3, [r7, #14]
 800301e:	b2da      	uxtb	r2, r3
 8003020:	4b23      	ldr	r3, [pc, #140]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003022:	7b9b      	ldrb	r3, [r3, #14]
 8003024:	429a      	cmp	r2, r3
 8003026:	d13a      	bne.n	800309e <HAL_UART_RxCpltCallback+0x11e>
		{
			//Encoder Feedback
			if (receive_buf[0] == 0xAA && receive_buf[1] == 0xA4
 8003028:	4b21      	ldr	r3, [pc, #132]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 800302a:	781b      	ldrb	r3, [r3, #0]
 800302c:	2baa      	cmp	r3, #170	; 0xaa
 800302e:	d136      	bne.n	800309e <HAL_UART_RxCpltCallback+0x11e>
 8003030:	4b1f      	ldr	r3, [pc, #124]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003032:	785b      	ldrb	r3, [r3, #1]
 8003034:	2ba4      	cmp	r3, #164	; 0xa4
 8003036:	d132      	bne.n	800309e <HAL_UART_RxCpltCallback+0x11e>
					&& receive_buf[3] == 0x00)
 8003038:	4b1d      	ldr	r3, [pc, #116]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 800303a:	78db      	ldrb	r3, [r3, #3]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d12e      	bne.n	800309e <HAL_UART_RxCpltCallback+0x11e>
			{
				hub_encoder_feedback.encoder_1 = (receive_buf[9] << 24)
 8003040:	4b1b      	ldr	r3, [pc, #108]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003042:	7a5b      	ldrb	r3, [r3, #9]
 8003044:	061a      	lsls	r2, r3, #24
						+ (receive_buf[8] << 16) + (receive_buf[7] << 8)
 8003046:	4b1a      	ldr	r3, [pc, #104]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003048:	7a1b      	ldrb	r3, [r3, #8]
 800304a:	041b      	lsls	r3, r3, #16
 800304c:	441a      	add	r2, r3
 800304e:	4b18      	ldr	r3, [pc, #96]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003050:	79db      	ldrb	r3, [r3, #7]
 8003052:	021b      	lsls	r3, r3, #8
 8003054:	4413      	add	r3, r2
						+ (receive_buf[6]);
 8003056:	4a16      	ldr	r2, [pc, #88]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003058:	7992      	ldrb	r2, [r2, #6]
 800305a:	4413      	add	r3, r2
				hub_encoder_feedback.encoder_1 = (receive_buf[9] << 24)
 800305c:	4a15      	ldr	r2, [pc, #84]	; (80030b4 <HAL_UART_RxCpltCallback+0x134>)
 800305e:	6013      	str	r3, [r2, #0]
				hub_encoder_feedback.encoder_2 = (receive_buf[13] << 24)
 8003060:	4b13      	ldr	r3, [pc, #76]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003062:	7b5b      	ldrb	r3, [r3, #13]
 8003064:	061a      	lsls	r2, r3, #24
						+ (receive_buf[12] << 16) + (receive_buf[11] << 8)
 8003066:	4b12      	ldr	r3, [pc, #72]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003068:	7b1b      	ldrb	r3, [r3, #12]
 800306a:	041b      	lsls	r3, r3, #16
 800306c:	441a      	add	r2, r3
 800306e:	4b10      	ldr	r3, [pc, #64]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003070:	7adb      	ldrb	r3, [r3, #11]
 8003072:	021b      	lsls	r3, r3, #8
 8003074:	4413      	add	r3, r2
						+ (receive_buf[10]);
 8003076:	4a0e      	ldr	r2, [pc, #56]	; (80030b0 <HAL_UART_RxCpltCallback+0x130>)
 8003078:	7a92      	ldrb	r2, [r2, #10]
 800307a:	4413      	add	r3, r2
				hub_encoder_feedback.encoder_2 = (receive_buf[13] << 24)
 800307c:	4a0d      	ldr	r2, [pc, #52]	; (80030b4 <HAL_UART_RxCpltCallback+0x134>)
 800307e:	6053      	str	r3, [r2, #4]
				if (first_encoder_callback)
 8003080:	4b0d      	ldr	r3, [pc, #52]	; (80030b8 <HAL_UART_RxCpltCallback+0x138>)
 8003082:	781b      	ldrb	r3, [r3, #0]
 8003084:	2b00      	cmp	r3, #0
 8003086:	d00a      	beq.n	800309e <HAL_UART_RxCpltCallback+0x11e>
				{
					prev_hub_encoder_feedback.encoder_1 =
							hub_encoder_feedback.encoder_1;
 8003088:	4b0a      	ldr	r3, [pc, #40]	; (80030b4 <HAL_UART_RxCpltCallback+0x134>)
 800308a:	681b      	ldr	r3, [r3, #0]
					prev_hub_encoder_feedback.encoder_1 =
 800308c:	4a0b      	ldr	r2, [pc, #44]	; (80030bc <HAL_UART_RxCpltCallback+0x13c>)
 800308e:	6013      	str	r3, [r2, #0]
					prev_hub_encoder_feedback.encoder_2 =
							hub_encoder_feedback.encoder_2;
 8003090:	4b08      	ldr	r3, [pc, #32]	; (80030b4 <HAL_UART_RxCpltCallback+0x134>)
 8003092:	685b      	ldr	r3, [r3, #4]
					prev_hub_encoder_feedback.encoder_2 =
 8003094:	4a09      	ldr	r2, [pc, #36]	; (80030bc <HAL_UART_RxCpltCallback+0x13c>)
 8003096:	6053      	str	r3, [r2, #4]
					first_encoder_callback = false;
 8003098:	4b07      	ldr	r3, [pc, #28]	; (80030b8 <HAL_UART_RxCpltCallback+0x138>)
 800309a:	2200      	movs	r2, #0
 800309c:	701a      	strb	r2, [r3, #0]
				}
			}
		}
	}

}
 800309e:	bf00      	nop
 80030a0:	3714      	adds	r7, #20
 80030a2:	46bd      	mov	sp, r7
 80030a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a8:	4770      	bx	lr
 80030aa:	bf00      	nop
 80030ac:	40004800 	.word	0x40004800
 80030b0:	200005b4 	.word	0x200005b4
 80030b4:	200004c4 	.word	0x200004c4
 80030b8:	20000134 	.word	0x20000134
 80030bc:	200005ac 	.word	0x200005ac

080030c0 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
	//Left Encoder Callback
	static CAN_RxHeaderTypeDef canRxHeader;
	uint8_t incoming[8];
	if (hcan == &hcan1)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	4a7b      	ldr	r2, [pc, #492]	; (80032b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f8>)
 80030cc:	4293      	cmp	r3, r2
 80030ce:	f040 80e6 	bne.w	800329e <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
	{
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, incoming);
 80030d2:	f107 0308 	add.w	r3, r7, #8
 80030d6:	4a79      	ldr	r2, [pc, #484]	; (80032bc <HAL_CAN_RxFifo0MsgPendingCallback+0x1fc>)
 80030d8:	2100      	movs	r1, #0
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f002 f93e 	bl	800535c <HAL_CAN_GetRxMessage>
		if (incoming[1] == ENC_ADDR_LEFT)
 80030e0:	7a7b      	ldrb	r3, [r7, #9]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d144      	bne.n	8003170 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
		{
			ENCODER_Sort_Incoming(incoming, &encoderBack);
 80030e6:	f107 0308 	add.w	r3, r7, #8
 80030ea:	4975      	ldr	r1, [pc, #468]	; (80032c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80030ec:	4618      	mov	r0, r3
 80030ee:	f7fe fd1b 	bl	8001b28 <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderBack);
 80030f2:	4873      	ldr	r0, [pc, #460]	; (80032c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80030f4:	f7fe fd91 	bl	8001c1a <ENCODER_Get_Angle>
			//Process the angle and GR
			//4096 is encoder single turn value
			//Need to check the encoder value in the correct direction
			encoderBack.encoder_pos = (uint32_t) (4096 * BACK_GEAR_RATIO)
					- encoderBack.encoder_pos
 80030f8:	4b71      	ldr	r3, [pc, #452]	; (80032c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 80030fa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
							% (uint32_t) (4096 * BACK_GEAR_RATIO);
 80030fc:	f3c3 030c 	ubfx	r3, r3, #0, #13
					- encoderBack.encoder_pos
 8003100:	f5c3 5300 	rsb	r3, r3, #8192	; 0x2000
			encoderBack.encoder_pos = (uint32_t) (4096 * BACK_GEAR_RATIO)
 8003104:	4a6e      	ldr	r2, [pc, #440]	; (80032c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8003106:	6453      	str	r3, [r2, #68]	; 0x44
			encoderBack.angleDeg = (float) encoderBack.encoder_pos
 8003108:	4b6d      	ldr	r3, [pc, #436]	; (80032c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800310a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800310c:	ee07 3a90 	vmov	s15, r3
 8003110:	eeb8 7a67 	vcvt.f32.u32	s14, s15
					/ (4096 * BACK_GEAR_RATIO) * 360 + 36.587;
 8003114:	eddf 6a6b 	vldr	s13, [pc, #428]	; 80032c4 <HAL_CAN_RxFifo0MsgPendingCallback+0x204>
 8003118:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800311c:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 80032c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 8003120:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003124:	ee17 0a90 	vmov	r0, s15
 8003128:	f7fd f9c6 	bl	80004b8 <__aeabi_f2d>
 800312c:	a35e      	add	r3, pc, #376	; (adr r3, 80032a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 800312e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003132:	f7fd f863 	bl	80001fc <__adddf3>
 8003136:	4602      	mov	r2, r0
 8003138:	460b      	mov	r3, r1
 800313a:	4610      	mov	r0, r2
 800313c:	4619      	mov	r1, r3
 800313e:	f7fd fd0b 	bl	8000b58 <__aeabi_d2f>
 8003142:	4603      	mov	r3, r0
			encoderBack.angleDeg = (float) encoderBack.encoder_pos
 8003144:	4a5e      	ldr	r2, [pc, #376]	; (80032c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 8003146:	6413      	str	r3, [r2, #64]	; 0x40
			if (encoderBack.angleDeg > 360)
 8003148:	4b5d      	ldr	r3, [pc, #372]	; (80032c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800314a:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800314e:	ed9f 7a5e 	vldr	s14, [pc, #376]	; 80032c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 8003152:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800315a:	dd09      	ble.n	8003170 <HAL_CAN_RxFifo0MsgPendingCallback+0xb0>
				encoderBack.angleDeg -= 360;
 800315c:	4b58      	ldr	r3, [pc, #352]	; (80032c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800315e:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003162:	ed9f 7a59 	vldr	s14, [pc, #356]	; 80032c8 <HAL_CAN_RxFifo0MsgPendingCallback+0x208>
 8003166:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800316a:	4b55      	ldr	r3, [pc, #340]	; (80032c0 <HAL_CAN_RxFifo0MsgPendingCallback+0x200>)
 800316c:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
		}
		if (incoming[1] == ENC_ADDR_RIGHT)
 8003170:	7a7b      	ldrb	r3, [r7, #9]
 8003172:	2b02      	cmp	r3, #2
 8003174:	f040 8093 	bne.w	800329e <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
		{
			ENCODER_Sort_Incoming(incoming, &encoderFront);
 8003178:	f107 0308 	add.w	r3, r7, #8
 800317c:	4953      	ldr	r1, [pc, #332]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800317e:	4618      	mov	r0, r3
 8003180:	f7fe fcd2 	bl	8001b28 <ENCODER_Sort_Incoming>
			ENCODER_Get_Angle(&encoderFront);
 8003184:	4851      	ldr	r0, [pc, #324]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8003186:	f7fe fd48 	bl	8001c1a <ENCODER_Get_Angle>
			if (4096 * 24 - encoderFront.encoder_pos < 30000)
 800318a:	4b50      	ldr	r3, [pc, #320]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800318c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800318e:	f5c3 33c0 	rsb	r3, r3, #98304	; 0x18000
 8003192:	f247 522f 	movw	r2, #29999	; 0x752f
 8003196:	4293      	cmp	r3, r2
 8003198:	d839      	bhi.n	800320e <HAL_CAN_RxFifo0MsgPendingCallback+0x14e>
			{
				encoderFront.encoder_pos =
						(4096 * 24 - encoderFront.encoder_pos)
 800319a:	4b4c      	ldr	r3, [pc, #304]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800319c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800319e:	f5c3 32c0 	rsb	r2, r3, #98304	; 0x18000
								% (uint32_t) (4096 * FRONT_GEAR_RATIO);
 80031a2:	4b4b      	ldr	r3, [pc, #300]	; (80032d0 <HAL_CAN_RxFifo0MsgPendingCallback+0x210>)
 80031a4:	fba3 1302 	umull	r1, r3, r3, r2
 80031a8:	0b5b      	lsrs	r3, r3, #13
 80031aa:	f242 3133 	movw	r1, #9011	; 0x2333
 80031ae:	fb01 f303 	mul.w	r3, r1, r3
 80031b2:	1ad3      	subs	r3, r2, r3
				encoderFront.encoder_pos =
 80031b4:	4a45      	ldr	r2, [pc, #276]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80031b6:	6453      	str	r3, [r2, #68]	; 0x44
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 80031b8:	4b44      	ldr	r3, [pc, #272]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 80031ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031bc:	ee07 3a90 	vmov	s15, r3
 80031c0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80031c4:	ee17 0a90 	vmov	r0, s15
 80031c8:	f7fd f976 	bl	80004b8 <__aeabi_f2d>
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587;
 80031cc:	a338      	add	r3, pc, #224	; (adr r3, 80032b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 80031ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031d2:	f7fd faf3 	bl	80007bc <__aeabi_ddiv>
 80031d6:	4602      	mov	r2, r0
 80031d8:	460b      	mov	r3, r1
 80031da:	4610      	mov	r0, r2
 80031dc:	4619      	mov	r1, r3
 80031de:	f04f 0200 	mov.w	r2, #0
 80031e2:	4b3c      	ldr	r3, [pc, #240]	; (80032d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 80031e4:	f7fd f9c0 	bl	8000568 <__aeabi_dmul>
 80031e8:	4602      	mov	r2, r0
 80031ea:	460b      	mov	r3, r1
 80031ec:	4610      	mov	r0, r2
 80031ee:	4619      	mov	r1, r3
 80031f0:	a32d      	add	r3, pc, #180	; (adr r3, 80032a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 80031f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80031f6:	f7fd f801 	bl	80001fc <__adddf3>
 80031fa:	4602      	mov	r2, r0
 80031fc:	460b      	mov	r3, r1
 80031fe:	4610      	mov	r0, r2
 8003200:	4619      	mov	r1, r3
 8003202:	f7fd fca9 	bl	8000b58 <__aeabi_d2f>
 8003206:	4603      	mov	r3, r0
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8003208:	4a30      	ldr	r2, [pc, #192]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800320a:	6413      	str	r3, [r2, #64]	; 0x40
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587 - 360;
			}
		}
	}
}
 800320c:	e047      	b.n	800329e <HAL_CAN_RxFifo0MsgPendingCallback+0x1de>
						- encoderFront.encoder_pos;
 800320e:	4b2f      	ldr	r3, [pc, #188]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8003210:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003212:	4618      	mov	r0, r3
 8003214:	f7fd f92e 	bl	8000474 <__aeabi_ui2d>
 8003218:	4602      	mov	r2, r0
 800321a:	460b      	mov	r3, r1
 800321c:	a124      	add	r1, pc, #144	; (adr r1, 80032b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 800321e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8003222:	f7fc ffe9 	bl	80001f8 <__aeabi_dsub>
 8003226:	4602      	mov	r2, r0
 8003228:	460b      	mov	r3, r1
				encoderFront.encoder_pos = (4096 * FRONT_GEAR_RATIO)
 800322a:	4610      	mov	r0, r2
 800322c:	4619      	mov	r1, r3
 800322e:	f7fd fc73 	bl	8000b18 <__aeabi_d2uiz>
 8003232:	4603      	mov	r3, r0
 8003234:	4a25      	ldr	r2, [pc, #148]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 8003236:	6453      	str	r3, [r2, #68]	; 0x44
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 8003238:	4b24      	ldr	r3, [pc, #144]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800323a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800323c:	ee07 3a90 	vmov	s15, r3
 8003240:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003244:	ee17 0a90 	vmov	r0, s15
 8003248:	f7fd f936 	bl	80004b8 <__aeabi_f2d>
						/ (4096 * FRONT_GEAR_RATIO) * 360 + 36.587 - 360;
 800324c:	a318      	add	r3, pc, #96	; (adr r3, 80032b0 <HAL_CAN_RxFifo0MsgPendingCallback+0x1f0>)
 800324e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003252:	f7fd fab3 	bl	80007bc <__aeabi_ddiv>
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	4610      	mov	r0, r2
 800325c:	4619      	mov	r1, r3
 800325e:	f04f 0200 	mov.w	r2, #0
 8003262:	4b1c      	ldr	r3, [pc, #112]	; (80032d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8003264:	f7fd f980 	bl	8000568 <__aeabi_dmul>
 8003268:	4602      	mov	r2, r0
 800326a:	460b      	mov	r3, r1
 800326c:	4610      	mov	r0, r2
 800326e:	4619      	mov	r1, r3
 8003270:	a30d      	add	r3, pc, #52	; (adr r3, 80032a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e8>)
 8003272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003276:	f7fc ffc1 	bl	80001fc <__adddf3>
 800327a:	4602      	mov	r2, r0
 800327c:	460b      	mov	r3, r1
 800327e:	4610      	mov	r0, r2
 8003280:	4619      	mov	r1, r3
 8003282:	f04f 0200 	mov.w	r2, #0
 8003286:	4b13      	ldr	r3, [pc, #76]	; (80032d4 <HAL_CAN_RxFifo0MsgPendingCallback+0x214>)
 8003288:	f7fc ffb6 	bl	80001f8 <__aeabi_dsub>
 800328c:	4602      	mov	r2, r0
 800328e:	460b      	mov	r3, r1
 8003290:	4610      	mov	r0, r2
 8003292:	4619      	mov	r1, r3
 8003294:	f7fd fc60 	bl	8000b58 <__aeabi_d2f>
 8003298:	4603      	mov	r3, r0
				encoderFront.angleDeg = (float) encoderFront.encoder_pos
 800329a:	4a0c      	ldr	r2, [pc, #48]	; (80032cc <HAL_CAN_RxFifo0MsgPendingCallback+0x20c>)
 800329c:	6413      	str	r3, [r2, #64]	; 0x40
}
 800329e:	bf00      	nop
 80032a0:	3710      	adds	r7, #16
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	d0e56042 	.word	0xd0e56042
 80032ac:	40424b22 	.word	0x40424b22
 80032b0:	9999999a 	.word	0x9999999a
 80032b4:	40c19999 	.word	0x40c19999
 80032b8:	20000370 	.word	0x20000370
 80032bc:	200002f0 	.word	0x200002f0
 80032c0:	20000414 	.word	0x20000414
 80032c4:	46000000 	.word	0x46000000
 80032c8:	43b40000 	.word	0x43b40000
 80032cc:	200003c0 	.word	0x200003c0
 80032d0:	e8bb8111 	.word	0xe8bb8111
 80032d4:	40768000 	.word	0x40768000

080032d8 <climbingForward>:
	MOTOR_TIM.Instance->LEFT_MOTOR_CHANNEL = (int) baseWheelSpeed.cur_l + 1500;
}

//Move forward during climbing process
bool climbingForward(float dist)
{
 80032d8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80032dc:	b086      	sub	sp, #24
 80032de:	af00      	add	r7, sp, #0
 80032e0:	ed87 0a01 	vstr	s0, [r7, #4]
	static int prev_tick = 0;
	static int32_t prev_enc;
	static bool first_loop = true;
	static float dist_remaining;

	float rps = (dist >= 0) ? 1.0 : -1.0; //rad/s
 80032e4:	edd7 7a01 	vldr	s15, [r7, #4]
 80032e8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80032ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80032f0:	db02      	blt.n	80032f8 <climbingForward+0x20>
 80032f2:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80032f6:	e000      	b.n	80032fa <climbingForward+0x22>
 80032f8:	4b65      	ldr	r3, [pc, #404]	; (8003490 <climbingForward+0x1b8>)
 80032fa:	617b      	str	r3, [r7, #20]

	if (first_loop)
 80032fc:	4b65      	ldr	r3, [pc, #404]	; (8003494 <climbingForward+0x1bc>)
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d00f      	beq.n	8003324 <climbingForward+0x4c>
	{
		prev_enc = hub_encoder_feedback.encoder_2;
 8003304:	4b64      	ldr	r3, [pc, #400]	; (8003498 <climbingForward+0x1c0>)
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	4a64      	ldr	r2, [pc, #400]	; (800349c <climbingForward+0x1c4>)
 800330a:	6013      	str	r3, [r2, #0]
		prev_tick = HAL_GetTick();
 800330c:	f001 fb24 	bl	8004958 <HAL_GetTick>
 8003310:	4603      	mov	r3, r0
 8003312:	461a      	mov	r2, r3
 8003314:	4b62      	ldr	r3, [pc, #392]	; (80034a0 <climbingForward+0x1c8>)
 8003316:	601a      	str	r2, [r3, #0]
		first_loop = false;
 8003318:	4b5e      	ldr	r3, [pc, #376]	; (8003494 <climbingForward+0x1bc>)
 800331a:	2200      	movs	r2, #0
 800331c:	701a      	strb	r2, [r3, #0]
		dist_remaining = dist;
 800331e:	4a61      	ldr	r2, [pc, #388]	; (80034a4 <climbingForward+0x1cc>)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6013      	str	r3, [r2, #0]
	}
	if (dist / dist_remaining >= 0 && first_loop == false)
 8003324:	4b5f      	ldr	r3, [pc, #380]	; (80034a4 <climbingForward+0x1cc>)
 8003326:	ed93 7a00 	vldr	s14, [r3]
 800332a:	edd7 6a01 	vldr	s13, [r7, #4]
 800332e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003332:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003336:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800333a:	f2c0 8090 	blt.w	800345e <climbingForward+0x186>
 800333e:	4b55      	ldr	r3, [pc, #340]	; (8003494 <climbingForward+0x1bc>)
 8003340:	781b      	ldrb	r3, [r3, #0]
 8003342:	f083 0301 	eor.w	r3, r3, #1
 8003346:	b2db      	uxtb	r3, r3
 8003348:	2b00      	cmp	r3, #0
 800334a:	f000 8088 	beq.w	800345e <climbingForward+0x186>
	{
		send_HubMotor(rps, rps);
 800334e:	edd7 0a05 	vldr	s1, [r7, #20]
 8003352:	ed97 0a05 	vldr	s0, [r7, #20]
 8003356:	f7fe f84f 	bl	80013f8 <send_HubMotor>
		if (HAL_GetTick() - prev_tick > 1)
 800335a:	f001 fafd 	bl	8004958 <HAL_GetTick>
 800335e:	4603      	mov	r3, r0
 8003360:	4a4f      	ldr	r2, [pc, #316]	; (80034a0 <climbingForward+0x1c8>)
 8003362:	6812      	ldr	r2, [r2, #0]
 8003364:	1a9b      	subs	r3, r3, r2
 8003366:	2b01      	cmp	r3, #1
 8003368:	d977      	bls.n	800345a <climbingForward+0x182>
		{
			float dt = (float) (HAL_GetTick() - prev_tick) / FREQUENCY;
 800336a:	f001 faf5 	bl	8004958 <HAL_GetTick>
 800336e:	4603      	mov	r3, r0
 8003370:	4a4b      	ldr	r2, [pc, #300]	; (80034a0 <climbingForward+0x1c8>)
 8003372:	6812      	ldr	r2, [r2, #0]
 8003374:	1a9b      	subs	r3, r3, r2
 8003376:	ee07 3a90 	vmov	s15, r3
 800337a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800337e:	eddf 6a4a 	vldr	s13, [pc, #296]	; 80034a8 <climbingForward+0x1d0>
 8003382:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003386:	edc7 7a04 	vstr	s15, [r7, #16]
			float rad_per_s = ((float) (hub_encoder_feedback.encoder_2
 800338a:	4b43      	ldr	r3, [pc, #268]	; (8003498 <climbingForward+0x1c0>)
 800338c:	685a      	ldr	r2, [r3, #4]
					- prev_enc) / dt) * 2 * M_PI / 4096;
 800338e:	4b43      	ldr	r3, [pc, #268]	; (800349c <climbingForward+0x1c4>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	1ad3      	subs	r3, r2, r3
			float rad_per_s = ((float) (hub_encoder_feedback.encoder_2
 8003394:	ee07 3a90 	vmov	s15, r3
 8003398:	eef8 6ae7 	vcvt.f32.s32	s13, s15
					- prev_enc) / dt) * 2 * M_PI / 4096;
 800339c:	ed97 7a04 	vldr	s14, [r7, #16]
 80033a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80033a4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80033a8:	ee17 0a90 	vmov	r0, s15
 80033ac:	f7fd f884 	bl	80004b8 <__aeabi_f2d>
 80033b0:	a333      	add	r3, pc, #204	; (adr r3, 8003480 <climbingForward+0x1a8>)
 80033b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033b6:	f7fd f8d7 	bl	8000568 <__aeabi_dmul>
 80033ba:	4602      	mov	r2, r0
 80033bc:	460b      	mov	r3, r1
 80033be:	4610      	mov	r0, r2
 80033c0:	4619      	mov	r1, r3
 80033c2:	f04f 0200 	mov.w	r2, #0
 80033c6:	4b39      	ldr	r3, [pc, #228]	; (80034ac <climbingForward+0x1d4>)
 80033c8:	f7fd f9f8 	bl	80007bc <__aeabi_ddiv>
 80033cc:	4602      	mov	r2, r0
 80033ce:	460b      	mov	r3, r1
			float rad_per_s = ((float) (hub_encoder_feedback.encoder_2
 80033d0:	4610      	mov	r0, r2
 80033d2:	4619      	mov	r1, r3
 80033d4:	f7fd fbc0 	bl	8000b58 <__aeabi_d2f>
 80033d8:	4603      	mov	r3, r0
 80033da:	60fb      	str	r3, [r7, #12]
			dist_remaining -= (HUB_DIAMETER * rad_per_s * dt) / 2;
 80033dc:	4b31      	ldr	r3, [pc, #196]	; (80034a4 <climbingForward+0x1cc>)
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	4618      	mov	r0, r3
 80033e2:	f7fd f869 	bl	80004b8 <__aeabi_f2d>
 80033e6:	4604      	mov	r4, r0
 80033e8:	460d      	mov	r5, r1
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f7fd f864 	bl	80004b8 <__aeabi_f2d>
 80033f0:	a325      	add	r3, pc, #148	; (adr r3, 8003488 <climbingForward+0x1b0>)
 80033f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f6:	f7fd f8b7 	bl	8000568 <__aeabi_dmul>
 80033fa:	4602      	mov	r2, r0
 80033fc:	460b      	mov	r3, r1
 80033fe:	4690      	mov	r8, r2
 8003400:	4699      	mov	r9, r3
 8003402:	6938      	ldr	r0, [r7, #16]
 8003404:	f7fd f858 	bl	80004b8 <__aeabi_f2d>
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	4640      	mov	r0, r8
 800340e:	4649      	mov	r1, r9
 8003410:	f7fd f8aa 	bl	8000568 <__aeabi_dmul>
 8003414:	4602      	mov	r2, r0
 8003416:	460b      	mov	r3, r1
 8003418:	4610      	mov	r0, r2
 800341a:	4619      	mov	r1, r3
 800341c:	f04f 0200 	mov.w	r2, #0
 8003420:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003424:	f7fd f9ca 	bl	80007bc <__aeabi_ddiv>
 8003428:	4602      	mov	r2, r0
 800342a:	460b      	mov	r3, r1
 800342c:	4620      	mov	r0, r4
 800342e:	4629      	mov	r1, r5
 8003430:	f7fc fee2 	bl	80001f8 <__aeabi_dsub>
 8003434:	4602      	mov	r2, r0
 8003436:	460b      	mov	r3, r1
 8003438:	4610      	mov	r0, r2
 800343a:	4619      	mov	r1, r3
 800343c:	f7fd fb8c 	bl	8000b58 <__aeabi_d2f>
 8003440:	4603      	mov	r3, r0
 8003442:	4a18      	ldr	r2, [pc, #96]	; (80034a4 <climbingForward+0x1cc>)
 8003444:	6013      	str	r3, [r2, #0]
			prev_tick = HAL_GetTick();
 8003446:	f001 fa87 	bl	8004958 <HAL_GetTick>
 800344a:	4603      	mov	r3, r0
 800344c:	461a      	mov	r2, r3
 800344e:	4b14      	ldr	r3, [pc, #80]	; (80034a0 <climbingForward+0x1c8>)
 8003450:	601a      	str	r2, [r3, #0]
			prev_enc = hub_encoder_feedback.encoder_2;
 8003452:	4b11      	ldr	r3, [pc, #68]	; (8003498 <climbingForward+0x1c0>)
 8003454:	685b      	ldr	r3, [r3, #4]
 8003456:	4a11      	ldr	r2, [pc, #68]	; (800349c <climbingForward+0x1c4>)
 8003458:	6013      	str	r3, [r2, #0]
		}
		return true;
 800345a:	2301      	movs	r3, #1
 800345c:	e009      	b.n	8003472 <climbingForward+0x19a>
	}
	else
	{
		first_loop = true;
 800345e:	4b0d      	ldr	r3, [pc, #52]	; (8003494 <climbingForward+0x1bc>)
 8003460:	2201      	movs	r2, #1
 8003462:	701a      	strb	r2, [r3, #0]
		send_HubMotor(0, 0);
 8003464:	eddf 0a12 	vldr	s1, [pc, #72]	; 80034b0 <climbingForward+0x1d8>
 8003468:	ed9f 0a11 	vldr	s0, [pc, #68]	; 80034b0 <climbingForward+0x1d8>
 800346c:	f7fd ffc4 	bl	80013f8 <send_HubMotor>
		return false;
 8003470:	2300      	movs	r3, #0
	}
}
 8003472:	4618      	mov	r0, r3
 8003474:	3718      	adds	r7, #24
 8003476:	46bd      	mov	sp, r7
 8003478:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800347c:	f3af 8000 	nop.w
 8003480:	54442d18 	.word	0x54442d18
 8003484:	400921fb 	.word	0x400921fb
 8003488:	916872b0 	.word	0x916872b0
 800348c:	3fbf7ced 	.word	0x3fbf7ced
 8003490:	bf800000 	.word	0xbf800000
 8003494:	2000016c 	.word	0x2000016c
 8003498:	200004c4 	.word	0x200004c4
 800349c:	2000030c 	.word	0x2000030c
 80034a0:	20000310 	.word	0x20000310
 80034a4:	20000314 	.word	0x20000314
 80034a8:	447a0000 	.word	0x447a0000
 80034ac:	40b00000 	.word	0x40b00000
	...

080034b8 <goto_pos>:
	retraction_mode = 0;
	forward_distance = BASE_LENGTH;
}

bool goto_pos(int enc, PID_t pid_t)
{
 80034b8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80034bc:	b084      	sub	sp, #16
 80034be:	af00      	add	r7, sp, #0
 80034c0:	6078      	str	r0, [r7, #4]
 80034c2:	6039      	str	r1, [r7, #0]
//	&& encoderFront.encoder_pos >= MIN_FRONT_ALLOWABLE_ENC 	&& cur_enc_pos <= MAX_FRONT_ALLOWABLE_ENC
	int cur_enc_pos;

	if (pid_t == frontClimb_pid)
 80034c4:	4b68      	ldr	r3, [pc, #416]	; (8003668 <goto_pos+0x1b0>)
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	683a      	ldr	r2, [r7, #0]
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d16a      	bne.n	80035a4 <goto_pos+0xec>
	{
		cur_enc_pos = (int) encoderFront.encoder_pos;
 80034ce:	4b67      	ldr	r3, [pc, #412]	; (800366c <goto_pos+0x1b4>)
 80034d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034d2:	60fb      	str	r3, [r7, #12]
		if (pid_need_compute(frontClimb_pid) && fabs(enc - cur_enc_pos) > 10)
 80034d4:	4b64      	ldr	r3, [pc, #400]	; (8003668 <goto_pos+0x1b0>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	4618      	mov	r0, r3
 80034da:	f7fd fd4b 	bl	8000f74 <pid_need_compute>
 80034de:	4603      	mov	r3, r0
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d059      	beq.n	8003598 <goto_pos+0xe0>
 80034e4:	687a      	ldr	r2, [r7, #4]
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	4618      	mov	r0, r3
 80034ec:	f7fc ffd2 	bl	8000494 <__aeabi_i2d>
 80034f0:	4602      	mov	r2, r0
 80034f2:	460b      	mov	r3, r1
 80034f4:	4690      	mov	r8, r2
 80034f6:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 80034fa:	f04f 0200 	mov.w	r2, #0
 80034fe:	4b5c      	ldr	r3, [pc, #368]	; (8003670 <goto_pos+0x1b8>)
 8003500:	4640      	mov	r0, r8
 8003502:	4649      	mov	r1, r9
 8003504:	f7fd fac0 	bl	8000a88 <__aeabi_dcmpgt>
 8003508:	4603      	mov	r3, r0
 800350a:	2b00      	cmp	r3, #0
 800350c:	d044      	beq.n	8003598 <goto_pos+0xe0>
		{
			// Read process feedback
			if (cur_enc_pos > MAX_FRONT_ALLOWABLE_ENC)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	f640 421c 	movw	r2, #3100	; 0xc1c
 8003514:	4293      	cmp	r3, r2
 8003516:	d90f      	bls.n	8003538 <goto_pos+0x80>
				cur_enc_pos -= 4096 * FRONT_GEAR_RATIO;
 8003518:	68f8      	ldr	r0, [r7, #12]
 800351a:	f7fc ffbb 	bl	8000494 <__aeabi_i2d>
 800351e:	a350      	add	r3, pc, #320	; (adr r3, 8003660 <goto_pos+0x1a8>)
 8003520:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003524:	f7fc fe68 	bl	80001f8 <__aeabi_dsub>
 8003528:	4602      	mov	r2, r0
 800352a:	460b      	mov	r3, r1
 800352c:	4610      	mov	r0, r2
 800352e:	4619      	mov	r1, r3
 8003530:	f7fd faca 	bl	8000ac8 <__aeabi_d2iz>
 8003534:	4603      	mov	r3, r0
 8003536:	60fb      	str	r3, [r7, #12]
			if (enc >= MAX_FRONT_ALLOWABLE_ENC)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f640 421c 	movw	r2, #3100	; 0xc1c
 800353e:	4293      	cmp	r3, r2
 8003540:	d30f      	bcc.n	8003562 <goto_pos+0xaa>
				enc -= 4096 * FRONT_GEAR_RATIO;
 8003542:	6878      	ldr	r0, [r7, #4]
 8003544:	f7fc ffa6 	bl	8000494 <__aeabi_i2d>
 8003548:	a345      	add	r3, pc, #276	; (adr r3, 8003660 <goto_pos+0x1a8>)
 800354a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800354e:	f7fc fe53 	bl	80001f8 <__aeabi_dsub>
 8003552:	4602      	mov	r2, r0
 8003554:	460b      	mov	r3, r1
 8003556:	4610      	mov	r0, r2
 8003558:	4619      	mov	r1, r3
 800355a:	f7fd fab5 	bl	8000ac8 <__aeabi_d2iz>
 800355e:	4603      	mov	r3, r0
 8003560:	607b      	str	r3, [r7, #4]
			frontClimb_setpoint = enc;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	ee07 3a90 	vmov	s15, r3
 8003568:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800356c:	4b41      	ldr	r3, [pc, #260]	; (8003674 <goto_pos+0x1bc>)
 800356e:	edc3 7a00 	vstr	s15, [r3]
			frontClimb_input = cur_enc_pos;
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	ee07 3a90 	vmov	s15, r3
 8003578:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800357c:	4b3e      	ldr	r3, [pc, #248]	; (8003678 <goto_pos+0x1c0>)
 800357e:	edc3 7a00 	vstr	s15, [r3]
			// Compute new PID output value
			pid_compute(frontClimb_pid);
 8003582:	4b39      	ldr	r3, [pc, #228]	; (8003668 <goto_pos+0x1b0>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	4618      	mov	r0, r3
 8003588:	f7fd fd09 	bl	8000f9e <pid_compute>
			//Change actuator value
			speed[FRONT_INDEX] = frontClimb_output;
 800358c:	4b3b      	ldr	r3, [pc, #236]	; (800367c <goto_pos+0x1c4>)
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	4a3b      	ldr	r2, [pc, #236]	; (8003680 <goto_pos+0x1c8>)
 8003592:	6013      	str	r3, [r2, #0]
			return true;
 8003594:	2301      	movs	r3, #1
 8003596:	e05e      	b.n	8003656 <goto_pos+0x19e>

		}
		else
		{
			speed[FRONT_INDEX] = 0;
 8003598:	4b39      	ldr	r3, [pc, #228]	; (8003680 <goto_pos+0x1c8>)
 800359a:	f04f 0200 	mov.w	r2, #0
 800359e:	601a      	str	r2, [r3, #0]
			return false;
 80035a0:	2300      	movs	r3, #0
 80035a2:	e058      	b.n	8003656 <goto_pos+0x19e>
		}
	}
	else if (pid_t == backClimb_pid)
 80035a4:	4b37      	ldr	r3, [pc, #220]	; (8003684 <goto_pos+0x1cc>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	683a      	ldr	r2, [r7, #0]
 80035aa:	429a      	cmp	r2, r3
 80035ac:	d152      	bne.n	8003654 <goto_pos+0x19c>
	{
		cur_enc_pos = (int) encoderBack.encoder_pos;
 80035ae:	4b36      	ldr	r3, [pc, #216]	; (8003688 <goto_pos+0x1d0>)
 80035b0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035b2:	60fb      	str	r3, [r7, #12]
		if (pid_need_compute(backClimb_pid) && fabs(enc - cur_enc_pos) > 10)
 80035b4:	4b33      	ldr	r3, [pc, #204]	; (8003684 <goto_pos+0x1cc>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7fd fcdb 	bl	8000f74 <pid_need_compute>
 80035be:	4603      	mov	r3, r0
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d041      	beq.n	8003648 <goto_pos+0x190>
 80035c4:	687a      	ldr	r2, [r7, #4]
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	1ad3      	subs	r3, r2, r3
 80035ca:	4618      	mov	r0, r3
 80035cc:	f7fc ff62 	bl	8000494 <__aeabi_i2d>
 80035d0:	4602      	mov	r2, r0
 80035d2:	460b      	mov	r3, r1
 80035d4:	4614      	mov	r4, r2
 80035d6:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 80035da:	f04f 0200 	mov.w	r2, #0
 80035de:	4b24      	ldr	r3, [pc, #144]	; (8003670 <goto_pos+0x1b8>)
 80035e0:	4620      	mov	r0, r4
 80035e2:	4629      	mov	r1, r5
 80035e4:	f7fd fa50 	bl	8000a88 <__aeabi_dcmpgt>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d02c      	beq.n	8003648 <goto_pos+0x190>
		{
			// Read process feedback
			if (cur_enc_pos > MAX_BACK_ALLOWABLE_ENC)
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	f640 32b8 	movw	r2, #3000	; 0xbb8
 80035f4:	4293      	cmp	r3, r2
 80035f6:	d903      	bls.n	8003600 <goto_pos+0x148>
				cur_enc_pos -= 4096 * BACK_GEAR_RATIO;
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 80035fe:	60fb      	str	r3, [r7, #12]
			if (enc >= MAX_BACK_ALLOWABLE_ENC)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8003606:	4293      	cmp	r3, r2
 8003608:	d303      	bcc.n	8003612 <goto_pos+0x15a>
				enc -= 4096 * BACK_GEAR_RATIO;
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	f5a3 5300 	sub.w	r3, r3, #8192	; 0x2000
 8003610:	607b      	str	r3, [r7, #4]
			backClimb_setpoint = enc;
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	ee07 3a90 	vmov	s15, r3
 8003618:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800361c:	4b1b      	ldr	r3, [pc, #108]	; (800368c <goto_pos+0x1d4>)
 800361e:	edc3 7a00 	vstr	s15, [r3]
			backClimb_input = cur_enc_pos;
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	ee07 3a90 	vmov	s15, r3
 8003628:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800362c:	4b18      	ldr	r3, [pc, #96]	; (8003690 <goto_pos+0x1d8>)
 800362e:	edc3 7a00 	vstr	s15, [r3]
			// Compute new PID output value
			pid_compute(backClimb_pid);
 8003632:	4b14      	ldr	r3, [pc, #80]	; (8003684 <goto_pos+0x1cc>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4618      	mov	r0, r3
 8003638:	f7fd fcb1 	bl	8000f9e <pid_compute>
			//Change actuator value
			speed[BACK_INDEX] = backClimb_output;
 800363c:	4b15      	ldr	r3, [pc, #84]	; (8003694 <goto_pos+0x1dc>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a0f      	ldr	r2, [pc, #60]	; (8003680 <goto_pos+0x1c8>)
 8003642:	6053      	str	r3, [r2, #4]
			return true;
 8003644:	2301      	movs	r3, #1
 8003646:	e006      	b.n	8003656 <goto_pos+0x19e>
		}
		else
		{
			speed[BACK_INDEX] = 0;
 8003648:	4b0d      	ldr	r3, [pc, #52]	; (8003680 <goto_pos+0x1c8>)
 800364a:	f04f 0200 	mov.w	r2, #0
 800364e:	605a      	str	r2, [r3, #4]
			return false;
 8003650:	2300      	movs	r3, #0
 8003652:	e000      	b.n	8003656 <goto_pos+0x19e>
		}
	}
	return false;
 8003654:	2300      	movs	r3, #0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3710      	adds	r7, #16
 800365a:	46bd      	mov	sp, r7
 800365c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003660:	9999999a 	.word	0x9999999a
 8003664:	40c19999 	.word	0x40c19999
 8003668:	20000574 	.word	0x20000574
 800366c:	200003c0 	.word	0x200003c0
 8003670:	40240000 	.word	0x40240000
 8003674:	200002c0 	.word	0x200002c0
 8003678:	200002b8 	.word	0x200002b8
 800367c:	200002bc 	.word	0x200002bc
 8003680:	200002a8 	.word	0x200002a8
 8003684:	200005c8 	.word	0x200005c8
 8003688:	20000414 	.word	0x20000414
 800368c:	200002cc 	.word	0x200002cc
 8003690:	200002c4 	.word	0x200002c4
 8003694:	200002c8 	.word	0x200002c8

08003698 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

	/* USER CODE END Error_Handler_Debug */
}
 800369c:	bf00      	nop
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr

080036a6 <assert_failed>:
 * @param  file: pointer to the source file name
 * @param  line: assert_param error line source number
 * @retval None
 */
void assert_failed(uint8_t *file, uint32_t line)
{
 80036a6:	b480      	push	{r7}
 80036a8:	b083      	sub	sp, #12
 80036aa:	af00      	add	r7, sp, #0
 80036ac:	6078      	str	r0, [r7, #4]
 80036ae:	6039      	str	r1, [r7, #0]
	/* USER CODE BEGIN 6 */
	/* User can add his own implementation to report the file name and line number,
	 tex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
	/* USER CODE END 6 */
}
 80036b0:	bf00      	nop
 80036b2:	370c      	adds	r7, #12
 80036b4:	46bd      	mov	sp, r7
 80036b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ba:	4770      	bx	lr

080036bc <MPU6050_Init>:
        .Q_angle = 0.001f,
        .Q_bias = 0.003f,
        .R_measure = 0.03f,
};

uint8_t MPU6050_Init(I2C_HandleTypeDef *I2Cx) {
 80036bc:	b580      	push	{r7, lr}
 80036be:	b088      	sub	sp, #32
 80036c0:	af04      	add	r7, sp, #16
 80036c2:	6078      	str	r0, [r7, #4]
    uint8_t check;
    uint8_t Data;

    // check device ID WHO_AM_I

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, i2c_timeout);
 80036c4:	2364      	movs	r3, #100	; 0x64
 80036c6:	9302      	str	r3, [sp, #8]
 80036c8:	2301      	movs	r3, #1
 80036ca:	9301      	str	r3, [sp, #4]
 80036cc:	f107 030f 	add.w	r3, r7, #15
 80036d0:	9300      	str	r3, [sp, #0]
 80036d2:	2301      	movs	r3, #1
 80036d4:	2275      	movs	r2, #117	; 0x75
 80036d6:	21d0      	movs	r1, #208	; 0xd0
 80036d8:	6878      	ldr	r0, [r7, #4]
 80036da:	f003 fe81 	bl	80073e0 <HAL_I2C_Mem_Read>

    if (check == 104)  // 0x68 will be returned by the sensor if everything goes well
 80036de:	7bfb      	ldrb	r3, [r7, #15]
 80036e0:	2b68      	cmp	r3, #104	; 0x68
 80036e2:	d13d      	bne.n	8003760 <MPU6050_Init+0xa4>
    {
        // power management register 0X6B we should write all 0's to wake the sensor up
        Data = 0;
 80036e4:	2300      	movs	r3, #0
 80036e6:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, PWR_MGMT_1_REG, 1, &Data, 1, i2c_timeout);
 80036e8:	2364      	movs	r3, #100	; 0x64
 80036ea:	9302      	str	r3, [sp, #8]
 80036ec:	2301      	movs	r3, #1
 80036ee:	9301      	str	r3, [sp, #4]
 80036f0:	f107 030e 	add.w	r3, r7, #14
 80036f4:	9300      	str	r3, [sp, #0]
 80036f6:	2301      	movs	r3, #1
 80036f8:	226b      	movs	r2, #107	; 0x6b
 80036fa:	21d0      	movs	r1, #208	; 0xd0
 80036fc:	6878      	ldr	r0, [r7, #4]
 80036fe:	f003 fd69 	bl	80071d4 <HAL_I2C_Mem_Write>

        // Set DATA RATE of 1KHz by writing SMPLRT_DIV register
        Data = 0x07;
 8003702:	2307      	movs	r3, #7
 8003704:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, SMPLRT_DIV_REG, 1, &Data, 1, i2c_timeout);
 8003706:	2364      	movs	r3, #100	; 0x64
 8003708:	9302      	str	r3, [sp, #8]
 800370a:	2301      	movs	r3, #1
 800370c:	9301      	str	r3, [sp, #4]
 800370e:	f107 030e 	add.w	r3, r7, #14
 8003712:	9300      	str	r3, [sp, #0]
 8003714:	2301      	movs	r3, #1
 8003716:	2219      	movs	r2, #25
 8003718:	21d0      	movs	r1, #208	; 0xd0
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f003 fd5a 	bl	80071d4 <HAL_I2C_Mem_Write>

        // Set accelerometer configuration in ACCEL_CONFIG Register
        // XA_ST=0,YA_ST=0,ZA_ST=0, FS_SEL=0 ->  2g
        Data = 0x00;
 8003720:	2300      	movs	r3, #0
 8003722:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, ACCEL_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8003724:	2364      	movs	r3, #100	; 0x64
 8003726:	9302      	str	r3, [sp, #8]
 8003728:	2301      	movs	r3, #1
 800372a:	9301      	str	r3, [sp, #4]
 800372c:	f107 030e 	add.w	r3, r7, #14
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	2301      	movs	r3, #1
 8003734:	221c      	movs	r2, #28
 8003736:	21d0      	movs	r1, #208	; 0xd0
 8003738:	6878      	ldr	r0, [r7, #4]
 800373a:	f003 fd4b 	bl	80071d4 <HAL_I2C_Mem_Write>

        // Set Gyroscopic configuration in GYRO_CONFIG Register
        // XG_ST=0,YG_ST=0,ZG_ST=0, FS_SEL=0 ->  250 /s
        Data = 0x00;
 800373e:	2300      	movs	r3, #0
 8003740:	73bb      	strb	r3, [r7, #14]
        HAL_I2C_Mem_Write(I2Cx, MPU6050_ADDR, GYRO_CONFIG_REG, 1, &Data, 1, i2c_timeout);
 8003742:	2364      	movs	r3, #100	; 0x64
 8003744:	9302      	str	r3, [sp, #8]
 8003746:	2301      	movs	r3, #1
 8003748:	9301      	str	r3, [sp, #4]
 800374a:	f107 030e 	add.w	r3, r7, #14
 800374e:	9300      	str	r3, [sp, #0]
 8003750:	2301      	movs	r3, #1
 8003752:	221b      	movs	r2, #27
 8003754:	21d0      	movs	r1, #208	; 0xd0
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f003 fd3c 	bl	80071d4 <HAL_I2C_Mem_Write>
        return 0;
 800375c:	2300      	movs	r3, #0
 800375e:	e000      	b.n	8003762 <MPU6050_Init+0xa6>
    }
    return 1;
 8003760:	2301      	movs	r3, #1
}
 8003762:	4618      	mov	r0, r3
 8003764:	3710      	adds	r7, #16
 8003766:	46bd      	mov	sp, r7
 8003768:	bd80      	pop	{r7, pc}
 800376a:	0000      	movs	r0, r0
 800376c:	0000      	movs	r0, r0
	...

08003770 <MPU6050_Read_All>:

    temp = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
}

void MPU6050_Read_All(I2C_HandleTypeDef *I2Cx, MPU6050_t *DataStruct) {
 8003770:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003774:	b094      	sub	sp, #80	; 0x50
 8003776:	af04      	add	r7, sp, #16
 8003778:	6078      	str	r0, [r7, #4]
 800377a:	6039      	str	r1, [r7, #0]
    uint8_t Rec_Data[14];
    int16_t temp;

    // Read 14 BYTES of data starting from ACCEL_XOUT_H register

    HAL_I2C_Mem_Read(I2Cx, MPU6050_ADDR, ACCEL_XOUT_H_REG, 1, Rec_Data, 14, i2c_timeout);
 800377c:	2364      	movs	r3, #100	; 0x64
 800377e:	9302      	str	r3, [sp, #8]
 8003780:	230e      	movs	r3, #14
 8003782:	9301      	str	r3, [sp, #4]
 8003784:	f107 0308 	add.w	r3, r7, #8
 8003788:	9300      	str	r3, [sp, #0]
 800378a:	2301      	movs	r3, #1
 800378c:	223b      	movs	r2, #59	; 0x3b
 800378e:	21d0      	movs	r1, #208	; 0xd0
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f003 fe25 	bl	80073e0 <HAL_I2C_Mem_Read>

    DataStruct->Accel_X_RAW = (int16_t) (Rec_Data[0] << 8 | Rec_Data[1]);
 8003796:	7a3b      	ldrb	r3, [r7, #8]
 8003798:	021b      	lsls	r3, r3, #8
 800379a:	b21a      	sxth	r2, r3
 800379c:	7a7b      	ldrb	r3, [r7, #9]
 800379e:	b21b      	sxth	r3, r3
 80037a0:	4313      	orrs	r3, r2
 80037a2:	b21a      	sxth	r2, r3
 80037a4:	683b      	ldr	r3, [r7, #0]
 80037a6:	801a      	strh	r2, [r3, #0]
    DataStruct->Accel_Y_RAW = (int16_t) (Rec_Data[2] << 8 | Rec_Data[3]);
 80037a8:	7abb      	ldrb	r3, [r7, #10]
 80037aa:	021b      	lsls	r3, r3, #8
 80037ac:	b21a      	sxth	r2, r3
 80037ae:	7afb      	ldrb	r3, [r7, #11]
 80037b0:	b21b      	sxth	r3, r3
 80037b2:	4313      	orrs	r3, r2
 80037b4:	b21a      	sxth	r2, r3
 80037b6:	683b      	ldr	r3, [r7, #0]
 80037b8:	805a      	strh	r2, [r3, #2]
    DataStruct->Accel_Z_RAW = (int16_t) (Rec_Data[4] << 8 | Rec_Data[5]);
 80037ba:	7b3b      	ldrb	r3, [r7, #12]
 80037bc:	021b      	lsls	r3, r3, #8
 80037be:	b21a      	sxth	r2, r3
 80037c0:	7b7b      	ldrb	r3, [r7, #13]
 80037c2:	b21b      	sxth	r3, r3
 80037c4:	4313      	orrs	r3, r2
 80037c6:	b21a      	sxth	r2, r3
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	809a      	strh	r2, [r3, #4]
    temp = (int16_t) (Rec_Data[6] << 8 | Rec_Data[7]);
 80037cc:	7bbb      	ldrb	r3, [r7, #14]
 80037ce:	021b      	lsls	r3, r3, #8
 80037d0:	b21a      	sxth	r2, r3
 80037d2:	7bfb      	ldrb	r3, [r7, #15]
 80037d4:	b21b      	sxth	r3, r3
 80037d6:	4313      	orrs	r3, r2
 80037d8:	86fb      	strh	r3, [r7, #54]	; 0x36
    DataStruct->Gyro_X_RAW = (int16_t) (Rec_Data[8] << 8 | Rec_Data[9]);
 80037da:	7c3b      	ldrb	r3, [r7, #16]
 80037dc:	021b      	lsls	r3, r3, #8
 80037de:	b21a      	sxth	r2, r3
 80037e0:	7c7b      	ldrb	r3, [r7, #17]
 80037e2:	b21b      	sxth	r3, r3
 80037e4:	4313      	orrs	r3, r2
 80037e6:	b21a      	sxth	r2, r3
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	841a      	strh	r2, [r3, #32]
    DataStruct->Gyro_Y_RAW = (int16_t) (Rec_Data[10] << 8 | Rec_Data[11]);
 80037ec:	7cbb      	ldrb	r3, [r7, #18]
 80037ee:	021b      	lsls	r3, r3, #8
 80037f0:	b21a      	sxth	r2, r3
 80037f2:	7cfb      	ldrb	r3, [r7, #19]
 80037f4:	b21b      	sxth	r3, r3
 80037f6:	4313      	orrs	r3, r2
 80037f8:	b21a      	sxth	r2, r3
 80037fa:	683b      	ldr	r3, [r7, #0]
 80037fc:	845a      	strh	r2, [r3, #34]	; 0x22
    DataStruct->Gyro_Z_RAW = (int16_t) (Rec_Data[12] << 8 | Rec_Data[13]);
 80037fe:	7d3b      	ldrb	r3, [r7, #20]
 8003800:	021b      	lsls	r3, r3, #8
 8003802:	b21a      	sxth	r2, r3
 8003804:	7d7b      	ldrb	r3, [r7, #21]
 8003806:	b21b      	sxth	r3, r3
 8003808:	4313      	orrs	r3, r2
 800380a:	b21a      	sxth	r2, r3
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	849a      	strh	r2, [r3, #36]	; 0x24

    DataStruct->Ax = DataStruct->Accel_X_RAW / 16384.0;
 8003810:	683b      	ldr	r3, [r7, #0]
 8003812:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003816:	4618      	mov	r0, r3
 8003818:	f7fc fe3c 	bl	8000494 <__aeabi_i2d>
 800381c:	f04f 0200 	mov.w	r2, #0
 8003820:	4bbd      	ldr	r3, [pc, #756]	; (8003b18 <MPU6050_Read_All+0x3a8>)
 8003822:	f7fc ffcb 	bl	80007bc <__aeabi_ddiv>
 8003826:	4602      	mov	r2, r0
 8003828:	460b      	mov	r3, r1
 800382a:	6839      	ldr	r1, [r7, #0]
 800382c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    DataStruct->Ay = DataStruct->Accel_Y_RAW / 16384.0;
 8003830:	683b      	ldr	r3, [r7, #0]
 8003832:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003836:	4618      	mov	r0, r3
 8003838:	f7fc fe2c 	bl	8000494 <__aeabi_i2d>
 800383c:	f04f 0200 	mov.w	r2, #0
 8003840:	4bb5      	ldr	r3, [pc, #724]	; (8003b18 <MPU6050_Read_All+0x3a8>)
 8003842:	f7fc ffbb 	bl	80007bc <__aeabi_ddiv>
 8003846:	4602      	mov	r2, r0
 8003848:	460b      	mov	r3, r1
 800384a:	6839      	ldr	r1, [r7, #0]
 800384c:	e9c1 2304 	strd	r2, r3, [r1, #16]
    DataStruct->Az = DataStruct->Accel_Z_RAW / Accel_Z_corrector;
 8003850:	683b      	ldr	r3, [r7, #0]
 8003852:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003856:	4618      	mov	r0, r3
 8003858:	f7fc fe1c 	bl	8000494 <__aeabi_i2d>
 800385c:	a3a8      	add	r3, pc, #672	; (adr r3, 8003b00 <MPU6050_Read_All+0x390>)
 800385e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003862:	f7fc ffab 	bl	80007bc <__aeabi_ddiv>
 8003866:	4602      	mov	r2, r0
 8003868:	460b      	mov	r3, r1
 800386a:	6839      	ldr	r1, [r7, #0]
 800386c:	e9c1 2306 	strd	r2, r3, [r1, #24]
    DataStruct->Temperature = (float) ((int16_t) temp / (float) 340.0 + (float) 36.53);
 8003870:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8003874:	ee07 3a90 	vmov	s15, r3
 8003878:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800387c:	eddf 6aa7 	vldr	s13, [pc, #668]	; 8003b1c <MPU6050_Read_All+0x3ac>
 8003880:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003884:	ed9f 7aa6 	vldr	s14, [pc, #664]	; 8003b20 <MPU6050_Read_All+0x3b0>
 8003888:	ee77 7a87 	vadd.f32	s15, s15, s14
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40
    DataStruct->Gx = DataStruct->Gyro_X_RAW / 131.0;
 8003892:	683b      	ldr	r3, [r7, #0]
 8003894:	f9b3 3020 	ldrsh.w	r3, [r3, #32]
 8003898:	4618      	mov	r0, r3
 800389a:	f7fc fdfb 	bl	8000494 <__aeabi_i2d>
 800389e:	a39a      	add	r3, pc, #616	; (adr r3, 8003b08 <MPU6050_Read_All+0x398>)
 80038a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038a4:	f7fc ff8a 	bl	80007bc <__aeabi_ddiv>
 80038a8:	4602      	mov	r2, r0
 80038aa:	460b      	mov	r3, r1
 80038ac:	6839      	ldr	r1, [r7, #0]
 80038ae:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    DataStruct->Gy = DataStruct->Gyro_Y_RAW / 131.0;
 80038b2:	683b      	ldr	r3, [r7, #0]
 80038b4:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7fc fdeb 	bl	8000494 <__aeabi_i2d>
 80038be:	a392      	add	r3, pc, #584	; (adr r3, 8003b08 <MPU6050_Read_All+0x398>)
 80038c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c4:	f7fc ff7a 	bl	80007bc <__aeabi_ddiv>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	6839      	ldr	r1, [r7, #0]
 80038ce:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    DataStruct->Gz = DataStruct->Gyro_Z_RAW / 131.0;
 80038d2:	683b      	ldr	r3, [r7, #0]
 80038d4:	f9b3 3024 	ldrsh.w	r3, [r3, #36]	; 0x24
 80038d8:	4618      	mov	r0, r3
 80038da:	f7fc fddb 	bl	8000494 <__aeabi_i2d>
 80038de:	a38a      	add	r3, pc, #552	; (adr r3, 8003b08 <MPU6050_Read_All+0x398>)
 80038e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038e4:	f7fc ff6a 	bl	80007bc <__aeabi_ddiv>
 80038e8:	4602      	mov	r2, r0
 80038ea:	460b      	mov	r3, r1
 80038ec:	6839      	ldr	r1, [r7, #0]
 80038ee:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38

    // Kalman angle solve
    double dt = (double) (HAL_GetTick() - timer) / 1000;
 80038f2:	f001 f831 	bl	8004958 <HAL_GetTick>
 80038f6:	4602      	mov	r2, r0
 80038f8:	4b8a      	ldr	r3, [pc, #552]	; (8003b24 <MPU6050_Read_All+0x3b4>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	1ad3      	subs	r3, r2, r3
 80038fe:	4618      	mov	r0, r3
 8003900:	f7fc fdb8 	bl	8000474 <__aeabi_ui2d>
 8003904:	f04f 0200 	mov.w	r2, #0
 8003908:	4b87      	ldr	r3, [pc, #540]	; (8003b28 <MPU6050_Read_All+0x3b8>)
 800390a:	f7fc ff57 	bl	80007bc <__aeabi_ddiv>
 800390e:	4602      	mov	r2, r0
 8003910:	460b      	mov	r3, r1
 8003912:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    timer = HAL_GetTick();
 8003916:	f001 f81f 	bl	8004958 <HAL_GetTick>
 800391a:	4603      	mov	r3, r0
 800391c:	4a81      	ldr	r2, [pc, #516]	; (8003b24 <MPU6050_Read_All+0x3b4>)
 800391e:	6013      	str	r3, [r2, #0]
    double roll;
    double roll_sqrt = sqrt(
            DataStruct->Accel_X_RAW * DataStruct->Accel_X_RAW + DataStruct->Accel_Z_RAW * DataStruct->Accel_Z_RAW);
 8003920:	683b      	ldr	r3, [r7, #0]
 8003922:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003926:	461a      	mov	r2, r3
 8003928:	683b      	ldr	r3, [r7, #0]
 800392a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800392e:	fb03 f202 	mul.w	r2, r3, r2
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003938:	4619      	mov	r1, r3
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8003940:	fb03 f301 	mul.w	r3, r3, r1
 8003944:	4413      	add	r3, r2
    double roll_sqrt = sqrt(
 8003946:	4618      	mov	r0, r3
 8003948:	f7fc fda4 	bl	8000494 <__aeabi_i2d>
 800394c:	4602      	mov	r2, r0
 800394e:	460b      	mov	r3, r1
 8003950:	ec43 2b10 	vmov	d0, r2, r3
 8003954:	f009 fa48 	bl	800cde8 <sqrt>
 8003958:	ed87 0b08 	vstr	d0, [r7, #32]
    if (roll_sqrt != 0.0) {
 800395c:	f04f 0200 	mov.w	r2, #0
 8003960:	f04f 0300 	mov.w	r3, #0
 8003964:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003968:	f7fd f866 	bl	8000a38 <__aeabi_dcmpeq>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d11f      	bne.n	80039b2 <MPU6050_Read_All+0x242>
        roll = atan(DataStruct->Accel_Y_RAW / roll_sqrt) * RAD_TO_DEG;
 8003972:	683b      	ldr	r3, [r7, #0]
 8003974:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8003978:	4618      	mov	r0, r3
 800397a:	f7fc fd8b 	bl	8000494 <__aeabi_i2d>
 800397e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003982:	f7fc ff1b 	bl	80007bc <__aeabi_ddiv>
 8003986:	4602      	mov	r2, r0
 8003988:	460b      	mov	r3, r1
 800398a:	ec43 2b17 	vmov	d7, r2, r3
 800398e:	eeb0 0a47 	vmov.f32	s0, s14
 8003992:	eef0 0a67 	vmov.f32	s1, s15
 8003996:	f008 ff9b 	bl	800c8d0 <atan>
 800399a:	ec51 0b10 	vmov	r0, r1, d0
 800399e:	a35c      	add	r3, pc, #368	; (adr r3, 8003b10 <MPU6050_Read_All+0x3a0>)
 80039a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039a4:	f7fc fde0 	bl	8000568 <__aeabi_dmul>
 80039a8:	4602      	mov	r2, r0
 80039aa:	460b      	mov	r3, r1
 80039ac:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
 80039b0:	e005      	b.n	80039be <MPU6050_Read_All+0x24e>
    } else {
        roll = 0.0;
 80039b2:	f04f 0200 	mov.w	r2, #0
 80039b6:	f04f 0300 	mov.w	r3, #0
 80039ba:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    }
    double pitch = atan2(-DataStruct->Accel_X_RAW, DataStruct->Accel_Z_RAW) * RAD_TO_DEG;
 80039be:	683b      	ldr	r3, [r7, #0]
 80039c0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80039c4:	425b      	negs	r3, r3
 80039c6:	4618      	mov	r0, r3
 80039c8:	f7fc fd64 	bl	8000494 <__aeabi_i2d>
 80039cc:	4682      	mov	sl, r0
 80039ce:	468b      	mov	fp, r1
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80039d6:	4618      	mov	r0, r3
 80039d8:	f7fc fd5c 	bl	8000494 <__aeabi_i2d>
 80039dc:	4602      	mov	r2, r0
 80039de:	460b      	mov	r3, r1
 80039e0:	ec43 2b11 	vmov	d1, r2, r3
 80039e4:	ec4b ab10 	vmov	d0, sl, fp
 80039e8:	f009 f9fc 	bl	800cde4 <atan2>
 80039ec:	ec51 0b10 	vmov	r0, r1, d0
 80039f0:	a347      	add	r3, pc, #284	; (adr r3, 8003b10 <MPU6050_Read_All+0x3a0>)
 80039f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039f6:	f7fc fdb7 	bl	8000568 <__aeabi_dmul>
 80039fa:	4602      	mov	r2, r0
 80039fc:	460b      	mov	r3, r1
 80039fe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    if ((pitch < -90 && DataStruct->KalmanAngleY > 90) || (pitch > 90 && DataStruct->KalmanAngleY < -90)) {
 8003a02:	f04f 0200 	mov.w	r2, #0
 8003a06:	4b49      	ldr	r3, [pc, #292]	; (8003b2c <MPU6050_Read_All+0x3bc>)
 8003a08:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003a0c:	f7fd f81e 	bl	8000a4c <__aeabi_dcmplt>
 8003a10:	4603      	mov	r3, r0
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d00a      	beq.n	8003a2c <MPU6050_Read_All+0x2bc>
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003a1c:	f04f 0200 	mov.w	r2, #0
 8003a20:	4b43      	ldr	r3, [pc, #268]	; (8003b30 <MPU6050_Read_All+0x3c0>)
 8003a22:	f7fd f831 	bl	8000a88 <__aeabi_dcmpgt>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d114      	bne.n	8003a56 <MPU6050_Read_All+0x2e6>
 8003a2c:	f04f 0200 	mov.w	r2, #0
 8003a30:	4b3f      	ldr	r3, [pc, #252]	; (8003b30 <MPU6050_Read_All+0x3c0>)
 8003a32:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003a36:	f7fd f827 	bl	8000a88 <__aeabi_dcmpgt>
 8003a3a:	4603      	mov	r3, r0
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d015      	beq.n	8003a6c <MPU6050_Read_All+0x2fc>
 8003a40:	683b      	ldr	r3, [r7, #0]
 8003a42:	e9d3 0114 	ldrd	r0, r1, [r3, #80]	; 0x50
 8003a46:	f04f 0200 	mov.w	r2, #0
 8003a4a:	4b38      	ldr	r3, [pc, #224]	; (8003b2c <MPU6050_Read_All+0x3bc>)
 8003a4c:	f7fc fffe 	bl	8000a4c <__aeabi_dcmplt>
 8003a50:	4603      	mov	r3, r0
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d00a      	beq.n	8003a6c <MPU6050_Read_All+0x2fc>
        KalmanY.angle = pitch;
 8003a56:	4937      	ldr	r1, [pc, #220]	; (8003b34 <MPU6050_Read_All+0x3c4>)
 8003a58:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a5c:	e9c1 2306 	strd	r2, r3, [r1, #24]
        DataStruct->KalmanAngleY = pitch;
 8003a60:	6839      	ldr	r1, [r7, #0]
 8003a62:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003a66:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
 8003a6a:	e014      	b.n	8003a96 <MPU6050_Read_All+0x326>
    } else {
        DataStruct->KalmanAngleY = Kalman_getAngle(&KalmanY, pitch, DataStruct->Gy, dt);
 8003a6c:	683b      	ldr	r3, [r7, #0]
 8003a6e:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8003a72:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8003a76:	eeb0 1a47 	vmov.f32	s2, s14
 8003a7a:	eef0 1a67 	vmov.f32	s3, s15
 8003a7e:	ed97 0b06 	vldr	d0, [r7, #24]
 8003a82:	482c      	ldr	r0, [pc, #176]	; (8003b34 <MPU6050_Read_All+0x3c4>)
 8003a84:	f000 f85a 	bl	8003b3c <Kalman_getAngle>
 8003a88:	eeb0 7a40 	vmov.f32	s14, s0
 8003a8c:	eef0 7a60 	vmov.f32	s15, s1
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	ed83 7b14 	vstr	d7, [r3, #80]	; 0x50
    }
    if (fabs(DataStruct->KalmanAngleY) > 90)
 8003a96:	683b      	ldr	r3, [r7, #0]
 8003a98:	e9d3 2314 	ldrd	r2, r3, [r3, #80]	; 0x50
 8003a9c:	4690      	mov	r8, r2
 8003a9e:	f023 4900 	bic.w	r9, r3, #2147483648	; 0x80000000
 8003aa2:	f04f 0200 	mov.w	r2, #0
 8003aa6:	4b22      	ldr	r3, [pc, #136]	; (8003b30 <MPU6050_Read_All+0x3c0>)
 8003aa8:	4640      	mov	r0, r8
 8003aaa:	4649      	mov	r1, r9
 8003aac:	f7fc ffec 	bl	8000a88 <__aeabi_dcmpgt>
 8003ab0:	4603      	mov	r3, r0
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d008      	beq.n	8003ac8 <MPU6050_Read_All+0x358>
        DataStruct->Gx = -DataStruct->Gx;
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003abc:	4614      	mov	r4, r2
 8003abe:	f083 4500 	eor.w	r5, r3, #2147483648	; 0x80000000
 8003ac2:	683b      	ldr	r3, [r7, #0]
 8003ac4:	e9c3 450a 	strd	r4, r5, [r3, #40]	; 0x28
    DataStruct->KalmanAngleX = Kalman_getAngle(&KalmanX, roll, DataStruct->Gy, dt);
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	ed93 7b0c 	vldr	d7, [r3, #48]	; 0x30
 8003ace:	ed97 2b0a 	vldr	d2, [r7, #40]	; 0x28
 8003ad2:	eeb0 1a47 	vmov.f32	s2, s14
 8003ad6:	eef0 1a67 	vmov.f32	s3, s15
 8003ada:	ed97 0b0e 	vldr	d0, [r7, #56]	; 0x38
 8003ade:	4816      	ldr	r0, [pc, #88]	; (8003b38 <MPU6050_Read_All+0x3c8>)
 8003ae0:	f000 f82c 	bl	8003b3c <Kalman_getAngle>
 8003ae4:	eeb0 7a40 	vmov.f32	s14, s0
 8003ae8:	eef0 7a60 	vmov.f32	s15, s1
 8003aec:	683b      	ldr	r3, [r7, #0]
 8003aee:	ed83 7b12 	vstr	d7, [r3, #72]	; 0x48

}
 8003af2:	bf00      	nop
 8003af4:	3740      	adds	r7, #64	; 0x40
 8003af6:	46bd      	mov	sp, r7
 8003af8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003afc:	f3af 8000 	nop.w
 8003b00:	00000000 	.word	0x00000000
 8003b04:	40cc2900 	.word	0x40cc2900
 8003b08:	00000000 	.word	0x00000000
 8003b0c:	40606000 	.word	0x40606000
 8003b10:	1a63c1f8 	.word	0x1a63c1f8
 8003b14:	404ca5dc 	.word	0x404ca5dc
 8003b18:	40d00000 	.word	0x40d00000
 8003b1c:	43aa0000 	.word	0x43aa0000
 8003b20:	42121eb8 	.word	0x42121eb8
 8003b24:	200005cc 	.word	0x200005cc
 8003b28:	408f4000 	.word	0x408f4000
 8003b2c:	c0568000 	.word	0xc0568000
 8003b30:	40568000 	.word	0x40568000
 8003b34:	200001b8 	.word	0x200001b8
 8003b38:	20000170 	.word	0x20000170

08003b3c <Kalman_getAngle>:

double Kalman_getAngle(Kalman_t *Kalman, double newAngle, double newRate, double dt) {
 8003b3c:	b5b0      	push	{r4, r5, r7, lr}
 8003b3e:	b096      	sub	sp, #88	; 0x58
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	61f8      	str	r0, [r7, #28]
 8003b44:	ed87 0b04 	vstr	d0, [r7, #16]
 8003b48:	ed87 1b02 	vstr	d1, [r7, #8]
 8003b4c:	ed87 2b00 	vstr	d2, [r7]
    double rate = newRate - Kalman->bias;
 8003b50:	69fb      	ldr	r3, [r7, #28]
 8003b52:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8003b56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003b5a:	f7fc fb4d 	bl	80001f8 <__aeabi_dsub>
 8003b5e:	4602      	mov	r2, r0
 8003b60:	460b      	mov	r3, r1
 8003b62:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50
    Kalman->angle += dt * rate;
 8003b66:	69fb      	ldr	r3, [r7, #28]
 8003b68:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003b6c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8003b70:	e9d7 0100 	ldrd	r0, r1, [r7]
 8003b74:	f7fc fcf8 	bl	8000568 <__aeabi_dmul>
 8003b78:	4602      	mov	r2, r0
 8003b7a:	460b      	mov	r3, r1
 8003b7c:	4620      	mov	r0, r4
 8003b7e:	4629      	mov	r1, r5
 8003b80:	f7fc fb3c 	bl	80001fc <__adddf3>
 8003b84:	4602      	mov	r2, r0
 8003b86:	460b      	mov	r3, r1
 8003b88:	69f9      	ldr	r1, [r7, #28]
 8003b8a:	e9c1 2306 	strd	r2, r3, [r1, #24]

    Kalman->P[0][0] += dt * (dt * Kalman->P[1][1] - Kalman->P[0][1] - Kalman->P[1][0] + Kalman->Q_angle);
 8003b8e:	69fb      	ldr	r3, [r7, #28]
 8003b90:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8003b94:	69fb      	ldr	r3, [r7, #28]
 8003b96:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003b9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003b9e:	f7fc fce3 	bl	8000568 <__aeabi_dmul>
 8003ba2:	4602      	mov	r2, r0
 8003ba4:	460b      	mov	r3, r1
 8003ba6:	4610      	mov	r0, r2
 8003ba8:	4619      	mov	r1, r3
 8003baa:	69fb      	ldr	r3, [r7, #28]
 8003bac:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003bb0:	f7fc fb22 	bl	80001f8 <__aeabi_dsub>
 8003bb4:	4602      	mov	r2, r0
 8003bb6:	460b      	mov	r3, r1
 8003bb8:	4610      	mov	r0, r2
 8003bba:	4619      	mov	r1, r3
 8003bbc:	69fb      	ldr	r3, [r7, #28]
 8003bbe:	e9d3 230e 	ldrd	r2, r3, [r3, #56]	; 0x38
 8003bc2:	f7fc fb19 	bl	80001f8 <__aeabi_dsub>
 8003bc6:	4602      	mov	r2, r0
 8003bc8:	460b      	mov	r3, r1
 8003bca:	4610      	mov	r0, r2
 8003bcc:	4619      	mov	r1, r3
 8003bce:	69fb      	ldr	r3, [r7, #28]
 8003bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bd4:	f7fc fb12 	bl	80001fc <__adddf3>
 8003bd8:	4602      	mov	r2, r0
 8003bda:	460b      	mov	r3, r1
 8003bdc:	4610      	mov	r0, r2
 8003bde:	4619      	mov	r1, r3
 8003be0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003be4:	f7fc fcc0 	bl	8000568 <__aeabi_dmul>
 8003be8:	4602      	mov	r2, r0
 8003bea:	460b      	mov	r3, r1
 8003bec:	4620      	mov	r0, r4
 8003bee:	4629      	mov	r1, r5
 8003bf0:	f7fc fb04 	bl	80001fc <__adddf3>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	69f9      	ldr	r1, [r7, #28]
 8003bfa:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= dt * Kalman->P[1][1];
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8003c04:	69fb      	ldr	r3, [r7, #28]
 8003c06:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003c0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c0e:	f7fc fcab 	bl	8000568 <__aeabi_dmul>
 8003c12:	4602      	mov	r2, r0
 8003c14:	460b      	mov	r3, r1
 8003c16:	4620      	mov	r0, r4
 8003c18:	4629      	mov	r1, r5
 8003c1a:	f7fc faed 	bl	80001f8 <__aeabi_dsub>
 8003c1e:	4602      	mov	r2, r0
 8003c20:	460b      	mov	r3, r1
 8003c22:	69f9      	ldr	r1, [r7, #28]
 8003c24:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= dt * Kalman->P[1][1];
 8003c28:	69fb      	ldr	r3, [r7, #28]
 8003c2a:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8003c2e:	69fb      	ldr	r3, [r7, #28]
 8003c30:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 8003c34:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c38:	f7fc fc96 	bl	8000568 <__aeabi_dmul>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	460b      	mov	r3, r1
 8003c40:	4620      	mov	r0, r4
 8003c42:	4629      	mov	r1, r5
 8003c44:	f7fc fad8 	bl	80001f8 <__aeabi_dsub>
 8003c48:	4602      	mov	r2, r0
 8003c4a:	460b      	mov	r3, r1
 8003c4c:	69f9      	ldr	r1, [r7, #28]
 8003c4e:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] += Kalman->Q_bias * dt;
 8003c52:	69fb      	ldr	r3, [r7, #28]
 8003c54:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	e9d3 0102 	ldrd	r0, r1, [r3, #8]
 8003c5e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003c62:	f7fc fc81 	bl	8000568 <__aeabi_dmul>
 8003c66:	4602      	mov	r2, r0
 8003c68:	460b      	mov	r3, r1
 8003c6a:	4620      	mov	r0, r4
 8003c6c:	4629      	mov	r1, r5
 8003c6e:	f7fc fac5 	bl	80001fc <__adddf3>
 8003c72:	4602      	mov	r2, r0
 8003c74:	460b      	mov	r3, r1
 8003c76:	69f9      	ldr	r1, [r7, #28]
 8003c78:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    double S = Kalman->P[0][0] + Kalman->R_measure;
 8003c7c:	69fb      	ldr	r3, [r7, #28]
 8003c7e:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003c82:	69fb      	ldr	r3, [r7, #28]
 8003c84:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8003c88:	f7fc fab8 	bl	80001fc <__adddf3>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	460b      	mov	r3, r1
 8003c90:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    double K[2];
    K[0] = Kalman->P[0][0] / S;
 8003c94:	69fb      	ldr	r3, [r7, #28]
 8003c96:	e9d3 010a 	ldrd	r0, r1, [r3, #40]	; 0x28
 8003c9a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003c9e:	f7fc fd8d 	bl	80007bc <__aeabi_ddiv>
 8003ca2:	4602      	mov	r2, r0
 8003ca4:	460b      	mov	r3, r1
 8003ca6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    K[1] = Kalman->P[1][0] / S;
 8003caa:	69fb      	ldr	r3, [r7, #28]
 8003cac:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8003cb0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8003cb4:	f7fc fd82 	bl	80007bc <__aeabi_ddiv>
 8003cb8:	4602      	mov	r2, r0
 8003cba:	460b      	mov	r3, r1
 8003cbc:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

    double y = newAngle - Kalman->angle;
 8003cc0:	69fb      	ldr	r3, [r7, #28]
 8003cc2:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003cc6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8003cca:	f7fc fa95 	bl	80001f8 <__aeabi_dsub>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	460b      	mov	r3, r1
 8003cd2:	e9c7 2310 	strd	r2, r3, [r7, #64]	; 0x40
    Kalman->angle += K[0] * y;
 8003cd6:	69fb      	ldr	r3, [r7, #28]
 8003cd8:	e9d3 4506 	ldrd	r4, r5, [r3, #24]
 8003cdc:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003ce0:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003ce4:	f7fc fc40 	bl	8000568 <__aeabi_dmul>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	460b      	mov	r3, r1
 8003cec:	4620      	mov	r0, r4
 8003cee:	4629      	mov	r1, r5
 8003cf0:	f7fc fa84 	bl	80001fc <__adddf3>
 8003cf4:	4602      	mov	r2, r0
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	69f9      	ldr	r1, [r7, #28]
 8003cfa:	e9c1 2306 	strd	r2, r3, [r1, #24]
    Kalman->bias += K[1] * y;
 8003cfe:	69fb      	ldr	r3, [r7, #28]
 8003d00:	e9d3 4508 	ldrd	r4, r5, [r3, #32]
 8003d04:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003d08:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003d0c:	f7fc fc2c 	bl	8000568 <__aeabi_dmul>
 8003d10:	4602      	mov	r2, r0
 8003d12:	460b      	mov	r3, r1
 8003d14:	4620      	mov	r0, r4
 8003d16:	4629      	mov	r1, r5
 8003d18:	f7fc fa70 	bl	80001fc <__adddf3>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	460b      	mov	r3, r1
 8003d20:	69f9      	ldr	r1, [r7, #28]
 8003d22:	e9c1 2308 	strd	r2, r3, [r1, #32]

    double P00_temp = Kalman->P[0][0];
 8003d26:	69fb      	ldr	r3, [r7, #28]
 8003d28:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	; 0x28
 8003d2c:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    double P01_temp = Kalman->P[0][1];
 8003d30:	69fb      	ldr	r3, [r7, #28]
 8003d32:	e9d3 230c 	ldrd	r2, r3, [r3, #48]	; 0x30
 8003d36:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

    Kalman->P[0][0] -= K[0] * P00_temp;
 8003d3a:	69fb      	ldr	r3, [r7, #28]
 8003d3c:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8003d40:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003d44:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003d48:	f7fc fc0e 	bl	8000568 <__aeabi_dmul>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	4620      	mov	r0, r4
 8003d52:	4629      	mov	r1, r5
 8003d54:	f7fc fa50 	bl	80001f8 <__aeabi_dsub>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	69f9      	ldr	r1, [r7, #28]
 8003d5e:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    Kalman->P[0][1] -= K[0] * P01_temp;
 8003d62:	69fb      	ldr	r3, [r7, #28]
 8003d64:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8003d68:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8003d6c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003d70:	f7fc fbfa 	bl	8000568 <__aeabi_dmul>
 8003d74:	4602      	mov	r2, r0
 8003d76:	460b      	mov	r3, r1
 8003d78:	4620      	mov	r0, r4
 8003d7a:	4629      	mov	r1, r5
 8003d7c:	f7fc fa3c 	bl	80001f8 <__aeabi_dsub>
 8003d80:	4602      	mov	r2, r0
 8003d82:	460b      	mov	r3, r1
 8003d84:	69f9      	ldr	r1, [r7, #28]
 8003d86:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    Kalman->P[1][0] -= K[1] * P00_temp;
 8003d8a:	69fb      	ldr	r3, [r7, #28]
 8003d8c:	e9d3 450e 	ldrd	r4, r5, [r3, #56]	; 0x38
 8003d90:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003d94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003d98:	f7fc fbe6 	bl	8000568 <__aeabi_dmul>
 8003d9c:	4602      	mov	r2, r0
 8003d9e:	460b      	mov	r3, r1
 8003da0:	4620      	mov	r0, r4
 8003da2:	4629      	mov	r1, r5
 8003da4:	f7fc fa28 	bl	80001f8 <__aeabi_dsub>
 8003da8:	4602      	mov	r2, r0
 8003daa:	460b      	mov	r3, r1
 8003dac:	69f9      	ldr	r1, [r7, #28]
 8003dae:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    Kalman->P[1][1] -= K[1] * P01_temp;
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	e9d3 4510 	ldrd	r4, r5, [r3, #64]	; 0x40
 8003db8:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8003dbc:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8003dc0:	f7fc fbd2 	bl	8000568 <__aeabi_dmul>
 8003dc4:	4602      	mov	r2, r0
 8003dc6:	460b      	mov	r3, r1
 8003dc8:	4620      	mov	r0, r4
 8003dca:	4629      	mov	r1, r5
 8003dcc:	f7fc fa14 	bl	80001f8 <__aeabi_dsub>
 8003dd0:	4602      	mov	r2, r0
 8003dd2:	460b      	mov	r3, r1
 8003dd4:	69f9      	ldr	r1, [r7, #28]
 8003dd6:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40

    return Kalman->angle;
 8003dda:	69fb      	ldr	r3, [r7, #28]
 8003ddc:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8003de0:	ec43 2b17 	vmov	d7, r2, r3
};
 8003de4:	eeb0 0a47 	vmov.f32	s0, s14
 8003de8:	eef0 0a67 	vmov.f32	s1, s15
 8003dec:	3758      	adds	r7, #88	; 0x58
 8003dee:	46bd      	mov	sp, r7
 8003df0:	bdb0      	pop	{r4, r5, r7, pc}
	...

08003df4 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003df4:	b580      	push	{r7, lr}
 8003df6:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 8003df8:	4b18      	ldr	r3, [pc, #96]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003dfa:	4a19      	ldr	r2, [pc, #100]	; (8003e60 <MX_SPI1_Init+0x6c>)
 8003dfc:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003dfe:	4b17      	ldr	r3, [pc, #92]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e00:	f44f 7282 	mov.w	r2, #260	; 0x104
 8003e04:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8003e06:	4b15      	ldr	r3, [pc, #84]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e08:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003e0c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8003e0e:	4b13      	ldr	r3, [pc, #76]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e10:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8003e14:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8003e16:	4b11      	ldr	r3, [pc, #68]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e18:	2202      	movs	r2, #2
 8003e1a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003e1c:	4b0f      	ldr	r3, [pc, #60]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e1e:	2200      	movs	r2, #0
 8003e20:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003e22:	4b0e      	ldr	r3, [pc, #56]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e24:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003e28:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8003e2a:	4b0c      	ldr	r3, [pc, #48]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e2c:	2228      	movs	r2, #40	; 0x28
 8003e2e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003e30:	4b0a      	ldr	r3, [pc, #40]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e32:	2200      	movs	r2, #0
 8003e34:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003e36:	4b09      	ldr	r3, [pc, #36]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e38:	2200      	movs	r2, #0
 8003e3a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003e3c:	4b07      	ldr	r3, [pc, #28]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e3e:	2200      	movs	r2, #0
 8003e40:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003e42:	4b06      	ldr	r3, [pc, #24]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e44:	220a      	movs	r2, #10
 8003e46:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003e48:	4804      	ldr	r0, [pc, #16]	; (8003e5c <MX_SPI1_Init+0x68>)
 8003e4a:	f004 ff41 	bl	8008cd0 <HAL_SPI_Init>
 8003e4e:	4603      	mov	r3, r0
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d001      	beq.n	8003e58 <MX_SPI1_Init+0x64>
  {
    Error_Handler();
 8003e54:	f7ff fc20 	bl	8003698 <Error_Handler>
  }

}
 8003e58:	bf00      	nop
 8003e5a:	bd80      	pop	{r7, pc}
 8003e5c:	20000318 	.word	0x20000318
 8003e60:	40013000 	.word	0x40013000

08003e64 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b08a      	sub	sp, #40	; 0x28
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e6c:	f107 0314 	add.w	r3, r7, #20
 8003e70:	2200      	movs	r2, #0
 8003e72:	601a      	str	r2, [r3, #0]
 8003e74:	605a      	str	r2, [r3, #4]
 8003e76:	609a      	str	r2, [r3, #8]
 8003e78:	60da      	str	r2, [r3, #12]
 8003e7a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a19      	ldr	r2, [pc, #100]	; (8003ee8 <HAL_SPI_MspInit+0x84>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d12b      	bne.n	8003ede <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003e86:	2300      	movs	r3, #0
 8003e88:	613b      	str	r3, [r7, #16]
 8003e8a:	4b18      	ldr	r3, [pc, #96]	; (8003eec <HAL_SPI_MspInit+0x88>)
 8003e8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e8e:	4a17      	ldr	r2, [pc, #92]	; (8003eec <HAL_SPI_MspInit+0x88>)
 8003e90:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003e94:	6453      	str	r3, [r2, #68]	; 0x44
 8003e96:	4b15      	ldr	r3, [pc, #84]	; (8003eec <HAL_SPI_MspInit+0x88>)
 8003e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003e9a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003e9e:	613b      	str	r3, [r7, #16]
 8003ea0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ea2:	2300      	movs	r3, #0
 8003ea4:	60fb      	str	r3, [r7, #12]
 8003ea6:	4b11      	ldr	r3, [pc, #68]	; (8003eec <HAL_SPI_MspInit+0x88>)
 8003ea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eaa:	4a10      	ldr	r2, [pc, #64]	; (8003eec <HAL_SPI_MspInit+0x88>)
 8003eac:	f043 0301 	orr.w	r3, r3, #1
 8003eb0:	6313      	str	r3, [r2, #48]	; 0x30
 8003eb2:	4b0e      	ldr	r3, [pc, #56]	; (8003eec <HAL_SPI_MspInit+0x88>)
 8003eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	60fb      	str	r3, [r7, #12]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = AD_SPI1_CLK_Pin|AD_SPI1_MISO_Pin;
 8003ebe:	2360      	movs	r3, #96	; 0x60
 8003ec0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ec2:	2302      	movs	r3, #2
 8003ec4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ec6:	2300      	movs	r3, #0
 8003ec8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003eca:	2303      	movs	r3, #3
 8003ecc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003ece:	2305      	movs	r3, #5
 8003ed0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003ed2:	f107 0314 	add.w	r3, r7, #20
 8003ed6:	4619      	mov	r1, r3
 8003ed8:	4805      	ldr	r0, [pc, #20]	; (8003ef0 <HAL_SPI_MspInit+0x8c>)
 8003eda:	f002 fc13 	bl	8006704 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003ede:	bf00      	nop
 8003ee0:	3728      	adds	r7, #40	; 0x28
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	bd80      	pop	{r7, pc}
 8003ee6:	bf00      	nop
 8003ee8:	40013000 	.word	0x40013000
 8003eec:	40023800 	.word	0x40023800
 8003ef0:	40020000 	.word	0x40020000

08003ef4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	b083      	sub	sp, #12
 8003ef8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efa:	2300      	movs	r3, #0
 8003efc:	607b      	str	r3, [r7, #4]
 8003efe:	4b10      	ldr	r3, [pc, #64]	; (8003f40 <HAL_MspInit+0x4c>)
 8003f00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f02:	4a0f      	ldr	r2, [pc, #60]	; (8003f40 <HAL_MspInit+0x4c>)
 8003f04:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f08:	6453      	str	r3, [r2, #68]	; 0x44
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	; (8003f40 <HAL_MspInit+0x4c>)
 8003f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f0e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f12:	607b      	str	r3, [r7, #4]
 8003f14:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f16:	2300      	movs	r3, #0
 8003f18:	603b      	str	r3, [r7, #0]
 8003f1a:	4b09      	ldr	r3, [pc, #36]	; (8003f40 <HAL_MspInit+0x4c>)
 8003f1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1e:	4a08      	ldr	r2, [pc, #32]	; (8003f40 <HAL_MspInit+0x4c>)
 8003f20:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f24:	6413      	str	r3, [r2, #64]	; 0x40
 8003f26:	4b06      	ldr	r3, [pc, #24]	; (8003f40 <HAL_MspInit+0x4c>)
 8003f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f2a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f2e:	603b      	str	r3, [r7, #0]
 8003f30:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40023800 	.word	0x40023800

08003f44 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f44:	b480      	push	{r7}
 8003f46:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003f48:	bf00      	nop
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr

08003f52 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f52:	b480      	push	{r7}
 8003f54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f56:	e7fe      	b.n	8003f56 <HardFault_Handler+0x4>

08003f58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f5c:	e7fe      	b.n	8003f5c <MemManage_Handler+0x4>

08003f5e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f5e:	b480      	push	{r7}
 8003f60:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f62:	e7fe      	b.n	8003f62 <BusFault_Handler+0x4>

08003f64 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f68:	e7fe      	b.n	8003f68 <UsageFault_Handler+0x4>

08003f6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f6a:	b480      	push	{r7}
 8003f6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f6e:	bf00      	nop
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f78:	b480      	push	{r7}
 8003f7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f7c:	bf00      	nop
 8003f7e:	46bd      	mov	sp, r7
 8003f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f84:	4770      	bx	lr

08003f86 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f86:	b480      	push	{r7}
 8003f88:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f8a:	bf00      	nop
 8003f8c:	46bd      	mov	sp, r7
 8003f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f92:	4770      	bx	lr

08003f94 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003f98:	f000 fcca 	bl	8004930 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f9c:	bf00      	nop
 8003f9e:	bd80      	pop	{r7, pc}

08003fa0 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart3_rx);
 8003fa4:	4802      	ldr	r0, [pc, #8]	; (8003fb0 <DMA1_Stream1_IRQHandler+0x10>)
 8003fa6:	f002 f943 	bl	8006230 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003faa:	bf00      	nop
 8003fac:	bd80      	pop	{r7, pc}
 8003fae:	bf00      	nop
 8003fb0:	200006d0 	.word	0x200006d0

08003fb4 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8003fb8:	4802      	ldr	r0, [pc, #8]	; (8003fc4 <CAN1_RX0_IRQHandler+0x10>)
 8003fba:	f001 fb1f 	bl	80055fc <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8003fbe:	bf00      	nop
 8003fc0:	bd80      	pop	{r7, pc}
 8003fc2:	bf00      	nop
 8003fc4:	20000370 	.word	0x20000370

08003fc8 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8003fc8:	b580      	push	{r7, lr}
 8003fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8003fcc:	2080      	movs	r0, #128	; 0x80
 8003fce:	f002 ff1d 	bl	8006e0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8003fd2:	bf00      	nop
 8003fd4:	bd80      	pop	{r7, pc}
	...

08003fd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003fdc:	4b08      	ldr	r3, [pc, #32]	; (8004000 <SystemInit+0x28>)
 8003fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003fe2:	4a07      	ldr	r2, [pc, #28]	; (8004000 <SystemInit+0x28>)
 8003fe4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003fe8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003fec:	4b04      	ldr	r3, [pc, #16]	; (8004000 <SystemInit+0x28>)
 8003fee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003ff2:	609a      	str	r2, [r3, #8]
#endif
}
 8003ff4:	bf00      	nop
 8003ff6:	46bd      	mov	sp, r7
 8003ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ffc:	4770      	bx	lr
 8003ffe:	bf00      	nop
 8004000:	e000ed00 	.word	0xe000ed00

08004004 <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim8;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b096      	sub	sp, #88	; 0x58
 8004008:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800400a:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800400e:	2200      	movs	r2, #0
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	605a      	str	r2, [r3, #4]
 8004014:	609a      	str	r2, [r3, #8]
 8004016:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004018:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800401c:	2200      	movs	r2, #0
 800401e:	601a      	str	r2, [r3, #0]
 8004020:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004022:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004026:	2200      	movs	r2, #0
 8004028:	601a      	str	r2, [r3, #0]
 800402a:	605a      	str	r2, [r3, #4]
 800402c:	609a      	str	r2, [r3, #8]
 800402e:	60da      	str	r2, [r3, #12]
 8004030:	611a      	str	r2, [r3, #16]
 8004032:	615a      	str	r2, [r3, #20]
 8004034:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004036:	1d3b      	adds	r3, r7, #4
 8004038:	2220      	movs	r2, #32
 800403a:	2100      	movs	r1, #0
 800403c:	4618      	mov	r0, r3
 800403e:	f008 fc3f 	bl	800c8c0 <memset>

  htim1.Instance = TIM1;
 8004042:	4b3e      	ldr	r3, [pc, #248]	; (800413c <MX_TIM1_Init+0x138>)
 8004044:	4a3e      	ldr	r2, [pc, #248]	; (8004140 <MX_TIM1_Init+0x13c>)
 8004046:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 180-1;
 8004048:	4b3c      	ldr	r3, [pc, #240]	; (800413c <MX_TIM1_Init+0x138>)
 800404a:	22b3      	movs	r2, #179	; 0xb3
 800404c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800404e:	4b3b      	ldr	r3, [pc, #236]	; (800413c <MX_TIM1_Init+0x138>)
 8004050:	2200      	movs	r2, #0
 8004052:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 100-1;
 8004054:	4b39      	ldr	r3, [pc, #228]	; (800413c <MX_TIM1_Init+0x138>)
 8004056:	2263      	movs	r2, #99	; 0x63
 8004058:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800405a:	4b38      	ldr	r3, [pc, #224]	; (800413c <MX_TIM1_Init+0x138>)
 800405c:	2200      	movs	r2, #0
 800405e:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004060:	4b36      	ldr	r3, [pc, #216]	; (800413c <MX_TIM1_Init+0x138>)
 8004062:	2200      	movs	r2, #0
 8004064:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004066:	4b35      	ldr	r3, [pc, #212]	; (800413c <MX_TIM1_Init+0x138>)
 8004068:	2200      	movs	r2, #0
 800406a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800406c:	4833      	ldr	r0, [pc, #204]	; (800413c <MX_TIM1_Init+0x138>)
 800406e:	f005 fb2d 	bl	80096cc <HAL_TIM_Base_Init>
 8004072:	4603      	mov	r3, r0
 8004074:	2b00      	cmp	r3, #0
 8004076:	d001      	beq.n	800407c <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8004078:	f7ff fb0e 	bl	8003698 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800407c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004080:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004082:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004086:	4619      	mov	r1, r3
 8004088:	482c      	ldr	r0, [pc, #176]	; (800413c <MX_TIM1_Init+0x138>)
 800408a:	f006 faab 	bl	800a5e4 <HAL_TIM_ConfigClockSource>
 800408e:	4603      	mov	r3, r0
 8004090:	2b00      	cmp	r3, #0
 8004092:	d001      	beq.n	8004098 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8004094:	f7ff fb00 	bl	8003698 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004098:	4828      	ldr	r0, [pc, #160]	; (800413c <MX_TIM1_Init+0x138>)
 800409a:	f005 fc6d 	bl	8009978 <HAL_TIM_PWM_Init>
 800409e:	4603      	mov	r3, r0
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d001      	beq.n	80040a8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80040a4:	f7ff faf8 	bl	8003698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040a8:	2300      	movs	r3, #0
 80040aa:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040ac:	2300      	movs	r3, #0
 80040ae:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80040b0:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80040b4:	4619      	mov	r1, r3
 80040b6:	4821      	ldr	r0, [pc, #132]	; (800413c <MX_TIM1_Init+0x138>)
 80040b8:	f007 fb32 	bl	800b720 <HAL_TIMEx_MasterConfigSynchronization>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d001      	beq.n	80040c6 <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 80040c2:	f7ff fae9 	bl	8003698 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040c6:	2360      	movs	r3, #96	; 0x60
 80040c8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80040ca:	2300      	movs	r3, #0
 80040cc:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040ce:	2300      	movs	r3, #0
 80040d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80040d2:	2300      	movs	r3, #0
 80040d4:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040d6:	2300      	movs	r3, #0
 80040d8:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80040da:	2300      	movs	r3, #0
 80040dc:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80040de:	2300      	movs	r3, #0
 80040e0:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80040e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80040e6:	2204      	movs	r2, #4
 80040e8:	4619      	mov	r1, r3
 80040ea:	4814      	ldr	r0, [pc, #80]	; (800413c <MX_TIM1_Init+0x138>)
 80040ec:	f006 f89e 	bl	800a22c <HAL_TIM_PWM_ConfigChannel>
 80040f0:	4603      	mov	r3, r0
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 80040f6:	f7ff facf 	bl	8003698 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80040fa:	2300      	movs	r3, #0
 80040fc:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80040fe:	2300      	movs	r3, #0
 8004100:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004102:	2300      	movs	r3, #0
 8004104:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004106:	2300      	movs	r3, #0
 8004108:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800410a:	2300      	movs	r3, #0
 800410c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800410e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004112:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004114:	2300      	movs	r3, #0
 8004116:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8004118:	1d3b      	adds	r3, r7, #4
 800411a:	4619      	mov	r1, r3
 800411c:	4807      	ldr	r0, [pc, #28]	; (800413c <MX_TIM1_Init+0x138>)
 800411e:	f007 fbdd 	bl	800b8dc <HAL_TIMEx_ConfigBreakDeadTime>
 8004122:	4603      	mov	r3, r0
 8004124:	2b00      	cmp	r3, #0
 8004126:	d001      	beq.n	800412c <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8004128:	f7ff fab6 	bl	8003698 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim1);
 800412c:	4803      	ldr	r0, [pc, #12]	; (800413c <MX_TIM1_Init+0x138>)
 800412e:	f000 fa2b 	bl	8004588 <HAL_TIM_MspPostInit>

}
 8004132:	bf00      	nop
 8004134:	3758      	adds	r7, #88	; 0x58
 8004136:	46bd      	mov	sp, r7
 8004138:	bd80      	pop	{r7, pc}
 800413a:	bf00      	nop
 800413c:	20000650 	.word	0x20000650
 8004140:	40010000 	.word	0x40010000

08004144 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b08a      	sub	sp, #40	; 0x28
 8004148:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800414a:	f107 0318 	add.w	r3, r7, #24
 800414e:	2200      	movs	r2, #0
 8004150:	601a      	str	r2, [r3, #0]
 8004152:	605a      	str	r2, [r3, #4]
 8004154:	609a      	str	r2, [r3, #8]
 8004156:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004158:	f107 0310 	add.w	r3, r7, #16
 800415c:	2200      	movs	r2, #0
 800415e:	601a      	str	r2, [r3, #0]
 8004160:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8004162:	463b      	mov	r3, r7
 8004164:	2200      	movs	r2, #0
 8004166:	601a      	str	r2, [r3, #0]
 8004168:	605a      	str	r2, [r3, #4]
 800416a:	609a      	str	r2, [r3, #8]
 800416c:	60da      	str	r2, [r3, #12]

  htim2.Instance = TIM2;
 800416e:	4b31      	ldr	r3, [pc, #196]	; (8004234 <MX_TIM2_Init+0xf0>)
 8004170:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004174:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 180-1;
 8004176:	4b2f      	ldr	r3, [pc, #188]	; (8004234 <MX_TIM2_Init+0xf0>)
 8004178:	22b3      	movs	r2, #179	; 0xb3
 800417a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800417c:	4b2d      	ldr	r3, [pc, #180]	; (8004234 <MX_TIM2_Init+0xf0>)
 800417e:	2200      	movs	r2, #0
 8004180:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65536-1;
 8004182:	4b2c      	ldr	r3, [pc, #176]	; (8004234 <MX_TIM2_Init+0xf0>)
 8004184:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004188:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800418a:	4b2a      	ldr	r3, [pc, #168]	; (8004234 <MX_TIM2_Init+0xf0>)
 800418c:	2200      	movs	r2, #0
 800418e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004190:	4b28      	ldr	r3, [pc, #160]	; (8004234 <MX_TIM2_Init+0xf0>)
 8004192:	2200      	movs	r2, #0
 8004194:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004196:	4827      	ldr	r0, [pc, #156]	; (8004234 <MX_TIM2_Init+0xf0>)
 8004198:	f005 fa98 	bl	80096cc <HAL_TIM_Base_Init>
 800419c:	4603      	mov	r3, r0
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d001      	beq.n	80041a6 <MX_TIM2_Init+0x62>
  {
    Error_Handler();
 80041a2:	f7ff fa79 	bl	8003698 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80041a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80041aa:	61bb      	str	r3, [r7, #24]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80041ac:	f107 0318 	add.w	r3, r7, #24
 80041b0:	4619      	mov	r1, r3
 80041b2:	4820      	ldr	r0, [pc, #128]	; (8004234 <MX_TIM2_Init+0xf0>)
 80041b4:	f006 fa16 	bl	800a5e4 <HAL_TIM_ConfigClockSource>
 80041b8:	4603      	mov	r3, r0
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d001      	beq.n	80041c2 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 80041be:	f7ff fa6b 	bl	8003698 <Error_Handler>
  }
  if (HAL_TIM_IC_Init(&htim2) != HAL_OK)
 80041c2:	481c      	ldr	r0, [pc, #112]	; (8004234 <MX_TIM2_Init+0xf0>)
 80041c4:	f005 fda8 	bl	8009d18 <HAL_TIM_IC_Init>
 80041c8:	4603      	mov	r3, r0
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d001      	beq.n	80041d2 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80041ce:	f7ff fa63 	bl	8003698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80041d2:	2300      	movs	r3, #0
 80041d4:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80041d6:	2300      	movs	r3, #0
 80041d8:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80041da:	f107 0310 	add.w	r3, r7, #16
 80041de:	4619      	mov	r1, r3
 80041e0:	4814      	ldr	r0, [pc, #80]	; (8004234 <MX_TIM2_Init+0xf0>)
 80041e2:	f007 fa9d 	bl	800b720 <HAL_TIMEx_MasterConfigSynchronization>
 80041e6:	4603      	mov	r3, r0
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d001      	beq.n	80041f0 <MX_TIM2_Init+0xac>
  {
    Error_Handler();
 80041ec:	f7ff fa54 	bl	8003698 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 80041f0:	2300      	movs	r3, #0
 80041f2:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80041f4:	2301      	movs	r3, #1
 80041f6:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80041f8:	2300      	movs	r3, #0
 80041fa:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 80041fc:	2300      	movs	r3, #0
 80041fe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8004200:	463b      	mov	r3, r7
 8004202:	2208      	movs	r2, #8
 8004204:	4619      	mov	r1, r3
 8004206:	480b      	ldr	r0, [pc, #44]	; (8004234 <MX_TIM2_Init+0xf0>)
 8004208:	f005 fe5c 	bl	8009ec4 <HAL_TIM_IC_ConfigChannel>
 800420c:	4603      	mov	r3, r0
 800420e:	2b00      	cmp	r3, #0
 8004210:	d001      	beq.n	8004216 <MX_TIM2_Init+0xd2>
  {
    Error_Handler();
 8004212:	f7ff fa41 	bl	8003698 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim2, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8004216:	463b      	mov	r3, r7
 8004218:	220c      	movs	r2, #12
 800421a:	4619      	mov	r1, r3
 800421c:	4805      	ldr	r0, [pc, #20]	; (8004234 <MX_TIM2_Init+0xf0>)
 800421e:	f005 fe51 	bl	8009ec4 <HAL_TIM_IC_ConfigChannel>
 8004222:	4603      	mov	r3, r0
 8004224:	2b00      	cmp	r3, #0
 8004226:	d001      	beq.n	800422c <MX_TIM2_Init+0xe8>
  {
    Error_Handler();
 8004228:	f7ff fa36 	bl	8003698 <Error_Handler>
  }

}
 800422c:	bf00      	nop
 800422e:	3728      	adds	r7, #40	; 0x28
 8004230:	46bd      	mov	sp, r7
 8004232:	bd80      	pop	{r7, pc}
 8004234:	20000690 	.word	0x20000690

08004238 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b08e      	sub	sp, #56	; 0x38
 800423c:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800423e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004242:	2200      	movs	r2, #0
 8004244:	601a      	str	r2, [r3, #0]
 8004246:	605a      	str	r2, [r3, #4]
 8004248:	609a      	str	r2, [r3, #8]
 800424a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800424c:	f107 0320 	add.w	r3, r7, #32
 8004250:	2200      	movs	r2, #0
 8004252:	601a      	str	r2, [r3, #0]
 8004254:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004256:	1d3b      	adds	r3, r7, #4
 8004258:	2200      	movs	r2, #0
 800425a:	601a      	str	r2, [r3, #0]
 800425c:	605a      	str	r2, [r3, #4]
 800425e:	609a      	str	r2, [r3, #8]
 8004260:	60da      	str	r2, [r3, #12]
 8004262:	611a      	str	r2, [r3, #16]
 8004264:	615a      	str	r2, [r3, #20]
 8004266:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 8004268:	4b32      	ldr	r3, [pc, #200]	; (8004334 <MX_TIM3_Init+0xfc>)
 800426a:	4a33      	ldr	r2, [pc, #204]	; (8004338 <MX_TIM3_Init+0x100>)
 800426c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 800426e:	4b31      	ldr	r3, [pc, #196]	; (8004334 <MX_TIM3_Init+0xfc>)
 8004270:	2259      	movs	r2, #89	; 0x59
 8004272:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004274:	4b2f      	ldr	r3, [pc, #188]	; (8004334 <MX_TIM3_Init+0xfc>)
 8004276:	2200      	movs	r2, #0
 8004278:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 20000-1;
 800427a:	4b2e      	ldr	r3, [pc, #184]	; (8004334 <MX_TIM3_Init+0xfc>)
 800427c:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8004280:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004282:	4b2c      	ldr	r3, [pc, #176]	; (8004334 <MX_TIM3_Init+0xfc>)
 8004284:	2200      	movs	r2, #0
 8004286:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004288:	4b2a      	ldr	r3, [pc, #168]	; (8004334 <MX_TIM3_Init+0xfc>)
 800428a:	2200      	movs	r2, #0
 800428c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800428e:	4829      	ldr	r0, [pc, #164]	; (8004334 <MX_TIM3_Init+0xfc>)
 8004290:	f005 fa1c 	bl	80096cc <HAL_TIM_Base_Init>
 8004294:	4603      	mov	r3, r0
 8004296:	2b00      	cmp	r3, #0
 8004298:	d001      	beq.n	800429e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800429a:	f7ff f9fd 	bl	8003698 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800429e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80042a2:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80042a4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80042a8:	4619      	mov	r1, r3
 80042aa:	4822      	ldr	r0, [pc, #136]	; (8004334 <MX_TIM3_Init+0xfc>)
 80042ac:	f006 f99a 	bl	800a5e4 <HAL_TIM_ConfigClockSource>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 80042b6:	f7ff f9ef 	bl	8003698 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80042ba:	481e      	ldr	r0, [pc, #120]	; (8004334 <MX_TIM3_Init+0xfc>)
 80042bc:	f005 fb5c 	bl	8009978 <HAL_TIM_PWM_Init>
 80042c0:	4603      	mov	r3, r0
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d001      	beq.n	80042ca <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 80042c6:	f7ff f9e7 	bl	8003698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80042ca:	2300      	movs	r3, #0
 80042cc:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80042ce:	2300      	movs	r3, #0
 80042d0:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80042d2:	f107 0320 	add.w	r3, r7, #32
 80042d6:	4619      	mov	r1, r3
 80042d8:	4816      	ldr	r0, [pc, #88]	; (8004334 <MX_TIM3_Init+0xfc>)
 80042da:	f007 fa21 	bl	800b720 <HAL_TIMEx_MasterConfigSynchronization>
 80042de:	4603      	mov	r3, r0
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d001      	beq.n	80042e8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80042e4:	f7ff f9d8 	bl	8003698 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80042e8:	2360      	movs	r3, #96	; 0x60
 80042ea:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;
 80042ec:	f240 53dc 	movw	r3, #1500	; 0x5dc
 80042f0:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80042f2:	2300      	movs	r3, #0
 80042f4:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80042f6:	2300      	movs	r3, #0
 80042f8:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80042fa:	1d3b      	adds	r3, r7, #4
 80042fc:	2200      	movs	r2, #0
 80042fe:	4619      	mov	r1, r3
 8004300:	480c      	ldr	r0, [pc, #48]	; (8004334 <MX_TIM3_Init+0xfc>)
 8004302:	f005 ff93 	bl	800a22c <HAL_TIM_PWM_ConfigChannel>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d001      	beq.n	8004310 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 800430c:	f7ff f9c4 	bl	8003698 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8004310:	1d3b      	adds	r3, r7, #4
 8004312:	2204      	movs	r2, #4
 8004314:	4619      	mov	r1, r3
 8004316:	4807      	ldr	r0, [pc, #28]	; (8004334 <MX_TIM3_Init+0xfc>)
 8004318:	f005 ff88 	bl	800a22c <HAL_TIM_PWM_ConfigChannel>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d001      	beq.n	8004326 <MX_TIM3_Init+0xee>
  {
    Error_Handler();
 8004322:	f7ff f9b9 	bl	8003698 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim3);
 8004326:	4803      	ldr	r0, [pc, #12]	; (8004334 <MX_TIM3_Init+0xfc>)
 8004328:	f000 f92e 	bl	8004588 <HAL_TIM_MspPostInit>

}
 800432c:	bf00      	nop
 800432e:	3738      	adds	r7, #56	; 0x38
 8004330:	46bd      	mov	sp, r7
 8004332:	bd80      	pop	{r7, pc}
 8004334:	20000610 	.word	0x20000610
 8004338:	40000400 	.word	0x40000400

0800433c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b096      	sub	sp, #88	; 0x58
 8004340:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004342:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8004346:	2200      	movs	r2, #0
 8004348:	601a      	str	r2, [r3, #0]
 800434a:	605a      	str	r2, [r3, #4]
 800434c:	609a      	str	r2, [r3, #8]
 800434e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004350:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004354:	2200      	movs	r2, #0
 8004356:	601a      	str	r2, [r3, #0]
 8004358:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800435a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800435e:	2200      	movs	r2, #0
 8004360:	601a      	str	r2, [r3, #0]
 8004362:	605a      	str	r2, [r3, #4]
 8004364:	609a      	str	r2, [r3, #8]
 8004366:	60da      	str	r2, [r3, #12]
 8004368:	611a      	str	r2, [r3, #16]
 800436a:	615a      	str	r2, [r3, #20]
 800436c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800436e:	1d3b      	adds	r3, r7, #4
 8004370:	2220      	movs	r2, #32
 8004372:	2100      	movs	r1, #0
 8004374:	4618      	mov	r0, r3
 8004376:	f008 faa3 	bl	800c8c0 <memset>

  htim8.Instance = TIM8;
 800437a:	4b3d      	ldr	r3, [pc, #244]	; (8004470 <MX_TIM8_Init+0x134>)
 800437c:	4a3d      	ldr	r2, [pc, #244]	; (8004474 <MX_TIM8_Init+0x138>)
 800437e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 180-1;
 8004380:	4b3b      	ldr	r3, [pc, #236]	; (8004470 <MX_TIM8_Init+0x134>)
 8004382:	22b3      	movs	r2, #179	; 0xb3
 8004384:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004386:	4b3a      	ldr	r3, [pc, #232]	; (8004470 <MX_TIM8_Init+0x134>)
 8004388:	2200      	movs	r2, #0
 800438a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 100-1;
 800438c:	4b38      	ldr	r3, [pc, #224]	; (8004470 <MX_TIM8_Init+0x134>)
 800438e:	2263      	movs	r2, #99	; 0x63
 8004390:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004392:	4b37      	ldr	r3, [pc, #220]	; (8004470 <MX_TIM8_Init+0x134>)
 8004394:	2200      	movs	r2, #0
 8004396:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004398:	4b35      	ldr	r3, [pc, #212]	; (8004470 <MX_TIM8_Init+0x134>)
 800439a:	2200      	movs	r2, #0
 800439c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800439e:	4b34      	ldr	r3, [pc, #208]	; (8004470 <MX_TIM8_Init+0x134>)
 80043a0:	2200      	movs	r2, #0
 80043a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80043a4:	4832      	ldr	r0, [pc, #200]	; (8004470 <MX_TIM8_Init+0x134>)
 80043a6:	f005 f991 	bl	80096cc <HAL_TIM_Base_Init>
 80043aa:	4603      	mov	r3, r0
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d001      	beq.n	80043b4 <MX_TIM8_Init+0x78>
  {
    Error_Handler();
 80043b0:	f7ff f972 	bl	8003698 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80043b4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80043b8:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80043ba:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80043be:	4619      	mov	r1, r3
 80043c0:	482b      	ldr	r0, [pc, #172]	; (8004470 <MX_TIM8_Init+0x134>)
 80043c2:	f006 f90f 	bl	800a5e4 <HAL_TIM_ConfigClockSource>
 80043c6:	4603      	mov	r3, r0
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d001      	beq.n	80043d0 <MX_TIM8_Init+0x94>
  {
    Error_Handler();
 80043cc:	f7ff f964 	bl	8003698 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80043d0:	4827      	ldr	r0, [pc, #156]	; (8004470 <MX_TIM8_Init+0x134>)
 80043d2:	f005 fad1 	bl	8009978 <HAL_TIM_PWM_Init>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d001      	beq.n	80043e0 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 80043dc:	f7ff f95c 	bl	8003698 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80043e0:	2300      	movs	r3, #0
 80043e2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80043e4:	2300      	movs	r3, #0
 80043e6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80043e8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80043ec:	4619      	mov	r1, r3
 80043ee:	4820      	ldr	r0, [pc, #128]	; (8004470 <MX_TIM8_Init+0x134>)
 80043f0:	f007 f996 	bl	800b720 <HAL_TIMEx_MasterConfigSynchronization>
 80043f4:	4603      	mov	r3, r0
 80043f6:	2b00      	cmp	r3, #0
 80043f8:	d001      	beq.n	80043fe <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 80043fa:	f7ff f94d 	bl	8003698 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043fe:	2360      	movs	r3, #96	; 0x60
 8004400:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8004402:	2300      	movs	r3, #0
 8004404:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004406:	2300      	movs	r3, #0
 8004408:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800440a:	2300      	movs	r3, #0
 800440c:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800440e:	2300      	movs	r3, #0
 8004410:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8004412:	2300      	movs	r3, #0
 8004414:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004416:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800441a:	220c      	movs	r2, #12
 800441c:	4619      	mov	r1, r3
 800441e:	4814      	ldr	r0, [pc, #80]	; (8004470 <MX_TIM8_Init+0x134>)
 8004420:	f005 ff04 	bl	800a22c <HAL_TIM_PWM_ConfigChannel>
 8004424:	4603      	mov	r3, r0
 8004426:	2b00      	cmp	r3, #0
 8004428:	d001      	beq.n	800442e <MX_TIM8_Init+0xf2>
  {
    Error_Handler();
 800442a:	f7ff f935 	bl	8003698 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800442e:	2300      	movs	r3, #0
 8004430:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8004432:	2300      	movs	r3, #0
 8004434:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004436:	2300      	movs	r3, #0
 8004438:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800443a:	2300      	movs	r3, #0
 800443c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800443e:	2300      	movs	r3, #0
 8004440:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8004442:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004446:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004448:	2300      	movs	r3, #0
 800444a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 800444c:	1d3b      	adds	r3, r7, #4
 800444e:	4619      	mov	r1, r3
 8004450:	4807      	ldr	r0, [pc, #28]	; (8004470 <MX_TIM8_Init+0x134>)
 8004452:	f007 fa43 	bl	800b8dc <HAL_TIMEx_ConfigBreakDeadTime>
 8004456:	4603      	mov	r3, r0
 8004458:	2b00      	cmp	r3, #0
 800445a:	d001      	beq.n	8004460 <MX_TIM8_Init+0x124>
  {
    Error_Handler();
 800445c:	f7ff f91c 	bl	8003698 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim8);
 8004460:	4803      	ldr	r0, [pc, #12]	; (8004470 <MX_TIM8_Init+0x134>)
 8004462:	f000 f891 	bl	8004588 <HAL_TIM_MspPostInit>

}
 8004466:	bf00      	nop
 8004468:	3758      	adds	r7, #88	; 0x58
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	200005d0 	.word	0x200005d0
 8004474:	40010400 	.word	0x40010400

08004478 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004478:	b580      	push	{r7, lr}
 800447a:	b08c      	sub	sp, #48	; 0x30
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004480:	f107 031c 	add.w	r3, r7, #28
 8004484:	2200      	movs	r2, #0
 8004486:	601a      	str	r2, [r3, #0]
 8004488:	605a      	str	r2, [r3, #4]
 800448a:	609a      	str	r2, [r3, #8]
 800448c:	60da      	str	r2, [r3, #12]
 800448e:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM1)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a37      	ldr	r2, [pc, #220]	; (8004574 <HAL_TIM_Base_MspInit+0xfc>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d10e      	bne.n	80044b8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800449a:	2300      	movs	r3, #0
 800449c:	61bb      	str	r3, [r7, #24]
 800449e:	4b36      	ldr	r3, [pc, #216]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 80044a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a2:	4a35      	ldr	r2, [pc, #212]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 80044a4:	f043 0301 	orr.w	r3, r3, #1
 80044a8:	6453      	str	r3, [r2, #68]	; 0x44
 80044aa:	4b33      	ldr	r3, [pc, #204]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 80044ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ae:	f003 0301 	and.w	r3, r3, #1
 80044b2:	61bb      	str	r3, [r7, #24]
 80044b4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_TIM8_CLK_ENABLE();
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 80044b6:	e059      	b.n	800456c <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM2)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80044c0:	d12d      	bne.n	800451e <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80044c2:	2300      	movs	r3, #0
 80044c4:	617b      	str	r3, [r7, #20]
 80044c6:	4b2c      	ldr	r3, [pc, #176]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 80044c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044ca:	4a2b      	ldr	r2, [pc, #172]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 80044cc:	f043 0301 	orr.w	r3, r3, #1
 80044d0:	6413      	str	r3, [r2, #64]	; 0x40
 80044d2:	4b29      	ldr	r3, [pc, #164]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 80044d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044d6:	f003 0301 	and.w	r3, r3, #1
 80044da:	617b      	str	r3, [r7, #20]
 80044dc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80044de:	2300      	movs	r3, #0
 80044e0:	613b      	str	r3, [r7, #16]
 80044e2:	4b25      	ldr	r3, [pc, #148]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 80044e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044e6:	4a24      	ldr	r2, [pc, #144]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 80044e8:	f043 0302 	orr.w	r3, r3, #2
 80044ec:	6313      	str	r3, [r2, #48]	; 0x30
 80044ee:	4b22      	ldr	r3, [pc, #136]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 80044f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044f2:	f003 0302 	and.w	r3, r3, #2
 80044f6:	613b      	str	r3, [r7, #16]
 80044f8:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ClimbSpeed_TIM2_CH3_Pin|ClimbSpeed_TIM2_CH4_Pin;
 80044fa:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80044fe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004500:	2302      	movs	r3, #2
 8004502:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004504:	2300      	movs	r3, #0
 8004506:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004508:	2300      	movs	r3, #0
 800450a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800450c:	2301      	movs	r3, #1
 800450e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004510:	f107 031c 	add.w	r3, r7, #28
 8004514:	4619      	mov	r1, r3
 8004516:	4819      	ldr	r0, [pc, #100]	; (800457c <HAL_TIM_Base_MspInit+0x104>)
 8004518:	f002 f8f4 	bl	8006704 <HAL_GPIO_Init>
}
 800451c:	e026      	b.n	800456c <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM3)
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4a17      	ldr	r2, [pc, #92]	; (8004580 <HAL_TIM_Base_MspInit+0x108>)
 8004524:	4293      	cmp	r3, r2
 8004526:	d10e      	bne.n	8004546 <HAL_TIM_Base_MspInit+0xce>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004528:	2300      	movs	r3, #0
 800452a:	60fb      	str	r3, [r7, #12]
 800452c:	4b12      	ldr	r3, [pc, #72]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 800452e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004530:	4a11      	ldr	r2, [pc, #68]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 8004532:	f043 0302 	orr.w	r3, r3, #2
 8004536:	6413      	str	r3, [r2, #64]	; 0x40
 8004538:	4b0f      	ldr	r3, [pc, #60]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 800453a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800453c:	f003 0302 	and.w	r3, r3, #2
 8004540:	60fb      	str	r3, [r7, #12]
 8004542:	68fb      	ldr	r3, [r7, #12]
}
 8004544:	e012      	b.n	800456c <HAL_TIM_Base_MspInit+0xf4>
  else if(tim_baseHandle->Instance==TIM8)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	4a0e      	ldr	r2, [pc, #56]	; (8004584 <HAL_TIM_Base_MspInit+0x10c>)
 800454c:	4293      	cmp	r3, r2
 800454e:	d10d      	bne.n	800456c <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004550:	2300      	movs	r3, #0
 8004552:	60bb      	str	r3, [r7, #8]
 8004554:	4b08      	ldr	r3, [pc, #32]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 8004556:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004558:	4a07      	ldr	r2, [pc, #28]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 800455a:	f043 0302 	orr.w	r3, r3, #2
 800455e:	6453      	str	r3, [r2, #68]	; 0x44
 8004560:	4b05      	ldr	r3, [pc, #20]	; (8004578 <HAL_TIM_Base_MspInit+0x100>)
 8004562:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004564:	f003 0302 	and.w	r3, r3, #2
 8004568:	60bb      	str	r3, [r7, #8]
 800456a:	68bb      	ldr	r3, [r7, #8]
}
 800456c:	bf00      	nop
 800456e:	3730      	adds	r7, #48	; 0x30
 8004570:	46bd      	mov	sp, r7
 8004572:	bd80      	pop	{r7, pc}
 8004574:	40010000 	.word	0x40010000
 8004578:	40023800 	.word	0x40023800
 800457c:	40020400 	.word	0x40020400
 8004580:	40000400 	.word	0x40000400
 8004584:	40010400 	.word	0x40010400

08004588 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b08a      	sub	sp, #40	; 0x28
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004590:	f107 0314 	add.w	r3, r7, #20
 8004594:	2200      	movs	r2, #0
 8004596:	601a      	str	r2, [r3, #0]
 8004598:	605a      	str	r2, [r3, #4]
 800459a:	609a      	str	r2, [r3, #8]
 800459c:	60da      	str	r2, [r3, #12]
 800459e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	4a37      	ldr	r2, [pc, #220]	; (8004684 <HAL_TIM_MspPostInit+0xfc>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d11f      	bne.n	80045ea <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80045aa:	2300      	movs	r3, #0
 80045ac:	613b      	str	r3, [r7, #16]
 80045ae:	4b36      	ldr	r3, [pc, #216]	; (8004688 <HAL_TIM_MspPostInit+0x100>)
 80045b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045b2:	4a35      	ldr	r2, [pc, #212]	; (8004688 <HAL_TIM_MspPostInit+0x100>)
 80045b4:	f043 0301 	orr.w	r3, r3, #1
 80045b8:	6313      	str	r3, [r2, #48]	; 0x30
 80045ba:	4b33      	ldr	r3, [pc, #204]	; (8004688 <HAL_TIM_MspPostInit+0x100>)
 80045bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045be:	f003 0301 	and.w	r3, r3, #1
 80045c2:	613b      	str	r3, [r7, #16]
 80045c4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = Climb_TIM1_CH2_Pin;
 80045c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80045ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045cc:	2302      	movs	r3, #2
 80045ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d0:	2300      	movs	r3, #0
 80045d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045d4:	2300      	movs	r3, #0
 80045d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80045d8:	2301      	movs	r3, #1
 80045da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM1_CH2_GPIO_Port, &GPIO_InitStruct);
 80045dc:	f107 0314 	add.w	r3, r7, #20
 80045e0:	4619      	mov	r1, r3
 80045e2:	482a      	ldr	r0, [pc, #168]	; (800468c <HAL_TIM_MspPostInit+0x104>)
 80045e4:	f002 f88e 	bl	8006704 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80045e8:	e047      	b.n	800467a <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM3)
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	4a28      	ldr	r2, [pc, #160]	; (8004690 <HAL_TIM_MspPostInit+0x108>)
 80045f0:	4293      	cmp	r3, r2
 80045f2:	d11e      	bne.n	8004632 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80045f4:	2300      	movs	r3, #0
 80045f6:	60fb      	str	r3, [r7, #12]
 80045f8:	4b23      	ldr	r3, [pc, #140]	; (8004688 <HAL_TIM_MspPostInit+0x100>)
 80045fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fc:	4a22      	ldr	r2, [pc, #136]	; (8004688 <HAL_TIM_MspPostInit+0x100>)
 80045fe:	f043 0304 	orr.w	r3, r3, #4
 8004602:	6313      	str	r3, [r2, #48]	; 0x30
 8004604:	4b20      	ldr	r3, [pc, #128]	; (8004688 <HAL_TIM_MspPostInit+0x100>)
 8004606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004608:	f003 0304 	and.w	r3, r3, #4
 800460c:	60fb      	str	r3, [r7, #12]
 800460e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = Wheel_TIM3_CH1_Pin|Wheel_TIM3_CH2_Pin;
 8004610:	23c0      	movs	r3, #192	; 0xc0
 8004612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004614:	2302      	movs	r3, #2
 8004616:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004618:	2300      	movs	r3, #0
 800461a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800461c:	2300      	movs	r3, #0
 800461e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8004620:	2302      	movs	r3, #2
 8004622:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004624:	f107 0314 	add.w	r3, r7, #20
 8004628:	4619      	mov	r1, r3
 800462a:	481a      	ldr	r0, [pc, #104]	; (8004694 <HAL_TIM_MspPostInit+0x10c>)
 800462c:	f002 f86a 	bl	8006704 <HAL_GPIO_Init>
}
 8004630:	e023      	b.n	800467a <HAL_TIM_MspPostInit+0xf2>
  else if(timHandle->Instance==TIM8)
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	4a18      	ldr	r2, [pc, #96]	; (8004698 <HAL_TIM_MspPostInit+0x110>)
 8004638:	4293      	cmp	r3, r2
 800463a:	d11e      	bne.n	800467a <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800463c:	2300      	movs	r3, #0
 800463e:	60bb      	str	r3, [r7, #8]
 8004640:	4b11      	ldr	r3, [pc, #68]	; (8004688 <HAL_TIM_MspPostInit+0x100>)
 8004642:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004644:	4a10      	ldr	r2, [pc, #64]	; (8004688 <HAL_TIM_MspPostInit+0x100>)
 8004646:	f043 0304 	orr.w	r3, r3, #4
 800464a:	6313      	str	r3, [r2, #48]	; 0x30
 800464c:	4b0e      	ldr	r3, [pc, #56]	; (8004688 <HAL_TIM_MspPostInit+0x100>)
 800464e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004650:	f003 0304 	and.w	r3, r3, #4
 8004654:	60bb      	str	r3, [r7, #8]
 8004656:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Climb_TIM8_CH4_Pin;
 8004658:	f44f 7300 	mov.w	r3, #512	; 0x200
 800465c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800465e:	2302      	movs	r3, #2
 8004660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004662:	2300      	movs	r3, #0
 8004664:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004666:	2300      	movs	r3, #0
 8004668:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800466a:	2303      	movs	r3, #3
 800466c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(Climb_TIM8_CH4_GPIO_Port, &GPIO_InitStruct);
 800466e:	f107 0314 	add.w	r3, r7, #20
 8004672:	4619      	mov	r1, r3
 8004674:	4807      	ldr	r0, [pc, #28]	; (8004694 <HAL_TIM_MspPostInit+0x10c>)
 8004676:	f002 f845 	bl	8006704 <HAL_GPIO_Init>
}
 800467a:	bf00      	nop
 800467c:	3728      	adds	r7, #40	; 0x28
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}
 8004682:	bf00      	nop
 8004684:	40010000 	.word	0x40010000
 8004688:	40023800 	.word	0x40023800
 800468c:	40020000 	.word	0x40020000
 8004690:	40000400 	.word	0x40000400
 8004694:	40020800 	.word	0x40020800
 8004698:	40010400 	.word	0x40010400

0800469c <MX_USART3_UART_Init>:
DMA_HandleTypeDef hdma_usart3_rx;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800469c:	b580      	push	{r7, lr}
 800469e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80046a0:	4b11      	ldr	r3, [pc, #68]	; (80046e8 <MX_USART3_UART_Init+0x4c>)
 80046a2:	4a12      	ldr	r2, [pc, #72]	; (80046ec <MX_USART3_UART_Init+0x50>)
 80046a4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80046a6:	4b10      	ldr	r3, [pc, #64]	; (80046e8 <MX_USART3_UART_Init+0x4c>)
 80046a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80046ac:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80046ae:	4b0e      	ldr	r3, [pc, #56]	; (80046e8 <MX_USART3_UART_Init+0x4c>)
 80046b0:	2200      	movs	r2, #0
 80046b2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80046b4:	4b0c      	ldr	r3, [pc, #48]	; (80046e8 <MX_USART3_UART_Init+0x4c>)
 80046b6:	2200      	movs	r2, #0
 80046b8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80046ba:	4b0b      	ldr	r3, [pc, #44]	; (80046e8 <MX_USART3_UART_Init+0x4c>)
 80046bc:	2200      	movs	r2, #0
 80046be:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80046c0:	4b09      	ldr	r3, [pc, #36]	; (80046e8 <MX_USART3_UART_Init+0x4c>)
 80046c2:	220c      	movs	r2, #12
 80046c4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80046c6:	4b08      	ldr	r3, [pc, #32]	; (80046e8 <MX_USART3_UART_Init+0x4c>)
 80046c8:	2200      	movs	r2, #0
 80046ca:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80046cc:	4b06      	ldr	r3, [pc, #24]	; (80046e8 <MX_USART3_UART_Init+0x4c>)
 80046ce:	2200      	movs	r2, #0
 80046d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80046d2:	4805      	ldr	r0, [pc, #20]	; (80046e8 <MX_USART3_UART_Init+0x4c>)
 80046d4:	f007 f9ce 	bl	800ba74 <HAL_UART_Init>
 80046d8:	4603      	mov	r3, r0
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d001      	beq.n	80046e2 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 80046de:	f7fe ffdb 	bl	8003698 <Error_Handler>
  }

}
 80046e2:	bf00      	nop
 80046e4:	bd80      	pop	{r7, pc}
 80046e6:	bf00      	nop
 80046e8:	20000730 	.word	0x20000730
 80046ec:	40004800 	.word	0x40004800

080046f0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b08a      	sub	sp, #40	; 0x28
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80046f8:	f107 0314 	add.w	r3, r7, #20
 80046fc:	2200      	movs	r2, #0
 80046fe:	601a      	str	r2, [r3, #0]
 8004700:	605a      	str	r2, [r3, #4]
 8004702:	609a      	str	r2, [r3, #8]
 8004704:	60da      	str	r2, [r3, #12]
 8004706:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a30      	ldr	r2, [pc, #192]	; (80047d0 <HAL_UART_MspInit+0xe0>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d15a      	bne.n	80047c8 <HAL_UART_MspInit+0xd8>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8004712:	2300      	movs	r3, #0
 8004714:	613b      	str	r3, [r7, #16]
 8004716:	4b2f      	ldr	r3, [pc, #188]	; (80047d4 <HAL_UART_MspInit+0xe4>)
 8004718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471a:	4a2e      	ldr	r2, [pc, #184]	; (80047d4 <HAL_UART_MspInit+0xe4>)
 800471c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004720:	6413      	str	r3, [r2, #64]	; 0x40
 8004722:	4b2c      	ldr	r3, [pc, #176]	; (80047d4 <HAL_UART_MspInit+0xe4>)
 8004724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004726:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800472a:	613b      	str	r3, [r7, #16]
 800472c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800472e:	2300      	movs	r3, #0
 8004730:	60fb      	str	r3, [r7, #12]
 8004732:	4b28      	ldr	r3, [pc, #160]	; (80047d4 <HAL_UART_MspInit+0xe4>)
 8004734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004736:	4a27      	ldr	r2, [pc, #156]	; (80047d4 <HAL_UART_MspInit+0xe4>)
 8004738:	f043 0308 	orr.w	r3, r3, #8
 800473c:	6313      	str	r3, [r2, #48]	; 0x30
 800473e:	4b25      	ldr	r3, [pc, #148]	; (80047d4 <HAL_UART_MspInit+0xe4>)
 8004740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004742:	f003 0308 	and.w	r3, r3, #8
 8004746:	60fb      	str	r3, [r7, #12]
 8004748:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = HubM_UART3_TX_Pin|HubM_UART3_RX_Pin;
 800474a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800474e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004750:	2302      	movs	r3, #2
 8004752:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004754:	2300      	movs	r3, #0
 8004756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004758:	2303      	movs	r3, #3
 800475a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800475c:	2307      	movs	r3, #7
 800475e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004760:	f107 0314 	add.w	r3, r7, #20
 8004764:	4619      	mov	r1, r3
 8004766:	481c      	ldr	r0, [pc, #112]	; (80047d8 <HAL_UART_MspInit+0xe8>)
 8004768:	f001 ffcc 	bl	8006704 <HAL_GPIO_Init>

    /* USART3 DMA Init */
    /* USART3_RX Init */
    hdma_usart3_rx.Instance = DMA1_Stream1;
 800476c:	4b1b      	ldr	r3, [pc, #108]	; (80047dc <HAL_UART_MspInit+0xec>)
 800476e:	4a1c      	ldr	r2, [pc, #112]	; (80047e0 <HAL_UART_MspInit+0xf0>)
 8004770:	601a      	str	r2, [r3, #0]
    hdma_usart3_rx.Init.Channel = DMA_CHANNEL_4;
 8004772:	4b1a      	ldr	r3, [pc, #104]	; (80047dc <HAL_UART_MspInit+0xec>)
 8004774:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004778:	605a      	str	r2, [r3, #4]
    hdma_usart3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800477a:	4b18      	ldr	r3, [pc, #96]	; (80047dc <HAL_UART_MspInit+0xec>)
 800477c:	2200      	movs	r2, #0
 800477e:	609a      	str	r2, [r3, #8]
    hdma_usart3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004780:	4b16      	ldr	r3, [pc, #88]	; (80047dc <HAL_UART_MspInit+0xec>)
 8004782:	2200      	movs	r2, #0
 8004784:	60da      	str	r2, [r3, #12]
    hdma_usart3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004786:	4b15      	ldr	r3, [pc, #84]	; (80047dc <HAL_UART_MspInit+0xec>)
 8004788:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800478c:	611a      	str	r2, [r3, #16]
    hdma_usart3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800478e:	4b13      	ldr	r3, [pc, #76]	; (80047dc <HAL_UART_MspInit+0xec>)
 8004790:	2200      	movs	r2, #0
 8004792:	615a      	str	r2, [r3, #20]
    hdma_usart3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004794:	4b11      	ldr	r3, [pc, #68]	; (80047dc <HAL_UART_MspInit+0xec>)
 8004796:	2200      	movs	r2, #0
 8004798:	619a      	str	r2, [r3, #24]
    hdma_usart3_rx.Init.Mode = DMA_NORMAL;
 800479a:	4b10      	ldr	r3, [pc, #64]	; (80047dc <HAL_UART_MspInit+0xec>)
 800479c:	2200      	movs	r2, #0
 800479e:	61da      	str	r2, [r3, #28]
    hdma_usart3_rx.Init.Priority = DMA_PRIORITY_LOW;
 80047a0:	4b0e      	ldr	r3, [pc, #56]	; (80047dc <HAL_UART_MspInit+0xec>)
 80047a2:	2200      	movs	r2, #0
 80047a4:	621a      	str	r2, [r3, #32]
    hdma_usart3_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80047a6:	4b0d      	ldr	r3, [pc, #52]	; (80047dc <HAL_UART_MspInit+0xec>)
 80047a8:	2200      	movs	r2, #0
 80047aa:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart3_rx) != HAL_OK)
 80047ac:	480b      	ldr	r0, [pc, #44]	; (80047dc <HAL_UART_MspInit+0xec>)
 80047ae:	f001 fabd 	bl	8005d2c <HAL_DMA_Init>
 80047b2:	4603      	mov	r3, r0
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d001      	beq.n	80047bc <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 80047b8:	f7fe ff6e 	bl	8003698 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart3_rx);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	4a07      	ldr	r2, [pc, #28]	; (80047dc <HAL_UART_MspInit+0xec>)
 80047c0:	635a      	str	r2, [r3, #52]	; 0x34
 80047c2:	4a06      	ldr	r2, [pc, #24]	; (80047dc <HAL_UART_MspInit+0xec>)
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 80047c8:	bf00      	nop
 80047ca:	3728      	adds	r7, #40	; 0x28
 80047cc:	46bd      	mov	sp, r7
 80047ce:	bd80      	pop	{r7, pc}
 80047d0:	40004800 	.word	0x40004800
 80047d4:	40023800 	.word	0x40023800
 80047d8:	40020c00 	.word	0x40020c00
 80047dc:	200006d0 	.word	0x200006d0
 80047e0:	40026028 	.word	0x40026028

080047e4 <wheelSpeedControl_Init>:

  joy_pos_buffer_cnt++;
}

void wheelSpeedControl_Init(WheelSpeed* wheel, float max_lin_speed, float max_ang_speed)
{
 80047e4:	b480      	push	{r7}
 80047e6:	b085      	sub	sp, #20
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	ed87 0a02 	vstr	s0, [r7, #8]
 80047f0:	edc7 0a01 	vstr	s1, [r7, #4]
  wheel->stable_cnt = 0;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	2200      	movs	r2, #0
 80047f8:	611a      	str	r2, [r3, #16]
  wheel->cur_r = 0.0f;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f04f 0200 	mov.w	r2, #0
 8004800:	605a      	str	r2, [r3, #4]
  wheel->cur_l = 0.0f;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f04f 0200 	mov.w	r2, #0
 8004808:	601a      	str	r2, [r3, #0]
  wheel->pre_l= 0.0f;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	f04f 0200 	mov.w	r2, #0
 8004810:	609a      	str	r2, [r3, #8]
  wheel->pre_r = 0.0f;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	f04f 0200 	mov.w	r2, #0
 8004818:	60da      	str	r2, [r3, #12]
  wheel->max_angular_speed = max_ang_speed;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	687a      	ldr	r2, [r7, #4]
 800481e:	619a      	str	r2, [r3, #24]
  wheel->max_linear_speed = max_lin_speed;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	68ba      	ldr	r2, [r7, #8]
 8004824:	615a      	str	r2, [r3, #20]
  wheel->start_from_stationary = false;
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	771a      	strb	r2, [r3, #28]
}
 800482c:	bf00      	nop
 800482e:	3714      	adds	r7, #20
 8004830:	46bd      	mov	sp, r7
 8004832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004836:	4770      	bx	lr

08004838 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 


  ldr   sp, =_estack       /* set stack pointer */
 8004838:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004870 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800483c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800483e:	e003      	b.n	8004848 <LoopCopyDataInit>

08004840 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004840:	4b0c      	ldr	r3, [pc, #48]	; (8004874 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004842:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004844:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004846:	3104      	adds	r1, #4

08004848 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004848:	480b      	ldr	r0, [pc, #44]	; (8004878 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800484a:	4b0c      	ldr	r3, [pc, #48]	; (800487c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800484c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800484e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004850:	d3f6      	bcc.n	8004840 <CopyDataInit>
  ldr  r2, =_sbss
 8004852:	4a0b      	ldr	r2, [pc, #44]	; (8004880 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004854:	e002      	b.n	800485c <LoopFillZerobss>

08004856 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004856:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004858:	f842 3b04 	str.w	r3, [r2], #4

0800485c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800485c:	4b09      	ldr	r3, [pc, #36]	; (8004884 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800485e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004860:	d3f9      	bcc.n	8004856 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004862:	f7ff fbb9 	bl	8003fd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004866:	f008 f807 	bl	800c878 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800486a:	f7fd fbc5 	bl	8001ff8 <main>
  bx  lr    
 800486e:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004870:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8004874:	0800eb20 	.word	0x0800eb20
  ldr  r0, =_sdata
 8004878:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800487c:	20000274 	.word	0x20000274
  ldr  r2, =_sbss
 8004880:	20000278 	.word	0x20000278
  ldr  r3, = _ebss
 8004884:	20000774 	.word	0x20000774

08004888 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004888:	e7fe      	b.n	8004888 <ADC_IRQHandler>
	...

0800488c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800488c:	b580      	push	{r7, lr}
 800488e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004890:	4b0e      	ldr	r3, [pc, #56]	; (80048cc <HAL_Init+0x40>)
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	4a0d      	ldr	r2, [pc, #52]	; (80048cc <HAL_Init+0x40>)
 8004896:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800489a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800489c:	4b0b      	ldr	r3, [pc, #44]	; (80048cc <HAL_Init+0x40>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	4a0a      	ldr	r2, [pc, #40]	; (80048cc <HAL_Init+0x40>)
 80048a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80048a8:	4b08      	ldr	r3, [pc, #32]	; (80048cc <HAL_Init+0x40>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	4a07      	ldr	r2, [pc, #28]	; (80048cc <HAL_Init+0x40>)
 80048ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80048b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80048b4:	2003      	movs	r0, #3
 80048b6:	f001 f9a1 	bl	8005bfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80048ba:	2000      	movs	r0, #0
 80048bc:	f000 f808 	bl	80048d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80048c0:	f7ff fb18 	bl	8003ef4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80048c4:	2300      	movs	r3, #0
}
 80048c6:	4618      	mov	r0, r3
 80048c8:	bd80      	pop	{r7, pc}
 80048ca:	bf00      	nop
 80048cc:	40023c00 	.word	0x40023c00

080048d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80048d0:	b580      	push	{r7, lr}
 80048d2:	b082      	sub	sp, #8
 80048d4:	af00      	add	r7, sp, #0
 80048d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80048d8:	4b12      	ldr	r3, [pc, #72]	; (8004924 <HAL_InitTick+0x54>)
 80048da:	681a      	ldr	r2, [r3, #0]
 80048dc:	4b12      	ldr	r3, [pc, #72]	; (8004928 <HAL_InitTick+0x58>)
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	4619      	mov	r1, r3
 80048e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80048e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80048ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80048ee:	4618      	mov	r0, r3
 80048f0:	f001 f9e8 	bl	8005cc4 <HAL_SYSTICK_Config>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d001      	beq.n	80048fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80048fa:	2301      	movs	r3, #1
 80048fc:	e00e      	b.n	800491c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2b0f      	cmp	r3, #15
 8004902:	d80a      	bhi.n	800491a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004904:	2200      	movs	r2, #0
 8004906:	6879      	ldr	r1, [r7, #4]
 8004908:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800490c:	f001 f996 	bl	8005c3c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004910:	4a06      	ldr	r2, [pc, #24]	; (800492c <HAL_InitTick+0x5c>)
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004916:	2300      	movs	r3, #0
 8004918:	e000      	b.n	800491c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800491a:	2301      	movs	r3, #1
}
 800491c:	4618      	mov	r0, r3
 800491e:	3708      	adds	r7, #8
 8004920:	46bd      	mov	sp, r7
 8004922:	bd80      	pop	{r7, pc}
 8004924:	20000200 	.word	0x20000200
 8004928:	20000208 	.word	0x20000208
 800492c:	20000204 	.word	0x20000204

08004930 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004930:	b480      	push	{r7}
 8004932:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004934:	4b06      	ldr	r3, [pc, #24]	; (8004950 <HAL_IncTick+0x20>)
 8004936:	781b      	ldrb	r3, [r3, #0]
 8004938:	461a      	mov	r2, r3
 800493a:	4b06      	ldr	r3, [pc, #24]	; (8004954 <HAL_IncTick+0x24>)
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	4413      	add	r3, r2
 8004940:	4a04      	ldr	r2, [pc, #16]	; (8004954 <HAL_IncTick+0x24>)
 8004942:	6013      	str	r3, [r2, #0]
}
 8004944:	bf00      	nop
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	20000208 	.word	0x20000208
 8004954:	20000770 	.word	0x20000770

08004958 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004958:	b480      	push	{r7}
 800495a:	af00      	add	r7, sp, #0
  return uwTick;
 800495c:	4b03      	ldr	r3, [pc, #12]	; (800496c <HAL_GetTick+0x14>)
 800495e:	681b      	ldr	r3, [r3, #0]
}
 8004960:	4618      	mov	r0, r3
 8004962:	46bd      	mov	sp, r7
 8004964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004968:	4770      	bx	lr
 800496a:	bf00      	nop
 800496c:	20000770 	.word	0x20000770

08004970 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004978:	f7ff ffee 	bl	8004958 <HAL_GetTick>
 800497c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004988:	d005      	beq.n	8004996 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800498a:	4b0a      	ldr	r3, [pc, #40]	; (80049b4 <HAL_Delay+0x44>)
 800498c:	781b      	ldrb	r3, [r3, #0]
 800498e:	461a      	mov	r2, r3
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	4413      	add	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004996:	bf00      	nop
 8004998:	f7ff ffde 	bl	8004958 <HAL_GetTick>
 800499c:	4602      	mov	r2, r0
 800499e:	68bb      	ldr	r3, [r7, #8]
 80049a0:	1ad3      	subs	r3, r2, r3
 80049a2:	68fa      	ldr	r2, [r7, #12]
 80049a4:	429a      	cmp	r2, r3
 80049a6:	d8f7      	bhi.n	8004998 <HAL_Delay+0x28>
  {
  }
}
 80049a8:	bf00      	nop
 80049aa:	bf00      	nop
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	20000208 	.word	0x20000208

080049b8 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80049b8:	b580      	push	{r7, lr}
 80049ba:	b084      	sub	sp, #16
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d101      	bne.n	80049ca <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80049c6:	2301      	movs	r3, #1
 80049c8:	e20e      	b.n	8004de8 <HAL_CAN_Init+0x430>
  }

  /* Check the parameters */
  assert_param(IS_CAN_ALL_INSTANCE(hcan->Instance));
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4aa0      	ldr	r2, [pc, #640]	; (8004c50 <HAL_CAN_Init+0x298>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d009      	beq.n	80049e8 <HAL_CAN_Init+0x30>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a9e      	ldr	r2, [pc, #632]	; (8004c54 <HAL_CAN_Init+0x29c>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d004      	beq.n	80049e8 <HAL_CAN_Init+0x30>
 80049de:	f240 111d 	movw	r1, #285	; 0x11d
 80049e2:	489d      	ldr	r0, [pc, #628]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 80049e4:	f7fe fe5f 	bl	80036a6 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TimeTriggeredMode));
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	7e1b      	ldrb	r3, [r3, #24]
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d008      	beq.n	8004a02 <HAL_CAN_Init+0x4a>
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	7e1b      	ldrb	r3, [r3, #24]
 80049f4:	2b01      	cmp	r3, #1
 80049f6:	d004      	beq.n	8004a02 <HAL_CAN_Init+0x4a>
 80049f8:	f44f 718f 	mov.w	r1, #286	; 0x11e
 80049fc:	4896      	ldr	r0, [pc, #600]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 80049fe:	f7fe fe52 	bl	80036a6 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoBusOff));
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	7e5b      	ldrb	r3, [r3, #25]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d008      	beq.n	8004a1c <HAL_CAN_Init+0x64>
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	7e5b      	ldrb	r3, [r3, #25]
 8004a0e:	2b01      	cmp	r3, #1
 8004a10:	d004      	beq.n	8004a1c <HAL_CAN_Init+0x64>
 8004a12:	f240 111f 	movw	r1, #287	; 0x11f
 8004a16:	4890      	ldr	r0, [pc, #576]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004a18:	f7fe fe45 	bl	80036a6 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoWakeUp));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	7e9b      	ldrb	r3, [r3, #26]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d008      	beq.n	8004a36 <HAL_CAN_Init+0x7e>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	7e9b      	ldrb	r3, [r3, #26]
 8004a28:	2b01      	cmp	r3, #1
 8004a2a:	d004      	beq.n	8004a36 <HAL_CAN_Init+0x7e>
 8004a2c:	f44f 7190 	mov.w	r1, #288	; 0x120
 8004a30:	4889      	ldr	r0, [pc, #548]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004a32:	f7fe fe38 	bl	80036a6 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.AutoRetransmission));
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	7edb      	ldrb	r3, [r3, #27]
 8004a3a:	2b00      	cmp	r3, #0
 8004a3c:	d008      	beq.n	8004a50 <HAL_CAN_Init+0x98>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	7edb      	ldrb	r3, [r3, #27]
 8004a42:	2b01      	cmp	r3, #1
 8004a44:	d004      	beq.n	8004a50 <HAL_CAN_Init+0x98>
 8004a46:	f240 1121 	movw	r1, #289	; 0x121
 8004a4a:	4883      	ldr	r0, [pc, #524]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004a4c:	f7fe fe2b 	bl	80036a6 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.ReceiveFifoLocked));
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	7f1b      	ldrb	r3, [r3, #28]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d008      	beq.n	8004a6a <HAL_CAN_Init+0xb2>
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	7f1b      	ldrb	r3, [r3, #28]
 8004a5c:	2b01      	cmp	r3, #1
 8004a5e:	d004      	beq.n	8004a6a <HAL_CAN_Init+0xb2>
 8004a60:	f44f 7191 	mov.w	r1, #290	; 0x122
 8004a64:	487c      	ldr	r0, [pc, #496]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004a66:	f7fe fe1e 	bl	80036a6 <assert_failed>
  assert_param(IS_FUNCTIONAL_STATE(hcan->Init.TransmitFifoPriority));
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	7f5b      	ldrb	r3, [r3, #29]
 8004a6e:	2b00      	cmp	r3, #0
 8004a70:	d008      	beq.n	8004a84 <HAL_CAN_Init+0xcc>
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	7f5b      	ldrb	r3, [r3, #29]
 8004a76:	2b01      	cmp	r3, #1
 8004a78:	d004      	beq.n	8004a84 <HAL_CAN_Init+0xcc>
 8004a7a:	f240 1123 	movw	r1, #291	; 0x123
 8004a7e:	4876      	ldr	r0, [pc, #472]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004a80:	f7fe fe11 	bl	80036a6 <assert_failed>
  assert_param(IS_CAN_MODE(hcan->Init.Mode));
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d013      	beq.n	8004ab4 <HAL_CAN_Init+0xfc>
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	689b      	ldr	r3, [r3, #8]
 8004a90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a94:	d00e      	beq.n	8004ab4 <HAL_CAN_Init+0xfc>
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	689b      	ldr	r3, [r3, #8]
 8004a9a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004a9e:	d009      	beq.n	8004ab4 <HAL_CAN_Init+0xfc>
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	689b      	ldr	r3, [r3, #8]
 8004aa4:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8004aa8:	d004      	beq.n	8004ab4 <HAL_CAN_Init+0xfc>
 8004aaa:	f44f 7192 	mov.w	r1, #292	; 0x124
 8004aae:	486a      	ldr	r0, [pc, #424]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004ab0:	f7fe fdf9 	bl	80036a6 <assert_failed>
  assert_param(IS_CAN_SJW(hcan->Init.SyncJumpWidth));
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	68db      	ldr	r3, [r3, #12]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d013      	beq.n	8004ae4 <HAL_CAN_Init+0x12c>
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004ac4:	d00e      	beq.n	8004ae4 <HAL_CAN_Init+0x12c>
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	68db      	ldr	r3, [r3, #12]
 8004aca:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004ace:	d009      	beq.n	8004ae4 <HAL_CAN_Init+0x12c>
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	68db      	ldr	r3, [r3, #12]
 8004ad4:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004ad8:	d004      	beq.n	8004ae4 <HAL_CAN_Init+0x12c>
 8004ada:	f240 1125 	movw	r1, #293	; 0x125
 8004ade:	485e      	ldr	r0, [pc, #376]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004ae0:	f7fe fde1 	bl	80036a6 <assert_failed>
  assert_param(IS_CAN_BS1(hcan->Init.TimeSeg1));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	691b      	ldr	r3, [r3, #16]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d04f      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	691b      	ldr	r3, [r3, #16]
 8004af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004af4:	d04a      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	691b      	ldr	r3, [r3, #16]
 8004afa:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004afe:	d045      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	691b      	ldr	r3, [r3, #16]
 8004b04:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004b08:	d040      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	691b      	ldr	r3, [r3, #16]
 8004b0e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004b12:	d03b      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	691b      	ldr	r3, [r3, #16]
 8004b18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b1c:	d036      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	691b      	ldr	r3, [r3, #16]
 8004b22:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8004b26:	d031      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	691b      	ldr	r3, [r3, #16]
 8004b2c:	f5b3 2fe0 	cmp.w	r3, #458752	; 0x70000
 8004b30:	d02c      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004b3a:	d027      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	f5b3 2f10 	cmp.w	r3, #589824	; 0x90000
 8004b44:	d022      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	f5b3 2f20 	cmp.w	r3, #655360	; 0xa0000
 8004b4e:	d01d      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	691b      	ldr	r3, [r3, #16]
 8004b54:	f5b3 2f30 	cmp.w	r3, #720896	; 0xb0000
 8004b58:	d018      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	691b      	ldr	r3, [r3, #16]
 8004b5e:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8004b62:	d013      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	691b      	ldr	r3, [r3, #16]
 8004b68:	f5b3 2f50 	cmp.w	r3, #851968	; 0xd0000
 8004b6c:	d00e      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8004b76:	d009      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	691b      	ldr	r3, [r3, #16]
 8004b7c:	f5b3 2f70 	cmp.w	r3, #983040	; 0xf0000
 8004b80:	d004      	beq.n	8004b8c <HAL_CAN_Init+0x1d4>
 8004b82:	f44f 7193 	mov.w	r1, #294	; 0x126
 8004b86:	4834      	ldr	r0, [pc, #208]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004b88:	f7fe fd8d 	bl	80036a6 <assert_failed>
  assert_param(IS_CAN_BS2(hcan->Init.TimeSeg2));
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	695b      	ldr	r3, [r3, #20]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d027      	beq.n	8004be4 <HAL_CAN_Init+0x22c>
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	695b      	ldr	r3, [r3, #20]
 8004b98:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b9c:	d022      	beq.n	8004be4 <HAL_CAN_Init+0x22c>
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	695b      	ldr	r3, [r3, #20]
 8004ba2:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004ba6:	d01d      	beq.n	8004be4 <HAL_CAN_Init+0x22c>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	695b      	ldr	r3, [r3, #20]
 8004bac:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004bb0:	d018      	beq.n	8004be4 <HAL_CAN_Init+0x22c>
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	695b      	ldr	r3, [r3, #20]
 8004bb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004bba:	d013      	beq.n	8004be4 <HAL_CAN_Init+0x22c>
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	695b      	ldr	r3, [r3, #20]
 8004bc0:	f5b3 0fa0 	cmp.w	r3, #5242880	; 0x500000
 8004bc4:	d00e      	beq.n	8004be4 <HAL_CAN_Init+0x22c>
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	695b      	ldr	r3, [r3, #20]
 8004bca:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8004bce:	d009      	beq.n	8004be4 <HAL_CAN_Init+0x22c>
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	695b      	ldr	r3, [r3, #20]
 8004bd4:	f5b3 0fe0 	cmp.w	r3, #7340032	; 0x700000
 8004bd8:	d004      	beq.n	8004be4 <HAL_CAN_Init+0x22c>
 8004bda:	f240 1127 	movw	r1, #295	; 0x127
 8004bde:	481e      	ldr	r0, [pc, #120]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004be0:	f7fe fd61 	bl	80036a6 <assert_failed>
  assert_param(IS_CAN_PRESCALER(hcan->Init.Prescaler));
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	685b      	ldr	r3, [r3, #4]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d004      	beq.n	8004bf6 <HAL_CAN_Init+0x23e>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	685b      	ldr	r3, [r3, #4]
 8004bf0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bf4:	d904      	bls.n	8004c00 <HAL_CAN_Init+0x248>
 8004bf6:	f44f 7194 	mov.w	r1, #296	; 0x128
 8004bfa:	4817      	ldr	r0, [pc, #92]	; (8004c58 <HAL_CAN_Init+0x2a0>)
 8004bfc:	f7fe fd53 	bl	80036a6 <assert_failed>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d102      	bne.n	8004c12 <HAL_CAN_Init+0x25a>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8004c0c:	6878      	ldr	r0, [r7, #4]
 8004c0e:	f7fc ff03 	bl	8001a18 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681a      	ldr	r2, [r3, #0]
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	f022 0202 	bic.w	r2, r2, #2
 8004c20:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c22:	f7ff fe99 	bl	8004958 <HAL_GetTick>
 8004c26:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004c28:	e018      	b.n	8004c5c <HAL_CAN_Init+0x2a4>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004c2a:	f7ff fe95 	bl	8004958 <HAL_GetTick>
 8004c2e:	4602      	mov	r2, r0
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	1ad3      	subs	r3, r2, r3
 8004c34:	2b0a      	cmp	r3, #10
 8004c36:	d911      	bls.n	8004c5c <HAL_CAN_Init+0x2a4>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c3c:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2205      	movs	r2, #5
 8004c48:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004c4c:	2301      	movs	r3, #1
 8004c4e:	e0cb      	b.n	8004de8 <HAL_CAN_Init+0x430>
 8004c50:	40006400 	.word	0x40006400
 8004c54:	40006800 	.word	0x40006800
 8004c58:	0800e5f0 	.word	0x0800e5f0
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	685b      	ldr	r3, [r3, #4]
 8004c62:	f003 0302 	and.w	r3, r3, #2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d1df      	bne.n	8004c2a <HAL_CAN_Init+0x272>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f042 0201 	orr.w	r2, r2, #1
 8004c78:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004c7a:	f7ff fe6d 	bl	8004958 <HAL_GetTick>
 8004c7e:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004c80:	e012      	b.n	8004ca8 <HAL_CAN_Init+0x2f0>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004c82:	f7ff fe69 	bl	8004958 <HAL_GetTick>
 8004c86:	4602      	mov	r2, r0
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	1ad3      	subs	r3, r2, r3
 8004c8c:	2b0a      	cmp	r3, #10
 8004c8e:	d90b      	bls.n	8004ca8 <HAL_CAN_Init+0x2f0>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c94:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	2205      	movs	r2, #5
 8004ca0:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	e09f      	b.n	8004de8 <HAL_CAN_Init+0x430>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	685b      	ldr	r3, [r3, #4]
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d0e5      	beq.n	8004c82 <HAL_CAN_Init+0x2ca>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	7e1b      	ldrb	r3, [r3, #24]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d108      	bne.n	8004cd0 <HAL_CAN_Init+0x318>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	681a      	ldr	r2, [r3, #0]
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004ccc:	601a      	str	r2, [r3, #0]
 8004cce:	e007      	b.n	8004ce0 <HAL_CAN_Init+0x328>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004cde:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	7e5b      	ldrb	r3, [r3, #25]
 8004ce4:	2b01      	cmp	r3, #1
 8004ce6:	d108      	bne.n	8004cfa <HAL_CAN_Init+0x342>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	681a      	ldr	r2, [r3, #0]
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cf6:	601a      	str	r2, [r3, #0]
 8004cf8:	e007      	b.n	8004d0a <HAL_CAN_Init+0x352>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	681a      	ldr	r2, [r3, #0]
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d08:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	7e9b      	ldrb	r3, [r3, #26]
 8004d0e:	2b01      	cmp	r3, #1
 8004d10:	d108      	bne.n	8004d24 <HAL_CAN_Init+0x36c>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	681b      	ldr	r3, [r3, #0]
 8004d16:	681a      	ldr	r2, [r3, #0]
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	f042 0220 	orr.w	r2, r2, #32
 8004d20:	601a      	str	r2, [r3, #0]
 8004d22:	e007      	b.n	8004d34 <HAL_CAN_Init+0x37c>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	681a      	ldr	r2, [r3, #0]
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	f022 0220 	bic.w	r2, r2, #32
 8004d32:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	7edb      	ldrb	r3, [r3, #27]
 8004d38:	2b01      	cmp	r3, #1
 8004d3a:	d108      	bne.n	8004d4e <HAL_CAN_Init+0x396>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	681a      	ldr	r2, [r3, #0]
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	f022 0210 	bic.w	r2, r2, #16
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	e007      	b.n	8004d5e <HAL_CAN_Init+0x3a6>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	f042 0210 	orr.w	r2, r2, #16
 8004d5c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	7f1b      	ldrb	r3, [r3, #28]
 8004d62:	2b01      	cmp	r3, #1
 8004d64:	d108      	bne.n	8004d78 <HAL_CAN_Init+0x3c0>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	681a      	ldr	r2, [r3, #0]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	f042 0208 	orr.w	r2, r2, #8
 8004d74:	601a      	str	r2, [r3, #0]
 8004d76:	e007      	b.n	8004d88 <HAL_CAN_Init+0x3d0>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	681a      	ldr	r2, [r3, #0]
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	f022 0208 	bic.w	r2, r2, #8
 8004d86:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	7f5b      	ldrb	r3, [r3, #29]
 8004d8c:	2b01      	cmp	r3, #1
 8004d8e:	d108      	bne.n	8004da2 <HAL_CAN_Init+0x3ea>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	681a      	ldr	r2, [r3, #0]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f042 0204 	orr.w	r2, r2, #4
 8004d9e:	601a      	str	r2, [r3, #0]
 8004da0:	e007      	b.n	8004db2 <HAL_CAN_Init+0x3fa>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	f022 0204 	bic.w	r2, r2, #4
 8004db0:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	689a      	ldr	r2, [r3, #8]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	68db      	ldr	r3, [r3, #12]
 8004dba:	431a      	orrs	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	691b      	ldr	r3, [r3, #16]
 8004dc0:	431a      	orrs	r2, r3
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	695b      	ldr	r3, [r3, #20]
 8004dc6:	ea42 0103 	orr.w	r1, r2, r3
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	1e5a      	subs	r2, r3, #1
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	430a      	orrs	r2, r1
 8004dd6:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2200      	movs	r2, #0
 8004ddc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	2201      	movs	r2, #1
 8004de2:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004de6:	2300      	movs	r3, #0
}
 8004de8:	4618      	mov	r0, r3
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}

08004df0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8004df0:	b580      	push	{r7, lr}
 8004df2:	b086      	sub	sp, #24
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
 8004df8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004e06:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8004e08:	7cfb      	ldrb	r3, [r7, #19]
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	d003      	beq.n	8004e16 <HAL_CAN_ConfigFilter+0x26>
 8004e0e:	7cfb      	ldrb	r3, [r7, #19]
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	f040 812c 	bne.w	800506e <HAL_CAN_ConfigFilter+0x27e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdHigh));
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e1e:	d304      	bcc.n	8004e2a <HAL_CAN_ConfigFilter+0x3a>
 8004e20:	f44f 7154 	mov.w	r1, #848	; 0x350
 8004e24:	4897      	ldr	r0, [pc, #604]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004e26:	f7fe fc3e 	bl	80036a6 <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterIdLow));
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e32:	d304      	bcc.n	8004e3e <HAL_CAN_ConfigFilter+0x4e>
 8004e34:	f240 3151 	movw	r1, #849	; 0x351
 8004e38:	4892      	ldr	r0, [pc, #584]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004e3a:	f7fe fc34 	bl	80036a6 <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdHigh));
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e46:	d304      	bcc.n	8004e52 <HAL_CAN_ConfigFilter+0x62>
 8004e48:	f240 3152 	movw	r1, #850	; 0x352
 8004e4c:	488d      	ldr	r0, [pc, #564]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004e4e:	f7fe fc2a 	bl	80036a6 <assert_failed>
    assert_param(IS_CAN_FILTER_ID_HALFWORD(sFilterConfig->FilterMaskIdLow));
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	68db      	ldr	r3, [r3, #12]
 8004e56:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004e5a:	d304      	bcc.n	8004e66 <HAL_CAN_ConfigFilter+0x76>
 8004e5c:	f240 3153 	movw	r1, #851	; 0x353
 8004e60:	4888      	ldr	r0, [pc, #544]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004e62:	f7fe fc20 	bl	80036a6 <assert_failed>
    assert_param(IS_CAN_FILTER_MODE(sFilterConfig->FilterMode));
 8004e66:	683b      	ldr	r3, [r7, #0]
 8004e68:	699b      	ldr	r3, [r3, #24]
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d008      	beq.n	8004e80 <HAL_CAN_ConfigFilter+0x90>
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	699b      	ldr	r3, [r3, #24]
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d004      	beq.n	8004e80 <HAL_CAN_ConfigFilter+0x90>
 8004e76:	f44f 7155 	mov.w	r1, #852	; 0x354
 8004e7a:	4882      	ldr	r0, [pc, #520]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004e7c:	f7fe fc13 	bl	80036a6 <assert_failed>
    assert_param(IS_CAN_FILTER_SCALE(sFilterConfig->FilterScale));
 8004e80:	683b      	ldr	r3, [r7, #0]
 8004e82:	69db      	ldr	r3, [r3, #28]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d008      	beq.n	8004e9a <HAL_CAN_ConfigFilter+0xaa>
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	69db      	ldr	r3, [r3, #28]
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d004      	beq.n	8004e9a <HAL_CAN_ConfigFilter+0xaa>
 8004e90:	f240 3155 	movw	r1, #853	; 0x355
 8004e94:	487b      	ldr	r0, [pc, #492]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004e96:	f7fe fc06 	bl	80036a6 <assert_failed>
    assert_param(IS_CAN_FILTER_FIFO(sFilterConfig->FilterFIFOAssignment));
 8004e9a:	683b      	ldr	r3, [r7, #0]
 8004e9c:	691b      	ldr	r3, [r3, #16]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d008      	beq.n	8004eb4 <HAL_CAN_ConfigFilter+0xc4>
 8004ea2:	683b      	ldr	r3, [r7, #0]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	2b01      	cmp	r3, #1
 8004ea8:	d004      	beq.n	8004eb4 <HAL_CAN_ConfigFilter+0xc4>
 8004eaa:	f240 3156 	movw	r1, #854	; 0x356
 8004eae:	4875      	ldr	r0, [pc, #468]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004eb0:	f7fe fbf9 	bl	80036a6 <assert_failed>
    assert_param(IS_CAN_FILTER_ACTIVATION(sFilterConfig->FilterActivation));
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d008      	beq.n	8004ece <HAL_CAN_ConfigFilter+0xde>
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	6a1b      	ldr	r3, [r3, #32]
 8004ec0:	2b01      	cmp	r3, #1
 8004ec2:	d004      	beq.n	8004ece <HAL_CAN_ConfigFilter+0xde>
 8004ec4:	f240 3157 	movw	r1, #855	; 0x357
 8004ec8:	486e      	ldr	r0, [pc, #440]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004eca:	f7fe fbec 	bl	80036a6 <assert_failed>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8004ece:	4b6e      	ldr	r3, [pc, #440]	; (8005088 <HAL_CAN_ConfigFilter+0x298>)
 8004ed0:	617b      	str	r3, [r7, #20]

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->FilterBank));
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	695b      	ldr	r3, [r3, #20]
 8004ed6:	2b1b      	cmp	r3, #27
 8004ed8:	d904      	bls.n	8004ee4 <HAL_CAN_ConfigFilter+0xf4>
 8004eda:	f240 3172 	movw	r1, #882	; 0x372
 8004ede:	4869      	ldr	r0, [pc, #420]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004ee0:	f7fe fbe1 	bl	80036a6 <assert_failed>
    assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
 8004ee4:	683b      	ldr	r3, [r7, #0]
 8004ee6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ee8:	2b1b      	cmp	r3, #27
 8004eea:	d904      	bls.n	8004ef6 <HAL_CAN_ConfigFilter+0x106>
 8004eec:	f240 3173 	movw	r1, #883	; 0x373
 8004ef0:	4864      	ldr	r0, [pc, #400]	; (8005084 <HAL_CAN_ConfigFilter+0x294>)
 8004ef2:	f7fe fbd8 	bl	80036a6 <assert_failed>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004efc:	f043 0201 	orr.w	r2, r3, #1
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8004f0c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8004f16:	697b      	ldr	r3, [r7, #20]
 8004f18:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f20:	021b      	lsls	r3, r3, #8
 8004f22:	431a      	orrs	r2, r3
 8004f24:	697b      	ldr	r3, [r7, #20]
 8004f26:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8004f2a:	683b      	ldr	r3, [r7, #0]
 8004f2c:	695b      	ldr	r3, [r3, #20]
 8004f2e:	f003 031f 	and.w	r3, r3, #31
 8004f32:	2201      	movs	r2, #1
 8004f34:	fa02 f303 	lsl.w	r3, r2, r3
 8004f38:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8004f3a:	697b      	ldr	r3, [r7, #20]
 8004f3c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	43db      	mvns	r3, r3
 8004f44:	401a      	ands	r2, r3
 8004f46:	697b      	ldr	r3, [r7, #20]
 8004f48:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	69db      	ldr	r3, [r3, #28]
 8004f50:	2b00      	cmp	r3, #0
 8004f52:	d123      	bne.n	8004f9c <HAL_CAN_ConfigFilter+0x1ac>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004f5a:	68fb      	ldr	r3, [r7, #12]
 8004f5c:	43db      	mvns	r3, r3
 8004f5e:	401a      	ands	r2, r3
 8004f60:	697b      	ldr	r3, [r7, #20]
 8004f62:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004f66:	683b      	ldr	r3, [r7, #0]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	685b      	ldr	r3, [r3, #4]
 8004f70:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004f72:	683a      	ldr	r2, [r7, #0]
 8004f74:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004f76:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004f78:	697b      	ldr	r3, [r7, #20]
 8004f7a:	3248      	adds	r2, #72	; 0x48
 8004f7c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004f8c:	683b      	ldr	r3, [r7, #0]
 8004f8e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004f90:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004f92:	6979      	ldr	r1, [r7, #20]
 8004f94:	3348      	adds	r3, #72	; 0x48
 8004f96:	00db      	lsls	r3, r3, #3
 8004f98:	440b      	add	r3, r1
 8004f9a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004f9c:	683b      	ldr	r3, [r7, #0]
 8004f9e:	69db      	ldr	r3, [r3, #28]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d122      	bne.n	8004fea <HAL_CAN_ConfigFilter+0x1fa>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8004fa4:	697b      	ldr	r3, [r7, #20]
 8004fa6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	431a      	orrs	r2, r3
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	685b      	ldr	r3, [r3, #4]
 8004fbe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004fc0:	683a      	ldr	r2, [r7, #0]
 8004fc2:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8004fc4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	3248      	adds	r2, #72	; 0x48
 8004fca:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004fce:	683b      	ldr	r3, [r7, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	68db      	ldr	r3, [r3, #12]
 8004fd8:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004fda:	683b      	ldr	r3, [r7, #0]
 8004fdc:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004fde:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004fe0:	6979      	ldr	r1, [r7, #20]
 8004fe2:	3348      	adds	r3, #72	; 0x48
 8004fe4:	00db      	lsls	r3, r3, #3
 8004fe6:	440b      	add	r3, r1
 8004fe8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	699b      	ldr	r3, [r3, #24]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d109      	bne.n	8005006 <HAL_CAN_ConfigFilter+0x216>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8004ff2:	697b      	ldr	r3, [r7, #20]
 8004ff4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	43db      	mvns	r3, r3
 8004ffc:	401a      	ands	r2, r3
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8005004:	e007      	b.n	8005016 <HAL_CAN_ConfigFilter+0x226>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8005006:	697b      	ldr	r3, [r7, #20]
 8005008:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	431a      	orrs	r2, r3
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8005016:	683b      	ldr	r3, [r7, #0]
 8005018:	691b      	ldr	r3, [r3, #16]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d109      	bne.n	8005032 <HAL_CAN_ConfigFilter+0x242>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800501e:	697b      	ldr	r3, [r7, #20]
 8005020:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	43db      	mvns	r3, r3
 8005028:	401a      	ands	r2, r3
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8005030:	e007      	b.n	8005042 <HAL_CAN_ConfigFilter+0x252>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8005032:	697b      	ldr	r3, [r7, #20]
 8005034:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	431a      	orrs	r2, r3
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8005042:	683b      	ldr	r3, [r7, #0]
 8005044:	6a1b      	ldr	r3, [r3, #32]
 8005046:	2b01      	cmp	r3, #1
 8005048:	d107      	bne.n	800505a <HAL_CAN_ConfigFilter+0x26a>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800504a:	697b      	ldr	r3, [r7, #20]
 800504c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	431a      	orrs	r2, r3
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8005060:	f023 0201 	bic.w	r2, r3, #1
 8005064:	697b      	ldr	r3, [r7, #20]
 8005066:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800506a:	2300      	movs	r3, #0
 800506c:	e006      	b.n	800507c <HAL_CAN_ConfigFilter+0x28c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005072:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800507a:	2301      	movs	r3, #1
  }
}
 800507c:	4618      	mov	r0, r3
 800507e:	3718      	adds	r7, #24
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	0800e5f0 	.word	0x0800e5f0
 8005088:	40006400 	.word	0x40006400

0800508c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800508c:	b580      	push	{r7, lr}
 800508e:	b084      	sub	sp, #16
 8005090:	af00      	add	r7, sp, #0
 8005092:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	f893 3020 	ldrb.w	r3, [r3, #32]
 800509a:	b2db      	uxtb	r3, r3
 800509c:	2b01      	cmp	r3, #1
 800509e:	d12e      	bne.n	80050fe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	2202      	movs	r2, #2
 80050a4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	681b      	ldr	r3, [r3, #0]
 80050ac:	681a      	ldr	r2, [r3, #0]
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f022 0201 	bic.w	r2, r2, #1
 80050b6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80050b8:	f7ff fc4e 	bl	8004958 <HAL_GetTick>
 80050bc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80050be:	e012      	b.n	80050e6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80050c0:	f7ff fc4a 	bl	8004958 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	2b0a      	cmp	r3, #10
 80050cc:	d90b      	bls.n	80050e6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	2205      	movs	r2, #5
 80050de:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80050e2:	2301      	movs	r3, #1
 80050e4:	e012      	b.n	800510c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685b      	ldr	r3, [r3, #4]
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d1e5      	bne.n	80050c0 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	2200      	movs	r2, #0
 80050f8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80050fa:	2300      	movs	r3, #0
 80050fc:	e006      	b.n	800510c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005102:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
  }
}
 800510c:	4618      	mov	r0, r3
 800510e:	3710      	adds	r7, #16
 8005110:	46bd      	mov	sp, r7
 8005112:	bd80      	pop	{r7, pc}

08005114 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8005114:	b580      	push	{r7, lr}
 8005116:	b088      	sub	sp, #32
 8005118:	af00      	add	r7, sp, #0
 800511a:	60f8      	str	r0, [r7, #12]
 800511c:	60b9      	str	r1, [r7, #8]
 800511e:	607a      	str	r2, [r7, #4]
 8005120:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005128:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	689b      	ldr	r3, [r3, #8]
 8005130:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_CAN_IDTYPE(pHeader->IDE));
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d008      	beq.n	800514c <HAL_CAN_AddTxMessage+0x38>
 800513a:	68bb      	ldr	r3, [r7, #8]
 800513c:	689b      	ldr	r3, [r3, #8]
 800513e:	2b04      	cmp	r3, #4
 8005140:	d004      	beq.n	800514c <HAL_CAN_AddTxMessage+0x38>
 8005142:	f240 41e9 	movw	r1, #1257	; 0x4e9
 8005146:	4884      	ldr	r0, [pc, #528]	; (8005358 <HAL_CAN_AddTxMessage+0x244>)
 8005148:	f7fe faad 	bl	80036a6 <assert_failed>
  assert_param(IS_CAN_RTR(pHeader->RTR));
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	68db      	ldr	r3, [r3, #12]
 8005150:	2b00      	cmp	r3, #0
 8005152:	d008      	beq.n	8005166 <HAL_CAN_AddTxMessage+0x52>
 8005154:	68bb      	ldr	r3, [r7, #8]
 8005156:	68db      	ldr	r3, [r3, #12]
 8005158:	2b02      	cmp	r3, #2
 800515a:	d004      	beq.n	8005166 <HAL_CAN_AddTxMessage+0x52>
 800515c:	f240 41ea 	movw	r1, #1258	; 0x4ea
 8005160:	487d      	ldr	r0, [pc, #500]	; (8005358 <HAL_CAN_AddTxMessage+0x244>)
 8005162:	f7fe faa0 	bl	80036a6 <assert_failed>
  assert_param(IS_CAN_DLC(pHeader->DLC));
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	2b08      	cmp	r3, #8
 800516c:	d904      	bls.n	8005178 <HAL_CAN_AddTxMessage+0x64>
 800516e:	f240 41eb 	movw	r1, #1259	; 0x4eb
 8005172:	4879      	ldr	r0, [pc, #484]	; (8005358 <HAL_CAN_AddTxMessage+0x244>)
 8005174:	f7fe fa97 	bl	80036a6 <assert_failed>
  if (pHeader->IDE == CAN_ID_STD)
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d10a      	bne.n	8005196 <HAL_CAN_AddTxMessage+0x82>
  {
    assert_param(IS_CAN_STDID(pHeader->StdId));
 8005180:	68bb      	ldr	r3, [r7, #8]
 8005182:	681b      	ldr	r3, [r3, #0]
 8005184:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005188:	d30f      	bcc.n	80051aa <HAL_CAN_AddTxMessage+0x96>
 800518a:	f240 41ee 	movw	r1, #1262	; 0x4ee
 800518e:	4872      	ldr	r0, [pc, #456]	; (8005358 <HAL_CAN_AddTxMessage+0x244>)
 8005190:	f7fe fa89 	bl	80036a6 <assert_failed>
 8005194:	e009      	b.n	80051aa <HAL_CAN_AddTxMessage+0x96>
  }
  else
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	685b      	ldr	r3, [r3, #4]
 800519a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800519e:	d304      	bcc.n	80051aa <HAL_CAN_AddTxMessage+0x96>
 80051a0:	f240 41f2 	movw	r1, #1266	; 0x4f2
 80051a4:	486c      	ldr	r0, [pc, #432]	; (8005358 <HAL_CAN_AddTxMessage+0x244>)
 80051a6:	f7fe fa7e 	bl	80036a6 <assert_failed>
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	7d1b      	ldrb	r3, [r3, #20]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d008      	beq.n	80051c4 <HAL_CAN_AddTxMessage+0xb0>
 80051b2:	68bb      	ldr	r3, [r7, #8]
 80051b4:	7d1b      	ldrb	r3, [r3, #20]
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d004      	beq.n	80051c4 <HAL_CAN_AddTxMessage+0xb0>
 80051ba:	f240 41f4 	movw	r1, #1268	; 0x4f4
 80051be:	4866      	ldr	r0, [pc, #408]	; (8005358 <HAL_CAN_AddTxMessage+0x244>)
 80051c0:	f7fe fa71 	bl	80036a6 <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 80051c4:	7ffb      	ldrb	r3, [r7, #31]
 80051c6:	2b01      	cmp	r3, #1
 80051c8:	d003      	beq.n	80051d2 <HAL_CAN_AddTxMessage+0xbe>
 80051ca:	7ffb      	ldrb	r3, [r7, #31]
 80051cc:	2b02      	cmp	r3, #2
 80051ce:	f040 80b8 	bne.w	8005342 <HAL_CAN_AddTxMessage+0x22e>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80051d2:	69bb      	ldr	r3, [r7, #24]
 80051d4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d10a      	bne.n	80051f2 <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80051dc:	69bb      	ldr	r3, [r7, #24]
 80051de:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d105      	bne.n	80051f2 <HAL_CAN_AddTxMessage+0xde>
        ((tsr & CAN_TSR_TME2) != 0U))
 80051e6:	69bb      	ldr	r3, [r7, #24]
 80051e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	f000 80a0 	beq.w	8005332 <HAL_CAN_AddTxMessage+0x21e>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80051f2:	69bb      	ldr	r3, [r7, #24]
 80051f4:	0e1b      	lsrs	r3, r3, #24
 80051f6:	f003 0303 	and.w	r3, r3, #3
 80051fa:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 80051fc:	697b      	ldr	r3, [r7, #20]
 80051fe:	2b02      	cmp	r3, #2
 8005200:	d907      	bls.n	8005212 <HAL_CAN_AddTxMessage+0xfe>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005206:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e09e      	b.n	8005350 <HAL_CAN_AddTxMessage+0x23c>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8005212:	2201      	movs	r2, #1
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	409a      	lsls	r2, r3
 8005218:	683b      	ldr	r3, [r7, #0]
 800521a:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800521c:	68bb      	ldr	r3, [r7, #8]
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	2b00      	cmp	r3, #0
 8005222:	d10d      	bne.n	8005240 <HAL_CAN_AddTxMessage+0x12c>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8005224:	68bb      	ldr	r3, [r7, #8]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800522a:	68bb      	ldr	r3, [r7, #8]
 800522c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800522e:	68f9      	ldr	r1, [r7, #12]
 8005230:	6809      	ldr	r1, [r1, #0]
 8005232:	431a      	orrs	r2, r3
 8005234:	697b      	ldr	r3, [r7, #20]
 8005236:	3318      	adds	r3, #24
 8005238:	011b      	lsls	r3, r3, #4
 800523a:	440b      	add	r3, r1
 800523c:	601a      	str	r2, [r3, #0]
 800523e:	e00f      	b.n	8005260 <HAL_CAN_AddTxMessage+0x14c>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005240:	68bb      	ldr	r3, [r7, #8]
 8005242:	685b      	ldr	r3, [r3, #4]
 8005244:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800524a:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800524c:	68bb      	ldr	r3, [r7, #8]
 800524e:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005250:	68f9      	ldr	r1, [r7, #12]
 8005252:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8005254:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8005256:	697b      	ldr	r3, [r7, #20]
 8005258:	3318      	adds	r3, #24
 800525a:	011b      	lsls	r3, r3, #4
 800525c:	440b      	add	r3, r1
 800525e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	6819      	ldr	r1, [r3, #0]
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	691a      	ldr	r2, [r3, #16]
 8005268:	697b      	ldr	r3, [r7, #20]
 800526a:	3318      	adds	r3, #24
 800526c:	011b      	lsls	r3, r3, #4
 800526e:	440b      	add	r3, r1
 8005270:	3304      	adds	r3, #4
 8005272:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8005274:	68bb      	ldr	r3, [r7, #8]
 8005276:	7d1b      	ldrb	r3, [r3, #20]
 8005278:	2b01      	cmp	r3, #1
 800527a:	d111      	bne.n	80052a0 <HAL_CAN_AddTxMessage+0x18c>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	697b      	ldr	r3, [r7, #20]
 8005282:	3318      	adds	r3, #24
 8005284:	011b      	lsls	r3, r3, #4
 8005286:	4413      	add	r3, r2
 8005288:	3304      	adds	r3, #4
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	68fa      	ldr	r2, [r7, #12]
 800528e:	6811      	ldr	r1, [r2, #0]
 8005290:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	3318      	adds	r3, #24
 8005298:	011b      	lsls	r3, r3, #4
 800529a:	440b      	add	r3, r1
 800529c:	3304      	adds	r3, #4
 800529e:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	3307      	adds	r3, #7
 80052a4:	781b      	ldrb	r3, [r3, #0]
 80052a6:	061a      	lsls	r2, r3, #24
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	3306      	adds	r3, #6
 80052ac:	781b      	ldrb	r3, [r3, #0]
 80052ae:	041b      	lsls	r3, r3, #16
 80052b0:	431a      	orrs	r2, r3
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	3305      	adds	r3, #5
 80052b6:	781b      	ldrb	r3, [r3, #0]
 80052b8:	021b      	lsls	r3, r3, #8
 80052ba:	4313      	orrs	r3, r2
 80052bc:	687a      	ldr	r2, [r7, #4]
 80052be:	3204      	adds	r2, #4
 80052c0:	7812      	ldrb	r2, [r2, #0]
 80052c2:	4610      	mov	r0, r2
 80052c4:	68fa      	ldr	r2, [r7, #12]
 80052c6:	6811      	ldr	r1, [r2, #0]
 80052c8:	ea43 0200 	orr.w	r2, r3, r0
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	011b      	lsls	r3, r3, #4
 80052d0:	440b      	add	r3, r1
 80052d2:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80052d6:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	3303      	adds	r3, #3
 80052dc:	781b      	ldrb	r3, [r3, #0]
 80052de:	061a      	lsls	r2, r3, #24
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	3302      	adds	r3, #2
 80052e4:	781b      	ldrb	r3, [r3, #0]
 80052e6:	041b      	lsls	r3, r3, #16
 80052e8:	431a      	orrs	r2, r3
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	3301      	adds	r3, #1
 80052ee:	781b      	ldrb	r3, [r3, #0]
 80052f0:	021b      	lsls	r3, r3, #8
 80052f2:	4313      	orrs	r3, r2
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	7812      	ldrb	r2, [r2, #0]
 80052f8:	4610      	mov	r0, r2
 80052fa:	68fa      	ldr	r2, [r7, #12]
 80052fc:	6811      	ldr	r1, [r2, #0]
 80052fe:	ea43 0200 	orr.w	r2, r3, r0
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	011b      	lsls	r3, r3, #4
 8005306:	440b      	add	r3, r1
 8005308:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800530c:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	697b      	ldr	r3, [r7, #20]
 8005314:	3318      	adds	r3, #24
 8005316:	011b      	lsls	r3, r3, #4
 8005318:	4413      	add	r3, r2
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	6811      	ldr	r1, [r2, #0]
 8005320:	f043 0201 	orr.w	r2, r3, #1
 8005324:	697b      	ldr	r3, [r7, #20]
 8005326:	3318      	adds	r3, #24
 8005328:	011b      	lsls	r3, r3, #4
 800532a:	440b      	add	r3, r1
 800532c:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800532e:	2300      	movs	r3, #0
 8005330:	e00e      	b.n	8005350 <HAL_CAN_AddTxMessage+0x23c>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005336:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800533e:	2301      	movs	r3, #1
 8005340:	e006      	b.n	8005350 <HAL_CAN_AddTxMessage+0x23c>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005346:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800534e:	2301      	movs	r3, #1
  }
}
 8005350:	4618      	mov	r0, r3
 8005352:	3720      	adds	r7, #32
 8005354:	46bd      	mov	sp, r7
 8005356:	bd80      	pop	{r7, pc}
 8005358:	0800e5f0 	.word	0x0800e5f0

0800535c <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b086      	sub	sp, #24
 8005360:	af00      	add	r7, sp, #0
 8005362:	60f8      	str	r0, [r7, #12]
 8005364:	60b9      	str	r1, [r7, #8]
 8005366:	607a      	str	r2, [r7, #4]
 8005368:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005370:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));
 8005372:	68bb      	ldr	r3, [r7, #8]
 8005374:	2b00      	cmp	r3, #0
 8005376:	d007      	beq.n	8005388 <HAL_CAN_GetRxMessage+0x2c>
 8005378:	68bb      	ldr	r3, [r7, #8]
 800537a:	2b01      	cmp	r3, #1
 800537c:	d004      	beq.n	8005388 <HAL_CAN_GetRxMessage+0x2c>
 800537e:	f44f 61be 	mov.w	r1, #1520	; 0x5f0
 8005382:	4884      	ldr	r0, [pc, #528]	; (8005594 <HAL_CAN_GetRxMessage+0x238>)
 8005384:	f7fe f98f 	bl	80036a6 <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 8005388:	7dfb      	ldrb	r3, [r7, #23]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d003      	beq.n	8005396 <HAL_CAN_GetRxMessage+0x3a>
 800538e:	7dfb      	ldrb	r3, [r7, #23]
 8005390:	2b02      	cmp	r3, #2
 8005392:	f040 80f3 	bne.w	800557c <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005396:	68bb      	ldr	r3, [r7, #8]
 8005398:	2b00      	cmp	r3, #0
 800539a:	d10e      	bne.n	80053ba <HAL_CAN_GetRxMessage+0x5e>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68db      	ldr	r3, [r3, #12]
 80053a2:	f003 0303 	and.w	r3, r3, #3
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d116      	bne.n	80053d8 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053ae:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80053b6:	2301      	movs	r3, #1
 80053b8:	e0e7      	b.n	800558a <HAL_CAN_GetRxMessage+0x22e>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	f003 0303 	and.w	r3, r3, #3
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d107      	bne.n	80053d8 <HAL_CAN_GetRxMessage+0x7c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80053cc:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80053d4:	2301      	movs	r3, #1
 80053d6:	e0d8      	b.n	800558a <HAL_CAN_GetRxMessage+0x22e>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	68bb      	ldr	r3, [r7, #8]
 80053de:	331b      	adds	r3, #27
 80053e0:	011b      	lsls	r3, r3, #4
 80053e2:	4413      	add	r3, r2
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f003 0204 	and.w	r2, r3, #4
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	689b      	ldr	r3, [r3, #8]
 80053f2:	2b00      	cmp	r3, #0
 80053f4:	d10c      	bne.n	8005410 <HAL_CAN_GetRxMessage+0xb4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	331b      	adds	r3, #27
 80053fe:	011b      	lsls	r3, r3, #4
 8005400:	4413      	add	r3, r2
 8005402:	681b      	ldr	r3, [r3, #0]
 8005404:	0d5b      	lsrs	r3, r3, #21
 8005406:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	601a      	str	r2, [r3, #0]
 800540e:	e00b      	b.n	8005428 <HAL_CAN_GetRxMessage+0xcc>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681a      	ldr	r2, [r3, #0]
 8005414:	68bb      	ldr	r3, [r7, #8]
 8005416:	331b      	adds	r3, #27
 8005418:	011b      	lsls	r3, r3, #4
 800541a:	4413      	add	r3, r2
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	08db      	lsrs	r3, r3, #3
 8005420:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	68bb      	ldr	r3, [r7, #8]
 800542e:	331b      	adds	r3, #27
 8005430:	011b      	lsls	r3, r3, #4
 8005432:	4413      	add	r3, r2
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	f003 0202 	and.w	r2, r3, #2
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	331b      	adds	r3, #27
 8005446:	011b      	lsls	r3, r3, #4
 8005448:	4413      	add	r3, r2
 800544a:	3304      	adds	r3, #4
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	f003 020f 	and.w	r2, r3, #15
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	681a      	ldr	r2, [r3, #0]
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	331b      	adds	r3, #27
 800545e:	011b      	lsls	r3, r3, #4
 8005460:	4413      	add	r3, r2
 8005462:	3304      	adds	r3, #4
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	0a1b      	lsrs	r3, r3, #8
 8005468:	b2da      	uxtb	r2, r3
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	331b      	adds	r3, #27
 8005476:	011b      	lsls	r3, r3, #4
 8005478:	4413      	add	r3, r2
 800547a:	3304      	adds	r3, #4
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	0c1b      	lsrs	r3, r3, #16
 8005480:	b29a      	uxth	r2, r3
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681a      	ldr	r2, [r3, #0]
 800548a:	68bb      	ldr	r3, [r7, #8]
 800548c:	011b      	lsls	r3, r3, #4
 800548e:	4413      	add	r3, r2
 8005490:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	b2da      	uxtb	r2, r3
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800549c:	68fb      	ldr	r3, [r7, #12]
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	68bb      	ldr	r3, [r7, #8]
 80054a2:	011b      	lsls	r3, r3, #4
 80054a4:	4413      	add	r3, r2
 80054a6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	0a1a      	lsrs	r2, r3, #8
 80054ae:	683b      	ldr	r3, [r7, #0]
 80054b0:	3301      	adds	r3, #1
 80054b2:	b2d2      	uxtb	r2, r2
 80054b4:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	68bb      	ldr	r3, [r7, #8]
 80054bc:	011b      	lsls	r3, r3, #4
 80054be:	4413      	add	r3, r2
 80054c0:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	0c1a      	lsrs	r2, r3, #16
 80054c8:	683b      	ldr	r3, [r7, #0]
 80054ca:	3302      	adds	r3, #2
 80054cc:	b2d2      	uxtb	r2, r2
 80054ce:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681a      	ldr	r2, [r3, #0]
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	011b      	lsls	r3, r3, #4
 80054d8:	4413      	add	r3, r2
 80054da:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	0e1a      	lsrs	r2, r3, #24
 80054e2:	683b      	ldr	r3, [r7, #0]
 80054e4:	3303      	adds	r3, #3
 80054e6:	b2d2      	uxtb	r2, r2
 80054e8:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	011b      	lsls	r3, r3, #4
 80054f2:	4413      	add	r3, r2
 80054f4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80054f8:	681a      	ldr	r2, [r3, #0]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	3304      	adds	r3, #4
 80054fe:	b2d2      	uxtb	r2, r2
 8005500:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	011b      	lsls	r3, r3, #4
 800550a:	4413      	add	r3, r2
 800550c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	0a1a      	lsrs	r2, r3, #8
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	3305      	adds	r3, #5
 8005518:	b2d2      	uxtb	r2, r2
 800551a:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	681a      	ldr	r2, [r3, #0]
 8005520:	68bb      	ldr	r3, [r7, #8]
 8005522:	011b      	lsls	r3, r3, #4
 8005524:	4413      	add	r3, r2
 8005526:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	0c1a      	lsrs	r2, r3, #16
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	3306      	adds	r3, #6
 8005532:	b2d2      	uxtb	r2, r2
 8005534:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	011b      	lsls	r3, r3, #4
 800553e:	4413      	add	r3, r2
 8005540:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	0e1a      	lsrs	r2, r3, #24
 8005548:	683b      	ldr	r3, [r7, #0]
 800554a:	3307      	adds	r3, #7
 800554c:	b2d2      	uxtb	r2, r2
 800554e:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d108      	bne.n	8005568 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	68da      	ldr	r2, [r3, #12]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f042 0220 	orr.w	r2, r2, #32
 8005564:	60da      	str	r2, [r3, #12]
 8005566:	e007      	b.n	8005578 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	691a      	ldr	r2, [r3, #16]
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f042 0220 	orr.w	r2, r2, #32
 8005576:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8005578:	2300      	movs	r3, #0
 800557a:	e006      	b.n	800558a <HAL_CAN_GetRxMessage+0x22e>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005580:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8005588:	2301      	movs	r3, #1
  }
}
 800558a:	4618      	mov	r0, r3
 800558c:	3718      	adds	r7, #24
 800558e:	46bd      	mov	sp, r7
 8005590:	bd80      	pop	{r7, pc}
 8005592:	bf00      	nop
 8005594:	0800e5f0 	.word	0x0800e5f0

08005598 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8005598:	b580      	push	{r7, lr}
 800559a:	b084      	sub	sp, #16
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
 80055a0:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80055a8:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	4a11      	ldr	r2, [pc, #68]	; (80055f4 <HAL_CAN_ActivateNotification+0x5c>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d904      	bls.n	80055bc <HAL_CAN_ActivateNotification+0x24>
 80055b2:	f44f 61d0 	mov.w	r1, #1664	; 0x680
 80055b6:	4810      	ldr	r0, [pc, #64]	; (80055f8 <HAL_CAN_ActivateNotification+0x60>)
 80055b8:	f7fe f875 	bl	80036a6 <assert_failed>

  if ((state == HAL_CAN_STATE_READY) ||
 80055bc:	7bfb      	ldrb	r3, [r7, #15]
 80055be:	2b01      	cmp	r3, #1
 80055c0:	d002      	beq.n	80055c8 <HAL_CAN_ActivateNotification+0x30>
 80055c2:	7bfb      	ldrb	r3, [r7, #15]
 80055c4:	2b02      	cmp	r3, #2
 80055c6:	d109      	bne.n	80055dc <HAL_CAN_ActivateNotification+0x44>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	6959      	ldr	r1, [r3, #20]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	683a      	ldr	r2, [r7, #0]
 80055d4:	430a      	orrs	r2, r1
 80055d6:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80055d8:	2300      	movs	r3, #0
 80055da:	e006      	b.n	80055ea <HAL_CAN_ActivateNotification+0x52>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055e0:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80055e8:	2301      	movs	r3, #1
  }
}
 80055ea:	4618      	mov	r0, r3
 80055ec:	3710      	adds	r7, #16
 80055ee:	46bd      	mov	sp, r7
 80055f0:	bd80      	pop	{r7, pc}
 80055f2:	bf00      	nop
 80055f4:	00038f7f 	.word	0x00038f7f
 80055f8:	0800e5f0 	.word	0x0800e5f0

080055fc <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 80055fc:	b580      	push	{r7, lr}
 80055fe:	b08a      	sub	sp, #40	; 0x28
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8005604:	2300      	movs	r3, #0
 8005606:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	695b      	ldr	r3, [r3, #20]
 800560e:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	685b      	ldr	r3, [r3, #4]
 8005616:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	689b      	ldr	r3, [r3, #8]
 800561e:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68db      	ldr	r3, [r3, #12]
 8005626:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	691b      	ldr	r3, [r3, #16]
 800562e:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	681b      	ldr	r3, [r3, #0]
 8005634:	699b      	ldr	r3, [r3, #24]
 8005636:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8005638:	6a3b      	ldr	r3, [r7, #32]
 800563a:	f003 0301 	and.w	r3, r3, #1
 800563e:	2b00      	cmp	r3, #0
 8005640:	d07c      	beq.n	800573c <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8005642:	69bb      	ldr	r3, [r7, #24]
 8005644:	f003 0301 	and.w	r3, r3, #1
 8005648:	2b00      	cmp	r3, #0
 800564a:	d023      	beq.n	8005694 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2201      	movs	r2, #1
 8005652:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8005654:	69bb      	ldr	r3, [r7, #24]
 8005656:	f003 0302 	and.w	r3, r3, #2
 800565a:	2b00      	cmp	r3, #0
 800565c:	d003      	beq.n	8005666 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	f000 f983 	bl	800596a <HAL_CAN_TxMailbox0CompleteCallback>
 8005664:	e016      	b.n	8005694 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8005666:	69bb      	ldr	r3, [r7, #24]
 8005668:	f003 0304 	and.w	r3, r3, #4
 800566c:	2b00      	cmp	r3, #0
 800566e:	d004      	beq.n	800567a <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8005670:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005672:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005676:	627b      	str	r3, [r7, #36]	; 0x24
 8005678:	e00c      	b.n	8005694 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800567a:	69bb      	ldr	r3, [r7, #24]
 800567c:	f003 0308 	and.w	r3, r3, #8
 8005680:	2b00      	cmp	r3, #0
 8005682:	d004      	beq.n	800568e <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8005684:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005686:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800568a:	627b      	str	r3, [r7, #36]	; 0x24
 800568c:	e002      	b.n	8005694 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f000 f989 	bl	80059a6 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800569a:	2b00      	cmp	r3, #0
 800569c:	d024      	beq.n	80056e8 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	681b      	ldr	r3, [r3, #0]
 80056a2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80056a6:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d003      	beq.n	80056ba <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f000 f963 	bl	800597e <HAL_CAN_TxMailbox1CompleteCallback>
 80056b8:	e016      	b.n	80056e8 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80056ba:	69bb      	ldr	r3, [r7, #24]
 80056bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d004      	beq.n	80056ce <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80056c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80056ca:	627b      	str	r3, [r7, #36]	; 0x24
 80056cc:	e00c      	b.n	80056e8 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d004      	beq.n	80056e2 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80056de:	627b      	str	r3, [r7, #36]	; 0x24
 80056e0:	e002      	b.n	80056e8 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80056e2:	6878      	ldr	r0, [r7, #4]
 80056e4:	f000 f969 	bl	80059ba <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80056e8:	69bb      	ldr	r3, [r7, #24]
 80056ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d024      	beq.n	800573c <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80056fa:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80056fc:	69bb      	ldr	r3, [r7, #24]
 80056fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005702:	2b00      	cmp	r3, #0
 8005704:	d003      	beq.n	800570e <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8005706:	6878      	ldr	r0, [r7, #4]
 8005708:	f000 f943 	bl	8005992 <HAL_CAN_TxMailbox2CompleteCallback>
 800570c:	e016      	b.n	800573c <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800570e:	69bb      	ldr	r3, [r7, #24]
 8005710:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d004      	beq.n	8005722 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8005718:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800571a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800571e:	627b      	str	r3, [r7, #36]	; 0x24
 8005720:	e00c      	b.n	800573c <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005728:	2b00      	cmp	r3, #0
 800572a:	d004      	beq.n	8005736 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800572c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800572e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005732:	627b      	str	r3, [r7, #36]	; 0x24
 8005734:	e002      	b.n	800573c <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8005736:	6878      	ldr	r0, [r7, #4]
 8005738:	f000 f949 	bl	80059ce <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800573c:	6a3b      	ldr	r3, [r7, #32]
 800573e:	f003 0308 	and.w	r3, r3, #8
 8005742:	2b00      	cmp	r3, #0
 8005744:	d00c      	beq.n	8005760 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	f003 0310 	and.w	r3, r3, #16
 800574c:	2b00      	cmp	r3, #0
 800574e:	d007      	beq.n	8005760 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8005750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005752:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005756:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2210      	movs	r2, #16
 800575e:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8005760:	6a3b      	ldr	r3, [r7, #32]
 8005762:	f003 0304 	and.w	r3, r3, #4
 8005766:	2b00      	cmp	r3, #0
 8005768:	d00b      	beq.n	8005782 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800576a:	697b      	ldr	r3, [r7, #20]
 800576c:	f003 0308 	and.w	r3, r3, #8
 8005770:	2b00      	cmp	r3, #0
 8005772:	d006      	beq.n	8005782 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	2208      	movs	r2, #8
 800577a:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 f930 	bl	80059e2 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8005782:	6a3b      	ldr	r3, [r7, #32]
 8005784:	f003 0302 	and.w	r3, r3, #2
 8005788:	2b00      	cmp	r3, #0
 800578a:	d009      	beq.n	80057a0 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	68db      	ldr	r3, [r3, #12]
 8005792:	f003 0303 	and.w	r3, r3, #3
 8005796:	2b00      	cmp	r3, #0
 8005798:	d002      	beq.n	80057a0 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800579a:	6878      	ldr	r0, [r7, #4]
 800579c:	f7fd fc90 	bl	80030c0 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80057a0:	6a3b      	ldr	r3, [r7, #32]
 80057a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d00c      	beq.n	80057c4 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80057aa:	693b      	ldr	r3, [r7, #16]
 80057ac:	f003 0310 	and.w	r3, r3, #16
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d007      	beq.n	80057c4 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80057b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057b6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80057ba:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2210      	movs	r2, #16
 80057c2:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80057c4:	6a3b      	ldr	r3, [r7, #32]
 80057c6:	f003 0320 	and.w	r3, r3, #32
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d00b      	beq.n	80057e6 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80057ce:	693b      	ldr	r3, [r7, #16]
 80057d0:	f003 0308 	and.w	r3, r3, #8
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d006      	beq.n	80057e6 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	2208      	movs	r2, #8
 80057de:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80057e0:	6878      	ldr	r0, [r7, #4]
 80057e2:	f000 f912 	bl	8005a0a <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 80057e6:	6a3b      	ldr	r3, [r7, #32]
 80057e8:	f003 0310 	and.w	r3, r3, #16
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d009      	beq.n	8005804 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	691b      	ldr	r3, [r3, #16]
 80057f6:	f003 0303 	and.w	r3, r3, #3
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d002      	beq.n	8005804 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80057fe:	6878      	ldr	r0, [r7, #4]
 8005800:	f000 f8f9 	bl	80059f6 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8005804:	6a3b      	ldr	r3, [r7, #32]
 8005806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800580a:	2b00      	cmp	r3, #0
 800580c:	d00b      	beq.n	8005826 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800580e:	69fb      	ldr	r3, [r7, #28]
 8005810:	f003 0310 	and.w	r3, r3, #16
 8005814:	2b00      	cmp	r3, #0
 8005816:	d006      	beq.n	8005826 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2210      	movs	r2, #16
 800581e:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8005820:	6878      	ldr	r0, [r7, #4]
 8005822:	f000 f8fc 	bl	8005a1e <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8005826:	6a3b      	ldr	r3, [r7, #32]
 8005828:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800582c:	2b00      	cmp	r3, #0
 800582e:	d00b      	beq.n	8005848 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8005830:	69fb      	ldr	r3, [r7, #28]
 8005832:	f003 0308 	and.w	r3, r3, #8
 8005836:	2b00      	cmp	r3, #0
 8005838:	d006      	beq.n	8005848 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	2208      	movs	r2, #8
 8005840:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8005842:	6878      	ldr	r0, [r7, #4]
 8005844:	f000 f8f5 	bl	8005a32 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8005848:	6a3b      	ldr	r3, [r7, #32]
 800584a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800584e:	2b00      	cmp	r3, #0
 8005850:	d07b      	beq.n	800594a <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8005852:	69fb      	ldr	r3, [r7, #28]
 8005854:	f003 0304 	and.w	r3, r3, #4
 8005858:	2b00      	cmp	r3, #0
 800585a:	d072      	beq.n	8005942 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800585c:	6a3b      	ldr	r3, [r7, #32]
 800585e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005862:	2b00      	cmp	r3, #0
 8005864:	d008      	beq.n	8005878 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800586c:	2b00      	cmp	r3, #0
 800586e:	d003      	beq.n	8005878 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8005870:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005872:	f043 0301 	orr.w	r3, r3, #1
 8005876:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005878:	6a3b      	ldr	r3, [r7, #32]
 800587a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800587e:	2b00      	cmp	r3, #0
 8005880:	d008      	beq.n	8005894 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800588c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800588e:	f043 0302 	orr.w	r3, r3, #2
 8005892:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8005894:	6a3b      	ldr	r3, [r7, #32]
 8005896:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800589a:	2b00      	cmp	r3, #0
 800589c:	d008      	beq.n	80058b0 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d003      	beq.n	80058b0 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80058a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058aa:	f043 0304 	orr.w	r3, r3, #4
 80058ae:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80058b0:	6a3b      	ldr	r3, [r7, #32]
 80058b2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80058b6:	2b00      	cmp	r3, #0
 80058b8:	d043      	beq.n	8005942 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d03e      	beq.n	8005942 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80058ca:	2b60      	cmp	r3, #96	; 0x60
 80058cc:	d02b      	beq.n	8005926 <HAL_CAN_IRQHandler+0x32a>
 80058ce:	2b60      	cmp	r3, #96	; 0x60
 80058d0:	d82e      	bhi.n	8005930 <HAL_CAN_IRQHandler+0x334>
 80058d2:	2b50      	cmp	r3, #80	; 0x50
 80058d4:	d022      	beq.n	800591c <HAL_CAN_IRQHandler+0x320>
 80058d6:	2b50      	cmp	r3, #80	; 0x50
 80058d8:	d82a      	bhi.n	8005930 <HAL_CAN_IRQHandler+0x334>
 80058da:	2b40      	cmp	r3, #64	; 0x40
 80058dc:	d019      	beq.n	8005912 <HAL_CAN_IRQHandler+0x316>
 80058de:	2b40      	cmp	r3, #64	; 0x40
 80058e0:	d826      	bhi.n	8005930 <HAL_CAN_IRQHandler+0x334>
 80058e2:	2b30      	cmp	r3, #48	; 0x30
 80058e4:	d010      	beq.n	8005908 <HAL_CAN_IRQHandler+0x30c>
 80058e6:	2b30      	cmp	r3, #48	; 0x30
 80058e8:	d822      	bhi.n	8005930 <HAL_CAN_IRQHandler+0x334>
 80058ea:	2b10      	cmp	r3, #16
 80058ec:	d002      	beq.n	80058f4 <HAL_CAN_IRQHandler+0x2f8>
 80058ee:	2b20      	cmp	r3, #32
 80058f0:	d005      	beq.n	80058fe <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80058f2:	e01d      	b.n	8005930 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80058f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80058f6:	f043 0308 	orr.w	r3, r3, #8
 80058fa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80058fc:	e019      	b.n	8005932 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80058fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005900:	f043 0310 	orr.w	r3, r3, #16
 8005904:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005906:	e014      	b.n	8005932 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8005908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800590a:	f043 0320 	orr.w	r3, r3, #32
 800590e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005910:	e00f      	b.n	8005932 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8005912:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005914:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005918:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800591a:	e00a      	b.n	8005932 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005922:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8005924:	e005      	b.n	8005932 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8005926:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005928:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800592c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800592e:	e000      	b.n	8005932 <HAL_CAN_IRQHandler+0x336>
            break;
 8005930:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	699a      	ldr	r2, [r3, #24]
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005940:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	2204      	movs	r2, #4
 8005948:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 800594a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800594c:	2b00      	cmp	r3, #0
 800594e:	d008      	beq.n	8005962 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005956:	431a      	orrs	r2, r3
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800595c:	6878      	ldr	r0, [r7, #4]
 800595e:	f000 f872 	bl	8005a46 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8005962:	bf00      	nop
 8005964:	3728      	adds	r7, #40	; 0x28
 8005966:	46bd      	mov	sp, r7
 8005968:	bd80      	pop	{r7, pc}

0800596a <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800596a:	b480      	push	{r7}
 800596c:	b083      	sub	sp, #12
 800596e:	af00      	add	r7, sp, #0
 8005970:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8005972:	bf00      	nop
 8005974:	370c      	adds	r7, #12
 8005976:	46bd      	mov	sp, r7
 8005978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597c:	4770      	bx	lr

0800597e <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800597e:	b480      	push	{r7}
 8005980:	b083      	sub	sp, #12
 8005982:	af00      	add	r7, sp, #0
 8005984:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8005986:	bf00      	nop
 8005988:	370c      	adds	r7, #12
 800598a:	46bd      	mov	sp, r7
 800598c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005990:	4770      	bx	lr

08005992 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8005992:	b480      	push	{r7}
 8005994:	b083      	sub	sp, #12
 8005996:	af00      	add	r7, sp, #0
 8005998:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800599a:	bf00      	nop
 800599c:	370c      	adds	r7, #12
 800599e:	46bd      	mov	sp, r7
 80059a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a4:	4770      	bx	lr

080059a6 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 80059a6:	b480      	push	{r7}
 80059a8:	b083      	sub	sp, #12
 80059aa:	af00      	add	r7, sp, #0
 80059ac:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 80059ae:	bf00      	nop
 80059b0:	370c      	adds	r7, #12
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr

080059ba <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 80059ba:	b480      	push	{r7}
 80059bc:	b083      	sub	sp, #12
 80059be:	af00      	add	r7, sp, #0
 80059c0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 80059c2:	bf00      	nop
 80059c4:	370c      	adds	r7, #12
 80059c6:	46bd      	mov	sp, r7
 80059c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059cc:	4770      	bx	lr

080059ce <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 80059ce:	b480      	push	{r7}
 80059d0:	b083      	sub	sp, #12
 80059d2:	af00      	add	r7, sp, #0
 80059d4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 80059d6:	bf00      	nop
 80059d8:	370c      	adds	r7, #12
 80059da:	46bd      	mov	sp, r7
 80059dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059e0:	4770      	bx	lr

080059e2 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80059ea:	bf00      	nop
 80059ec:	370c      	adds	r7, #12
 80059ee:	46bd      	mov	sp, r7
 80059f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f4:	4770      	bx	lr

080059f6 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80059f6:	b480      	push	{r7}
 80059f8:	b083      	sub	sp, #12
 80059fa:	af00      	add	r7, sp, #0
 80059fc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80059fe:	bf00      	nop
 8005a00:	370c      	adds	r7, #12
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr

08005a0a <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8005a0a:	b480      	push	{r7}
 8005a0c:	b083      	sub	sp, #12
 8005a0e:	af00      	add	r7, sp, #0
 8005a10:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8005a12:	bf00      	nop
 8005a14:	370c      	adds	r7, #12
 8005a16:	46bd      	mov	sp, r7
 8005a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1c:	4770      	bx	lr

08005a1e <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8005a1e:	b480      	push	{r7}
 8005a20:	b083      	sub	sp, #12
 8005a22:	af00      	add	r7, sp, #0
 8005a24:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8005a26:	bf00      	nop
 8005a28:	370c      	adds	r7, #12
 8005a2a:	46bd      	mov	sp, r7
 8005a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a30:	4770      	bx	lr

08005a32 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8005a32:	b480      	push	{r7}
 8005a34:	b083      	sub	sp, #12
 8005a36:	af00      	add	r7, sp, #0
 8005a38:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8005a3a:	bf00      	nop
 8005a3c:	370c      	adds	r7, #12
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8005a46:	b480      	push	{r7}
 8005a48:	b083      	sub	sp, #12
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8005a4e:	bf00      	nop
 8005a50:	370c      	adds	r7, #12
 8005a52:	46bd      	mov	sp, r7
 8005a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a58:	4770      	bx	lr
	...

08005a5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005a5c:	b480      	push	{r7}
 8005a5e:	b085      	sub	sp, #20
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	f003 0307 	and.w	r3, r3, #7
 8005a6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a6c:	4b0c      	ldr	r3, [pc, #48]	; (8005aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8005a6e:	68db      	ldr	r3, [r3, #12]
 8005a70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a72:	68ba      	ldr	r2, [r7, #8]
 8005a74:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005a78:	4013      	ands	r3, r2
 8005a7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a80:	68bb      	ldr	r3, [r7, #8]
 8005a82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a84:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a88:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005a8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005a8e:	4a04      	ldr	r2, [pc, #16]	; (8005aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8005a90:	68bb      	ldr	r3, [r7, #8]
 8005a92:	60d3      	str	r3, [r2, #12]
}
 8005a94:	bf00      	nop
 8005a96:	3714      	adds	r7, #20
 8005a98:	46bd      	mov	sp, r7
 8005a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a9e:	4770      	bx	lr
 8005aa0:	e000ed00 	.word	0xe000ed00

08005aa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005aa4:	b480      	push	{r7}
 8005aa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005aa8:	4b04      	ldr	r3, [pc, #16]	; (8005abc <__NVIC_GetPriorityGrouping+0x18>)
 8005aaa:	68db      	ldr	r3, [r3, #12]
 8005aac:	0a1b      	lsrs	r3, r3, #8
 8005aae:	f003 0307 	and.w	r3, r3, #7
}
 8005ab2:	4618      	mov	r0, r3
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aba:	4770      	bx	lr
 8005abc:	e000ed00 	.word	0xe000ed00

08005ac0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b083      	sub	sp, #12
 8005ac4:	af00      	add	r7, sp, #0
 8005ac6:	4603      	mov	r3, r0
 8005ac8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	db0b      	blt.n	8005aea <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ad2:	79fb      	ldrb	r3, [r7, #7]
 8005ad4:	f003 021f 	and.w	r2, r3, #31
 8005ad8:	4907      	ldr	r1, [pc, #28]	; (8005af8 <__NVIC_EnableIRQ+0x38>)
 8005ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ade:	095b      	lsrs	r3, r3, #5
 8005ae0:	2001      	movs	r0, #1
 8005ae2:	fa00 f202 	lsl.w	r2, r0, r2
 8005ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005aea:	bf00      	nop
 8005aec:	370c      	adds	r7, #12
 8005aee:	46bd      	mov	sp, r7
 8005af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af4:	4770      	bx	lr
 8005af6:	bf00      	nop
 8005af8:	e000e100 	.word	0xe000e100

08005afc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	4603      	mov	r3, r0
 8005b04:	6039      	str	r1, [r7, #0]
 8005b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	db0a      	blt.n	8005b26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b10:	683b      	ldr	r3, [r7, #0]
 8005b12:	b2da      	uxtb	r2, r3
 8005b14:	490c      	ldr	r1, [pc, #48]	; (8005b48 <__NVIC_SetPriority+0x4c>)
 8005b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005b1a:	0112      	lsls	r2, r2, #4
 8005b1c:	b2d2      	uxtb	r2, r2
 8005b1e:	440b      	add	r3, r1
 8005b20:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005b24:	e00a      	b.n	8005b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005b26:	683b      	ldr	r3, [r7, #0]
 8005b28:	b2da      	uxtb	r2, r3
 8005b2a:	4908      	ldr	r1, [pc, #32]	; (8005b4c <__NVIC_SetPriority+0x50>)
 8005b2c:	79fb      	ldrb	r3, [r7, #7]
 8005b2e:	f003 030f 	and.w	r3, r3, #15
 8005b32:	3b04      	subs	r3, #4
 8005b34:	0112      	lsls	r2, r2, #4
 8005b36:	b2d2      	uxtb	r2, r2
 8005b38:	440b      	add	r3, r1
 8005b3a:	761a      	strb	r2, [r3, #24]
}
 8005b3c:	bf00      	nop
 8005b3e:	370c      	adds	r7, #12
 8005b40:	46bd      	mov	sp, r7
 8005b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b46:	4770      	bx	lr
 8005b48:	e000e100 	.word	0xe000e100
 8005b4c:	e000ed00 	.word	0xe000ed00

08005b50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b089      	sub	sp, #36	; 0x24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f003 0307 	and.w	r3, r3, #7
 8005b62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005b64:	69fb      	ldr	r3, [r7, #28]
 8005b66:	f1c3 0307 	rsb	r3, r3, #7
 8005b6a:	2b04      	cmp	r3, #4
 8005b6c:	bf28      	it	cs
 8005b6e:	2304      	movcs	r3, #4
 8005b70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005b72:	69fb      	ldr	r3, [r7, #28]
 8005b74:	3304      	adds	r3, #4
 8005b76:	2b06      	cmp	r3, #6
 8005b78:	d902      	bls.n	8005b80 <NVIC_EncodePriority+0x30>
 8005b7a:	69fb      	ldr	r3, [r7, #28]
 8005b7c:	3b03      	subs	r3, #3
 8005b7e:	e000      	b.n	8005b82 <NVIC_EncodePriority+0x32>
 8005b80:	2300      	movs	r3, #0
 8005b82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005b84:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b88:	69bb      	ldr	r3, [r7, #24]
 8005b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8005b8e:	43da      	mvns	r2, r3
 8005b90:	68bb      	ldr	r3, [r7, #8]
 8005b92:	401a      	ands	r2, r3
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005b98:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8005ba2:	43d9      	mvns	r1, r3
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005ba8:	4313      	orrs	r3, r2
         );
}
 8005baa:	4618      	mov	r0, r3
 8005bac:	3724      	adds	r7, #36	; 0x24
 8005bae:	46bd      	mov	sp, r7
 8005bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb4:	4770      	bx	lr
	...

08005bb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005bb8:	b580      	push	{r7, lr}
 8005bba:	b082      	sub	sp, #8
 8005bbc:	af00      	add	r7, sp, #0
 8005bbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	3b01      	subs	r3, #1
 8005bc4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005bc8:	d301      	bcc.n	8005bce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e00f      	b.n	8005bee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005bce:	4a0a      	ldr	r2, [pc, #40]	; (8005bf8 <SysTick_Config+0x40>)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	3b01      	subs	r3, #1
 8005bd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005bd6:	210f      	movs	r1, #15
 8005bd8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005bdc:	f7ff ff8e 	bl	8005afc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005be0:	4b05      	ldr	r3, [pc, #20]	; (8005bf8 <SysTick_Config+0x40>)
 8005be2:	2200      	movs	r2, #0
 8005be4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005be6:	4b04      	ldr	r3, [pc, #16]	; (8005bf8 <SysTick_Config+0x40>)
 8005be8:	2207      	movs	r2, #7
 8005bea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005bec:	2300      	movs	r3, #0
}
 8005bee:	4618      	mov	r0, r3
 8005bf0:	3708      	adds	r7, #8
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bd80      	pop	{r7, pc}
 8005bf6:	bf00      	nop
 8005bf8:	e000e010 	.word	0xe000e010

08005bfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005bfc:	b580      	push	{r7, lr}
 8005bfe:	b082      	sub	sp, #8
 8005c00:	af00      	add	r7, sp, #0
 8005c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2b07      	cmp	r3, #7
 8005c08:	d00f      	beq.n	8005c2a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	2b06      	cmp	r3, #6
 8005c0e:	d00c      	beq.n	8005c2a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	2b05      	cmp	r3, #5
 8005c14:	d009      	beq.n	8005c2a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2b04      	cmp	r3, #4
 8005c1a:	d006      	beq.n	8005c2a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2b03      	cmp	r3, #3
 8005c20:	d003      	beq.n	8005c2a <HAL_NVIC_SetPriorityGrouping+0x2e>
 8005c22:	2192      	movs	r1, #146	; 0x92
 8005c24:	4804      	ldr	r0, [pc, #16]	; (8005c38 <HAL_NVIC_SetPriorityGrouping+0x3c>)
 8005c26:	f7fd fd3e 	bl	80036a6 <assert_failed>
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f7ff ff16 	bl	8005a5c <__NVIC_SetPriorityGrouping>
}
 8005c30:	bf00      	nop
 8005c32:	3708      	adds	r7, #8
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	0800e628 	.word	0x0800e628

08005c3c <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005c3c:	b580      	push	{r7, lr}
 8005c3e:	b086      	sub	sp, #24
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	4603      	mov	r3, r0
 8005c44:	60b9      	str	r1, [r7, #8]
 8005c46:	607a      	str	r2, [r7, #4]
 8005c48:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005c4a:	2300      	movs	r3, #0
 8005c4c:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b0f      	cmp	r3, #15
 8005c52:	d903      	bls.n	8005c5c <HAL_NVIC_SetPriority+0x20>
 8005c54:	21aa      	movs	r1, #170	; 0xaa
 8005c56:	480e      	ldr	r0, [pc, #56]	; (8005c90 <HAL_NVIC_SetPriority+0x54>)
 8005c58:	f7fd fd25 	bl	80036a6 <assert_failed>
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 8005c5c:	68bb      	ldr	r3, [r7, #8]
 8005c5e:	2b0f      	cmp	r3, #15
 8005c60:	d903      	bls.n	8005c6a <HAL_NVIC_SetPriority+0x2e>
 8005c62:	21ab      	movs	r1, #171	; 0xab
 8005c64:	480a      	ldr	r0, [pc, #40]	; (8005c90 <HAL_NVIC_SetPriority+0x54>)
 8005c66:	f7fd fd1e 	bl	80036a6 <assert_failed>
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005c6a:	f7ff ff1b 	bl	8005aa4 <__NVIC_GetPriorityGrouping>
 8005c6e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	68b9      	ldr	r1, [r7, #8]
 8005c74:	6978      	ldr	r0, [r7, #20]
 8005c76:	f7ff ff6b 	bl	8005b50 <NVIC_EncodePriority>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8005c80:	4611      	mov	r1, r2
 8005c82:	4618      	mov	r0, r3
 8005c84:	f7ff ff3a 	bl	8005afc <__NVIC_SetPriority>
}
 8005c88:	bf00      	nop
 8005c8a:	3718      	adds	r7, #24
 8005c8c:	46bd      	mov	sp, r7
 8005c8e:	bd80      	pop	{r7, pc}
 8005c90:	0800e628 	.word	0x0800e628

08005c94 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8005c94:	b580      	push	{r7, lr}
 8005c96:	b082      	sub	sp, #8
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	4603      	mov	r3, r0
 8005c9c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 8005c9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	da03      	bge.n	8005cae <HAL_NVIC_EnableIRQ+0x1a>
 8005ca6:	21be      	movs	r1, #190	; 0xbe
 8005ca8:	4805      	ldr	r0, [pc, #20]	; (8005cc0 <HAL_NVIC_EnableIRQ+0x2c>)
 8005caa:	f7fd fcfc 	bl	80036a6 <assert_failed>
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005cae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005cb2:	4618      	mov	r0, r3
 8005cb4:	f7ff ff04 	bl	8005ac0 <__NVIC_EnableIRQ>
}
 8005cb8:	bf00      	nop
 8005cba:	3708      	adds	r7, #8
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}
 8005cc0:	0800e628 	.word	0x0800e628

08005cc4 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005cc4:	b580      	push	{r7, lr}
 8005cc6:	b082      	sub	sp, #8
 8005cc8:	af00      	add	r7, sp, #0
 8005cca:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8005ccc:	6878      	ldr	r0, [r7, #4]
 8005cce:	f7ff ff73 	bl	8005bb8 <SysTick_Config>
 8005cd2:	4603      	mov	r3, r0
}
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	3708      	adds	r7, #8
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b082      	sub	sp, #8
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b04      	cmp	r3, #4
 8005ce8:	d007      	beq.n	8005cfa <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d004      	beq.n	8005cfa <HAL_SYSTICK_CLKSourceConfig+0x1e>
 8005cf0:	f240 11c9 	movw	r1, #457	; 0x1c9
 8005cf4:	480b      	ldr	r0, [pc, #44]	; (8005d24 <HAL_SYSTICK_CLKSourceConfig+0x48>)
 8005cf6:	f7fd fcd6 	bl	80036a6 <assert_failed>
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2b04      	cmp	r3, #4
 8005cfe:	d106      	bne.n	8005d0e <HAL_SYSTICK_CLKSourceConfig+0x32>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8005d00:	4b09      	ldr	r3, [pc, #36]	; (8005d28 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	4a08      	ldr	r2, [pc, #32]	; (8005d28 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8005d06:	f043 0304 	orr.w	r3, r3, #4
 8005d0a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8005d0c:	e005      	b.n	8005d1a <HAL_SYSTICK_CLKSourceConfig+0x3e>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8005d0e:	4b06      	ldr	r3, [pc, #24]	; (8005d28 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	4a05      	ldr	r2, [pc, #20]	; (8005d28 <HAL_SYSTICK_CLKSourceConfig+0x4c>)
 8005d14:	f023 0304 	bic.w	r3, r3, #4
 8005d18:	6013      	str	r3, [r2, #0]
}
 8005d1a:	bf00      	nop
 8005d1c:	3708      	adds	r7, #8
 8005d1e:	46bd      	mov	sp, r7
 8005d20:	bd80      	pop	{r7, pc}
 8005d22:	bf00      	nop
 8005d24:	0800e628 	.word	0x0800e628
 8005d28:	e000e010 	.word	0xe000e010

08005d2c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005d2c:	b580      	push	{r7, lr}
 8005d2e:	b086      	sub	sp, #24
 8005d30:	af00      	add	r7, sp, #0
 8005d32:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8005d34:	2300      	movs	r3, #0
 8005d36:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8005d38:	f7fe fe0e 	bl	8004958 <HAL_GetTick>
 8005d3c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d101      	bne.n	8005d48 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005d44:	2301      	movs	r3, #1
 8005d46:	e204      	b.n	8006152 <HAL_DMA_Init+0x426>
  }

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a97      	ldr	r2, [pc, #604]	; (8005fac <HAL_DMA_Init+0x280>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d04e      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a96      	ldr	r2, [pc, #600]	; (8005fb0 <HAL_DMA_Init+0x284>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d049      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a94      	ldr	r2, [pc, #592]	; (8005fb4 <HAL_DMA_Init+0x288>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d044      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a93      	ldr	r2, [pc, #588]	; (8005fb8 <HAL_DMA_Init+0x28c>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d03f      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a91      	ldr	r2, [pc, #580]	; (8005fbc <HAL_DMA_Init+0x290>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d03a      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a90      	ldr	r2, [pc, #576]	; (8005fc0 <HAL_DMA_Init+0x294>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d035      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a8e      	ldr	r2, [pc, #568]	; (8005fc4 <HAL_DMA_Init+0x298>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d030      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a8d      	ldr	r2, [pc, #564]	; (8005fc8 <HAL_DMA_Init+0x29c>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d02b      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a8b      	ldr	r2, [pc, #556]	; (8005fcc <HAL_DMA_Init+0x2a0>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d026      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a8a      	ldr	r2, [pc, #552]	; (8005fd0 <HAL_DMA_Init+0x2a4>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d021      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	4a88      	ldr	r2, [pc, #544]	; (8005fd4 <HAL_DMA_Init+0x2a8>)
 8005db2:	4293      	cmp	r3, r2
 8005db4:	d01c      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	4a87      	ldr	r2, [pc, #540]	; (8005fd8 <HAL_DMA_Init+0x2ac>)
 8005dbc:	4293      	cmp	r3, r2
 8005dbe:	d017      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	4a85      	ldr	r2, [pc, #532]	; (8005fdc <HAL_DMA_Init+0x2b0>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d012      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4a84      	ldr	r2, [pc, #528]	; (8005fe0 <HAL_DMA_Init+0x2b4>)
 8005dd0:	4293      	cmp	r3, r2
 8005dd2:	d00d      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	4a82      	ldr	r2, [pc, #520]	; (8005fe4 <HAL_DMA_Init+0x2b8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	d008      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a81      	ldr	r2, [pc, #516]	; (8005fe8 <HAL_DMA_Init+0x2bc>)
 8005de4:	4293      	cmp	r3, r2
 8005de6:	d003      	beq.n	8005df0 <HAL_DMA_Init+0xc4>
 8005de8:	21b8      	movs	r1, #184	; 0xb8
 8005dea:	4880      	ldr	r0, [pc, #512]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005dec:	f7fd fc5b 	bl	80036a6 <assert_failed>
  assert_param(IS_DMA_CHANNEL(hdma->Init.Channel));
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	685b      	ldr	r3, [r3, #4]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d026      	beq.n	8005e46 <HAL_DMA_Init+0x11a>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005e00:	d021      	beq.n	8005e46 <HAL_DMA_Init+0x11a>
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	685b      	ldr	r3, [r3, #4]
 8005e06:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005e0a:	d01c      	beq.n	8005e46 <HAL_DMA_Init+0x11a>
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	685b      	ldr	r3, [r3, #4]
 8005e10:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8005e14:	d017      	beq.n	8005e46 <HAL_DMA_Init+0x11a>
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	685b      	ldr	r3, [r3, #4]
 8005e1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005e1e:	d012      	beq.n	8005e46 <HAL_DMA_Init+0x11a>
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	685b      	ldr	r3, [r3, #4]
 8005e24:	f1b3 6f20 	cmp.w	r3, #167772160	; 0xa000000
 8005e28:	d00d      	beq.n	8005e46 <HAL_DMA_Init+0x11a>
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	f1b3 6f40 	cmp.w	r3, #201326592	; 0xc000000
 8005e32:	d008      	beq.n	8005e46 <HAL_DMA_Init+0x11a>
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	f1b3 6f60 	cmp.w	r3, #234881024	; 0xe000000
 8005e3c:	d003      	beq.n	8005e46 <HAL_DMA_Init+0x11a>
 8005e3e:	21b9      	movs	r1, #185	; 0xb9
 8005e40:	486a      	ldr	r0, [pc, #424]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005e42:	f7fd fc30 	bl	80036a6 <assert_failed>
  assert_param(IS_DMA_DIRECTION(hdma->Init.Direction));
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	689b      	ldr	r3, [r3, #8]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d00b      	beq.n	8005e66 <HAL_DMA_Init+0x13a>
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	2b40      	cmp	r3, #64	; 0x40
 8005e54:	d007      	beq.n	8005e66 <HAL_DMA_Init+0x13a>
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	2b80      	cmp	r3, #128	; 0x80
 8005e5c:	d003      	beq.n	8005e66 <HAL_DMA_Init+0x13a>
 8005e5e:	21ba      	movs	r1, #186	; 0xba
 8005e60:	4862      	ldr	r0, [pc, #392]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005e62:	f7fd fc20 	bl	80036a6 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_INC_STATE(hdma->Init.PeriphInc));
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	68db      	ldr	r3, [r3, #12]
 8005e6a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e6e:	d007      	beq.n	8005e80 <HAL_DMA_Init+0x154>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	68db      	ldr	r3, [r3, #12]
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d003      	beq.n	8005e80 <HAL_DMA_Init+0x154>
 8005e78:	21bb      	movs	r1, #187	; 0xbb
 8005e7a:	485c      	ldr	r0, [pc, #368]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005e7c:	f7fd fc13 	bl	80036a6 <assert_failed>
  assert_param(IS_DMA_MEMORY_INC_STATE(hdma->Init.MemInc));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	691b      	ldr	r3, [r3, #16]
 8005e84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e88:	d007      	beq.n	8005e9a <HAL_DMA_Init+0x16e>
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	2b00      	cmp	r3, #0
 8005e90:	d003      	beq.n	8005e9a <HAL_DMA_Init+0x16e>
 8005e92:	21bc      	movs	r1, #188	; 0xbc
 8005e94:	4855      	ldr	r0, [pc, #340]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005e96:	f7fd fc06 	bl	80036a6 <assert_failed>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	695b      	ldr	r3, [r3, #20]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d00d      	beq.n	8005ebe <HAL_DMA_Init+0x192>
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	695b      	ldr	r3, [r3, #20]
 8005ea6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eaa:	d008      	beq.n	8005ebe <HAL_DMA_Init+0x192>
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005eb4:	d003      	beq.n	8005ebe <HAL_DMA_Init+0x192>
 8005eb6:	21bd      	movs	r1, #189	; 0xbd
 8005eb8:	484c      	ldr	r0, [pc, #304]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005eba:	f7fd fbf4 	bl	80036a6 <assert_failed>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	699b      	ldr	r3, [r3, #24]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00d      	beq.n	8005ee2 <HAL_DMA_Init+0x1b6>
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	699b      	ldr	r3, [r3, #24]
 8005eca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005ece:	d008      	beq.n	8005ee2 <HAL_DMA_Init+0x1b6>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	699b      	ldr	r3, [r3, #24]
 8005ed4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005ed8:	d003      	beq.n	8005ee2 <HAL_DMA_Init+0x1b6>
 8005eda:	21be      	movs	r1, #190	; 0xbe
 8005edc:	4843      	ldr	r0, [pc, #268]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005ede:	f7fd fbe2 	bl	80036a6 <assert_failed>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	69db      	ldr	r3, [r3, #28]
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d00c      	beq.n	8005f04 <HAL_DMA_Init+0x1d8>
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	69db      	ldr	r3, [r3, #28]
 8005eee:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005ef2:	d007      	beq.n	8005f04 <HAL_DMA_Init+0x1d8>
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	69db      	ldr	r3, [r3, #28]
 8005ef8:	2b20      	cmp	r3, #32
 8005efa:	d003      	beq.n	8005f04 <HAL_DMA_Init+0x1d8>
 8005efc:	21bf      	movs	r1, #191	; 0xbf
 8005efe:	483b      	ldr	r0, [pc, #236]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005f00:	f7fd fbd1 	bl	80036a6 <assert_failed>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6a1b      	ldr	r3, [r3, #32]
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d012      	beq.n	8005f32 <HAL_DMA_Init+0x206>
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6a1b      	ldr	r3, [r3, #32]
 8005f10:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f14:	d00d      	beq.n	8005f32 <HAL_DMA_Init+0x206>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6a1b      	ldr	r3, [r3, #32]
 8005f1a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005f1e:	d008      	beq.n	8005f32 <HAL_DMA_Init+0x206>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	6a1b      	ldr	r3, [r3, #32]
 8005f24:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005f28:	d003      	beq.n	8005f32 <HAL_DMA_Init+0x206>
 8005f2a:	21c0      	movs	r1, #192	; 0xc0
 8005f2c:	482f      	ldr	r0, [pc, #188]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005f2e:	f7fd fbba 	bl	80036a6 <assert_failed>
  assert_param(IS_DMA_FIFO_MODE_STATE(hdma->Init.FIFOMode));
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d007      	beq.n	8005f4a <HAL_DMA_Init+0x21e>
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f3e:	2b04      	cmp	r3, #4
 8005f40:	d003      	beq.n	8005f4a <HAL_DMA_Init+0x21e>
 8005f42:	21c1      	movs	r1, #193	; 0xc1
 8005f44:	4829      	ldr	r0, [pc, #164]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005f46:	f7fd fbae 	bl	80036a6 <assert_failed>
  /* Check the memory burst, peripheral burst and FIFO threshold parameters only
     when FIFO mode is enabled */
  if(hdma->Init.FIFOMode != DMA_FIFOMODE_DISABLE)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d065      	beq.n	800601e <HAL_DMA_Init+0x2f2>
  {
    assert_param(IS_DMA_FIFO_THRESHOLD(hdma->Init.FIFOThreshold));
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d00f      	beq.n	8005f7a <HAL_DMA_Init+0x24e>
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d00b      	beq.n	8005f7a <HAL_DMA_Init+0x24e>
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f66:	2b02      	cmp	r3, #2
 8005f68:	d007      	beq.n	8005f7a <HAL_DMA_Init+0x24e>
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f6e:	2b03      	cmp	r3, #3
 8005f70:	d003      	beq.n	8005f7a <HAL_DMA_Init+0x24e>
 8005f72:	21c6      	movs	r1, #198	; 0xc6
 8005f74:	481d      	ldr	r0, [pc, #116]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005f76:	f7fd fb96 	bl	80036a6 <assert_failed>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d036      	beq.n	8005ff0 <HAL_DMA_Init+0x2c4>
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f86:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005f8a:	d031      	beq.n	8005ff0 <HAL_DMA_Init+0x2c4>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005f94:	d02c      	beq.n	8005ff0 <HAL_DMA_Init+0x2c4>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f9a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8005f9e:	d027      	beq.n	8005ff0 <HAL_DMA_Init+0x2c4>
 8005fa0:	21c7      	movs	r1, #199	; 0xc7
 8005fa2:	4812      	ldr	r0, [pc, #72]	; (8005fec <HAL_DMA_Init+0x2c0>)
 8005fa4:	f7fd fb7f 	bl	80036a6 <assert_failed>
 8005fa8:	e022      	b.n	8005ff0 <HAL_DMA_Init+0x2c4>
 8005faa:	bf00      	nop
 8005fac:	40026010 	.word	0x40026010
 8005fb0:	40026028 	.word	0x40026028
 8005fb4:	40026040 	.word	0x40026040
 8005fb8:	40026058 	.word	0x40026058
 8005fbc:	40026070 	.word	0x40026070
 8005fc0:	40026088 	.word	0x40026088
 8005fc4:	400260a0 	.word	0x400260a0
 8005fc8:	400260b8 	.word	0x400260b8
 8005fcc:	40026410 	.word	0x40026410
 8005fd0:	40026428 	.word	0x40026428
 8005fd4:	40026440 	.word	0x40026440
 8005fd8:	40026458 	.word	0x40026458
 8005fdc:	40026470 	.word	0x40026470
 8005fe0:	40026488 	.word	0x40026488
 8005fe4:	400264a0 	.word	0x400264a0
 8005fe8:	400264b8 	.word	0x400264b8
 8005fec:	0800e664 	.word	0x0800e664
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d012      	beq.n	800601e <HAL_DMA_Init+0x2f2>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ffc:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006000:	d00d      	beq.n	800601e <HAL_DMA_Init+0x2f2>
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006006:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800600a:	d008      	beq.n	800601e <HAL_DMA_Init+0x2f2>
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006010:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8006014:	d003      	beq.n	800601e <HAL_DMA_Init+0x2f2>
 8006016:	21c8      	movs	r1, #200	; 0xc8
 8006018:	4850      	ldr	r0, [pc, #320]	; (800615c <HAL_DMA_Init+0x430>)
 800601a:	f7fd fb44 	bl	80036a6 <assert_failed>
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	2200      	movs	r2, #0
 8006022:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2202      	movs	r2, #2
 800602a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	f022 0201 	bic.w	r2, r2, #1
 800603c:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800603e:	e00f      	b.n	8006060 <HAL_DMA_Init+0x334>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8006040:	f7fe fc8a 	bl	8004958 <HAL_GetTick>
 8006044:	4602      	mov	r2, r0
 8006046:	693b      	ldr	r3, [r7, #16]
 8006048:	1ad3      	subs	r3, r2, r3
 800604a:	2b05      	cmp	r3, #5
 800604c:	d908      	bls.n	8006060 <HAL_DMA_Init+0x334>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	2220      	movs	r2, #32
 8006052:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	2203      	movs	r2, #3
 8006058:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800605c:	2303      	movs	r3, #3
 800605e:	e078      	b.n	8006152 <HAL_DMA_Init+0x426>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f003 0301 	and.w	r3, r3, #1
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1e8      	bne.n	8006040 <HAL_DMA_Init+0x314>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006076:	697a      	ldr	r2, [r7, #20]
 8006078:	4b39      	ldr	r3, [pc, #228]	; (8006160 <HAL_DMA_Init+0x434>)
 800607a:	4013      	ands	r3, r2
 800607c:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	685a      	ldr	r2, [r3, #4]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	689b      	ldr	r3, [r3, #8]
 8006086:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800608c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	691b      	ldr	r3, [r3, #16]
 8006092:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006098:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80060a4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80060ac:	697a      	ldr	r2, [r7, #20]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060b6:	2b04      	cmp	r3, #4
 80060b8:	d107      	bne.n	80060ca <HAL_DMA_Init+0x39e>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80060c2:	4313      	orrs	r3, r2
 80060c4:	697a      	ldr	r2, [r7, #20]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	697a      	ldr	r2, [r7, #20]
 80060d0:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	695b      	ldr	r3, [r3, #20]
 80060d8:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80060da:	697b      	ldr	r3, [r7, #20]
 80060dc:	f023 0307 	bic.w	r3, r3, #7
 80060e0:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060e6:	697a      	ldr	r2, [r7, #20]
 80060e8:	4313      	orrs	r3, r2
 80060ea:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060f0:	2b04      	cmp	r3, #4
 80060f2:	d117      	bne.n	8006124 <HAL_DMA_Init+0x3f8>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060f8:	697a      	ldr	r2, [r7, #20]
 80060fa:	4313      	orrs	r3, r2
 80060fc:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006102:	2b00      	cmp	r3, #0
 8006104:	d00e      	beq.n	8006124 <HAL_DMA_Init+0x3f8>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006106:	6878      	ldr	r0, [r7, #4]
 8006108:	f000 fa80 	bl	800660c <DMA_CheckFifoParam>
 800610c:	4603      	mov	r3, r0
 800610e:	2b00      	cmp	r3, #0
 8006110:	d008      	beq.n	8006124 <HAL_DMA_Init+0x3f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2240      	movs	r2, #64	; 0x40
 8006116:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2201      	movs	r2, #1
 800611c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8006120:	2301      	movs	r3, #1
 8006122:	e016      	b.n	8006152 <HAL_DMA_Init+0x426>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	697a      	ldr	r2, [r7, #20]
 800612a:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800612c:	6878      	ldr	r0, [r7, #4]
 800612e:	f000 fa37 	bl	80065a0 <DMA_CalcBaseAndBitshift>
 8006132:	4603      	mov	r3, r0
 8006134:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800613a:	223f      	movs	r2, #63	; 0x3f
 800613c:	409a      	lsls	r2, r3
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	2201      	movs	r2, #1
 800614c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8006150:	2300      	movs	r3, #0
}
 8006152:	4618      	mov	r0, r3
 8006154:	3718      	adds	r7, #24
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	0800e664 	.word	0x0800e664
 8006160:	f010803f 	.word	0xf010803f

08006164 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006164:	b580      	push	{r7, lr}
 8006166:	b086      	sub	sp, #24
 8006168:	af00      	add	r7, sp, #0
 800616a:	60f8      	str	r0, [r7, #12]
 800616c:	60b9      	str	r1, [r7, #8]
 800616e:	607a      	str	r2, [r7, #4]
 8006170:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006172:	2300      	movs	r3, #0
 8006174:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800617a:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <HAL_DMA_Start_IT+0x26>
 8006182:	683b      	ldr	r3, [r7, #0]
 8006184:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006188:	d304      	bcc.n	8006194 <HAL_DMA_Start_IT+0x30>
 800618a:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 800618e:	4827      	ldr	r0, [pc, #156]	; (800622c <HAL_DMA_Start_IT+0xc8>)
 8006190:	f7fd fa89 	bl	80036a6 <assert_failed>
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800619a:	2b01      	cmp	r3, #1
 800619c:	d101      	bne.n	80061a2 <HAL_DMA_Start_IT+0x3e>
 800619e:	2302      	movs	r3, #2
 80061a0:	e040      	b.n	8006224 <HAL_DMA_Start_IT+0xc0>
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2201      	movs	r2, #1
 80061a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80061aa:	68fb      	ldr	r3, [r7, #12]
 80061ac:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80061b0:	b2db      	uxtb	r3, r3
 80061b2:	2b01      	cmp	r3, #1
 80061b4:	d12f      	bne.n	8006216 <HAL_DMA_Start_IT+0xb2>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	2202      	movs	r2, #2
 80061ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	2200      	movs	r2, #0
 80061c2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	687a      	ldr	r2, [r7, #4]
 80061c8:	68b9      	ldr	r1, [r7, #8]
 80061ca:	68f8      	ldr	r0, [r7, #12]
 80061cc:	f000 f9ba 	bl	8006544 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80061d4:	223f      	movs	r2, #63	; 0x3f
 80061d6:	409a      	lsls	r2, r3
 80061d8:	693b      	ldr	r3, [r7, #16]
 80061da:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80061dc:	68fb      	ldr	r3, [r7, #12]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	f042 0216 	orr.w	r2, r2, #22
 80061ea:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d007      	beq.n	8006204 <HAL_DMA_Start_IT+0xa0>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	681a      	ldr	r2, [r3, #0]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f042 0208 	orr.w	r2, r2, #8
 8006202:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f042 0201 	orr.w	r2, r2, #1
 8006212:	601a      	str	r2, [r3, #0]
 8006214:	e005      	b.n	8006222 <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2200      	movs	r2, #0
 800621a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800621e:	2302      	movs	r3, #2
 8006220:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8006222:	7dfb      	ldrb	r3, [r7, #23]
}
 8006224:	4618      	mov	r0, r3
 8006226:	3718      	adds	r7, #24
 8006228:	46bd      	mov	sp, r7
 800622a:	bd80      	pop	{r7, pc}
 800622c:	0800e664 	.word	0x0800e664

08006230 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006230:	b580      	push	{r7, lr}
 8006232:	b086      	sub	sp, #24
 8006234:	af00      	add	r7, sp, #0
 8006236:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8006238:	2300      	movs	r3, #0
 800623a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800623c:	4b92      	ldr	r3, [pc, #584]	; (8006488 <HAL_DMA_IRQHandler+0x258>)
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a92      	ldr	r2, [pc, #584]	; (800648c <HAL_DMA_IRQHandler+0x25c>)
 8006242:	fba2 2303 	umull	r2, r3, r2, r3
 8006246:	0a9b      	lsrs	r3, r3, #10
 8006248:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800624a:	687b      	ldr	r3, [r7, #4]
 800624c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800624e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8006250:	693b      	ldr	r3, [r7, #16]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800625a:	2208      	movs	r2, #8
 800625c:	409a      	lsls	r2, r3
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	4013      	ands	r3, r2
 8006262:	2b00      	cmp	r3, #0
 8006264:	d01a      	beq.n	800629c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f003 0304 	and.w	r3, r3, #4
 8006270:	2b00      	cmp	r3, #0
 8006272:	d013      	beq.n	800629c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	f022 0204 	bic.w	r2, r2, #4
 8006282:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006288:	2208      	movs	r2, #8
 800628a:	409a      	lsls	r2, r3
 800628c:	693b      	ldr	r3, [r7, #16]
 800628e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006294:	f043 0201 	orr.w	r2, r3, #1
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062a0:	2201      	movs	r2, #1
 80062a2:	409a      	lsls	r2, r3
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	4013      	ands	r3, r2
 80062a8:	2b00      	cmp	r3, #0
 80062aa:	d012      	beq.n	80062d2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	695b      	ldr	r3, [r3, #20]
 80062b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d00b      	beq.n	80062d2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062be:	2201      	movs	r2, #1
 80062c0:	409a      	lsls	r2, r3
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ca:	f043 0202 	orr.w	r2, r3, #2
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062d6:	2204      	movs	r2, #4
 80062d8:	409a      	lsls	r2, r3
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	4013      	ands	r3, r2
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d012      	beq.n	8006308 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f003 0302 	and.w	r3, r3, #2
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d00b      	beq.n	8006308 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80062f4:	2204      	movs	r2, #4
 80062f6:	409a      	lsls	r2, r3
 80062f8:	693b      	ldr	r3, [r7, #16]
 80062fa:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006300:	f043 0204 	orr.w	r2, r3, #4
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800630c:	2210      	movs	r2, #16
 800630e:	409a      	lsls	r2, r3
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	4013      	ands	r3, r2
 8006314:	2b00      	cmp	r3, #0
 8006316:	d043      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0308 	and.w	r3, r3, #8
 8006322:	2b00      	cmp	r3, #0
 8006324:	d03c      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800632a:	2210      	movs	r2, #16
 800632c:	409a      	lsls	r2, r3
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	681b      	ldr	r3, [r3, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800633c:	2b00      	cmp	r3, #0
 800633e:	d018      	beq.n	8006372 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d108      	bne.n	8006360 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006352:	2b00      	cmp	r3, #0
 8006354:	d024      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800635a:	6878      	ldr	r0, [r7, #4]
 800635c:	4798      	blx	r3
 800635e:	e01f      	b.n	80063a0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006364:	2b00      	cmp	r3, #0
 8006366:	d01b      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800636c:	6878      	ldr	r0, [r7, #4]
 800636e:	4798      	blx	r3
 8006370:	e016      	b.n	80063a0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800637c:	2b00      	cmp	r3, #0
 800637e:	d107      	bne.n	8006390 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	681a      	ldr	r2, [r3, #0]
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	f022 0208 	bic.w	r2, r2, #8
 800638e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006394:	2b00      	cmp	r3, #0
 8006396:	d003      	beq.n	80063a0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800639c:	6878      	ldr	r0, [r7, #4]
 800639e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063a4:	2220      	movs	r2, #32
 80063a6:	409a      	lsls	r2, r3
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	4013      	ands	r3, r2
 80063ac:	2b00      	cmp	r3, #0
 80063ae:	f000 808e 	beq.w	80064ce <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 0310 	and.w	r3, r3, #16
 80063bc:	2b00      	cmp	r3, #0
 80063be:	f000 8086 	beq.w	80064ce <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80063c6:	2220      	movs	r2, #32
 80063c8:	409a      	lsls	r2, r3
 80063ca:	693b      	ldr	r3, [r7, #16]
 80063cc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80063d4:	b2db      	uxtb	r3, r3
 80063d6:	2b05      	cmp	r3, #5
 80063d8:	d136      	bne.n	8006448 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	681a      	ldr	r2, [r3, #0]
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f022 0216 	bic.w	r2, r2, #22
 80063e8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	695a      	ldr	r2, [r3, #20]
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681b      	ldr	r3, [r3, #0]
 80063f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80063f8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d103      	bne.n	800640a <HAL_DMA_IRQHandler+0x1da>
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006406:	2b00      	cmp	r3, #0
 8006408:	d007      	beq.n	800641a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f022 0208 	bic.w	r2, r2, #8
 8006418:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800641e:	223f      	movs	r2, #63	; 0x3f
 8006420:	409a      	lsls	r2, r3
 8006422:	693b      	ldr	r3, [r7, #16]
 8006424:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	2200      	movs	r2, #0
 800642a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2201      	movs	r2, #1
 8006432:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800643a:	2b00      	cmp	r3, #0
 800643c:	d07d      	beq.n	800653a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006442:	6878      	ldr	r0, [r7, #4]
 8006444:	4798      	blx	r3
        }
        return;
 8006446:	e078      	b.n	800653a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006452:	2b00      	cmp	r3, #0
 8006454:	d01c      	beq.n	8006490 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681b      	ldr	r3, [r3, #0]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006460:	2b00      	cmp	r3, #0
 8006462:	d108      	bne.n	8006476 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006468:	2b00      	cmp	r3, #0
 800646a:	d030      	beq.n	80064ce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	4798      	blx	r3
 8006474:	e02b      	b.n	80064ce <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800647a:	2b00      	cmp	r3, #0
 800647c:	d027      	beq.n	80064ce <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006482:	6878      	ldr	r0, [r7, #4]
 8006484:	4798      	blx	r3
 8006486:	e022      	b.n	80064ce <HAL_DMA_IRQHandler+0x29e>
 8006488:	20000200 	.word	0x20000200
 800648c:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800649a:	2b00      	cmp	r3, #0
 800649c:	d10f      	bne.n	80064be <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f022 0210 	bic.w	r2, r2, #16
 80064ac:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	2201      	movs	r2, #1
 80064ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d003      	beq.n	80064ce <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d032      	beq.n	800653c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064da:	f003 0301 	and.w	r3, r3, #1
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d022      	beq.n	8006528 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2205      	movs	r2, #5
 80064e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	681a      	ldr	r2, [r3, #0]
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f022 0201 	bic.w	r2, r2, #1
 80064f8:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	3301      	adds	r3, #1
 80064fe:	60bb      	str	r3, [r7, #8]
 8006500:	697a      	ldr	r2, [r7, #20]
 8006502:	429a      	cmp	r2, r3
 8006504:	d307      	bcc.n	8006516 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0301 	and.w	r3, r3, #1
 8006510:	2b00      	cmp	r3, #0
 8006512:	d1f2      	bne.n	80064fa <HAL_DMA_IRQHandler+0x2ca>
 8006514:	e000      	b.n	8006518 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8006516:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	2201      	movs	r2, #1
 8006524:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800652c:	2b00      	cmp	r3, #0
 800652e:	d005      	beq.n	800653c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006534:	6878      	ldr	r0, [r7, #4]
 8006536:	4798      	blx	r3
 8006538:	e000      	b.n	800653c <HAL_DMA_IRQHandler+0x30c>
        return;
 800653a:	bf00      	nop
    }
  }
}
 800653c:	3718      	adds	r7, #24
 800653e:	46bd      	mov	sp, r7
 8006540:	bd80      	pop	{r7, pc}
 8006542:	bf00      	nop

08006544 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006544:	b480      	push	{r7}
 8006546:	b085      	sub	sp, #20
 8006548:	af00      	add	r7, sp, #0
 800654a:	60f8      	str	r0, [r7, #12]
 800654c:	60b9      	str	r1, [r7, #8]
 800654e:	607a      	str	r2, [r7, #4]
 8006550:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681a      	ldr	r2, [r3, #0]
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006560:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	683a      	ldr	r2, [r7, #0]
 8006568:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800656a:	68fb      	ldr	r3, [r7, #12]
 800656c:	689b      	ldr	r3, [r3, #8]
 800656e:	2b40      	cmp	r3, #64	; 0x40
 8006570:	d108      	bne.n	8006584 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	687a      	ldr	r2, [r7, #4]
 8006578:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	68ba      	ldr	r2, [r7, #8]
 8006580:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8006582:	e007      	b.n	8006594 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	68ba      	ldr	r2, [r7, #8]
 800658a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	60da      	str	r2, [r3, #12]
}
 8006594:	bf00      	nop
 8006596:	3714      	adds	r7, #20
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b085      	sub	sp, #20
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	b2db      	uxtb	r3, r3
 80065ae:	3b10      	subs	r3, #16
 80065b0:	4a14      	ldr	r2, [pc, #80]	; (8006604 <DMA_CalcBaseAndBitshift+0x64>)
 80065b2:	fba2 2303 	umull	r2, r3, r2, r3
 80065b6:	091b      	lsrs	r3, r3, #4
 80065b8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80065ba:	4a13      	ldr	r2, [pc, #76]	; (8006608 <DMA_CalcBaseAndBitshift+0x68>)
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	4413      	add	r3, r2
 80065c0:	781b      	ldrb	r3, [r3, #0]
 80065c2:	461a      	mov	r2, r3
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2b03      	cmp	r3, #3
 80065cc:	d909      	bls.n	80065e2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80065d6:	f023 0303 	bic.w	r3, r3, #3
 80065da:	1d1a      	adds	r2, r3, #4
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	659a      	str	r2, [r3, #88]	; 0x58
 80065e0:	e007      	b.n	80065f2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80065ea:	f023 0303 	bic.w	r3, r3, #3
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80065f6:	4618      	mov	r0, r3
 80065f8:	3714      	adds	r7, #20
 80065fa:	46bd      	mov	sp, r7
 80065fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006600:	4770      	bx	lr
 8006602:	bf00      	nop
 8006604:	aaaaaaab 	.word	0xaaaaaaab
 8006608:	0800e8b4 	.word	0x0800e8b4

0800660c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800660c:	b480      	push	{r7}
 800660e:	b085      	sub	sp, #20
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006614:	2300      	movs	r3, #0
 8006616:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800661c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	699b      	ldr	r3, [r3, #24]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d11f      	bne.n	8006666 <DMA_CheckFifoParam+0x5a>
 8006626:	68bb      	ldr	r3, [r7, #8]
 8006628:	2b03      	cmp	r3, #3
 800662a:	d856      	bhi.n	80066da <DMA_CheckFifoParam+0xce>
 800662c:	a201      	add	r2, pc, #4	; (adr r2, 8006634 <DMA_CheckFifoParam+0x28>)
 800662e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006632:	bf00      	nop
 8006634:	08006645 	.word	0x08006645
 8006638:	08006657 	.word	0x08006657
 800663c:	08006645 	.word	0x08006645
 8006640:	080066db 	.word	0x080066db
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006648:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800664c:	2b00      	cmp	r3, #0
 800664e:	d046      	beq.n	80066de <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8006650:	2301      	movs	r3, #1
 8006652:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006654:	e043      	b.n	80066de <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800665a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800665e:	d140      	bne.n	80066e2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006664:	e03d      	b.n	80066e2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800666e:	d121      	bne.n	80066b4 <DMA_CheckFifoParam+0xa8>
 8006670:	68bb      	ldr	r3, [r7, #8]
 8006672:	2b03      	cmp	r3, #3
 8006674:	d837      	bhi.n	80066e6 <DMA_CheckFifoParam+0xda>
 8006676:	a201      	add	r2, pc, #4	; (adr r2, 800667c <DMA_CheckFifoParam+0x70>)
 8006678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800667c:	0800668d 	.word	0x0800668d
 8006680:	08006693 	.word	0x08006693
 8006684:	0800668d 	.word	0x0800668d
 8006688:	080066a5 	.word	0x080066a5
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800668c:	2301      	movs	r3, #1
 800668e:	73fb      	strb	r3, [r7, #15]
      break;
 8006690:	e030      	b.n	80066f4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006696:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800669a:	2b00      	cmp	r3, #0
 800669c:	d025      	beq.n	80066ea <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800669e:	2301      	movs	r3, #1
 80066a0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80066a2:	e022      	b.n	80066ea <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066a8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80066ac:	d11f      	bne.n	80066ee <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80066ae:	2301      	movs	r3, #1
 80066b0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80066b2:	e01c      	b.n	80066ee <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	2b02      	cmp	r3, #2
 80066b8:	d903      	bls.n	80066c2 <DMA_CheckFifoParam+0xb6>
 80066ba:	68bb      	ldr	r3, [r7, #8]
 80066bc:	2b03      	cmp	r3, #3
 80066be:	d003      	beq.n	80066c8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80066c0:	e018      	b.n	80066f4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80066c2:	2301      	movs	r3, #1
 80066c4:	73fb      	strb	r3, [r7, #15]
      break;
 80066c6:	e015      	b.n	80066f4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80066cc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d00e      	beq.n	80066f2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80066d4:	2301      	movs	r3, #1
 80066d6:	73fb      	strb	r3, [r7, #15]
      break;
 80066d8:	e00b      	b.n	80066f2 <DMA_CheckFifoParam+0xe6>
      break;
 80066da:	bf00      	nop
 80066dc:	e00a      	b.n	80066f4 <DMA_CheckFifoParam+0xe8>
      break;
 80066de:	bf00      	nop
 80066e0:	e008      	b.n	80066f4 <DMA_CheckFifoParam+0xe8>
      break;
 80066e2:	bf00      	nop
 80066e4:	e006      	b.n	80066f4 <DMA_CheckFifoParam+0xe8>
      break;
 80066e6:	bf00      	nop
 80066e8:	e004      	b.n	80066f4 <DMA_CheckFifoParam+0xe8>
      break;
 80066ea:	bf00      	nop
 80066ec:	e002      	b.n	80066f4 <DMA_CheckFifoParam+0xe8>
      break;   
 80066ee:	bf00      	nop
 80066f0:	e000      	b.n	80066f4 <DMA_CheckFifoParam+0xe8>
      break;
 80066f2:	bf00      	nop
    }
  } 
  
  return status; 
 80066f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	3714      	adds	r7, #20
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr
 8006702:	bf00      	nop

08006704 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b088      	sub	sp, #32
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
 800670c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800670e:	2300      	movs	r3, #0
 8006710:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006712:	2300      	movs	r3, #0
 8006714:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006716:	2300      	movs	r3, #0
 8006718:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a45      	ldr	r2, [pc, #276]	; (8006834 <HAL_GPIO_Init+0x130>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d02b      	beq.n	800677a <HAL_GPIO_Init+0x76>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a44      	ldr	r2, [pc, #272]	; (8006838 <HAL_GPIO_Init+0x134>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d027      	beq.n	800677a <HAL_GPIO_Init+0x76>
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a43      	ldr	r2, [pc, #268]	; (800683c <HAL_GPIO_Init+0x138>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d023      	beq.n	800677a <HAL_GPIO_Init+0x76>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a42      	ldr	r2, [pc, #264]	; (8006840 <HAL_GPIO_Init+0x13c>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d01f      	beq.n	800677a <HAL_GPIO_Init+0x76>
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	4a41      	ldr	r2, [pc, #260]	; (8006844 <HAL_GPIO_Init+0x140>)
 800673e:	4293      	cmp	r3, r2
 8006740:	d01b      	beq.n	800677a <HAL_GPIO_Init+0x76>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	4a40      	ldr	r2, [pc, #256]	; (8006848 <HAL_GPIO_Init+0x144>)
 8006746:	4293      	cmp	r3, r2
 8006748:	d017      	beq.n	800677a <HAL_GPIO_Init+0x76>
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	4a3f      	ldr	r2, [pc, #252]	; (800684c <HAL_GPIO_Init+0x148>)
 800674e:	4293      	cmp	r3, r2
 8006750:	d013      	beq.n	800677a <HAL_GPIO_Init+0x76>
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	4a3e      	ldr	r2, [pc, #248]	; (8006850 <HAL_GPIO_Init+0x14c>)
 8006756:	4293      	cmp	r3, r2
 8006758:	d00f      	beq.n	800677a <HAL_GPIO_Init+0x76>
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	4a3d      	ldr	r2, [pc, #244]	; (8006854 <HAL_GPIO_Init+0x150>)
 800675e:	4293      	cmp	r3, r2
 8006760:	d00b      	beq.n	800677a <HAL_GPIO_Init+0x76>
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	4a3c      	ldr	r2, [pc, #240]	; (8006858 <HAL_GPIO_Init+0x154>)
 8006766:	4293      	cmp	r3, r2
 8006768:	d007      	beq.n	800677a <HAL_GPIO_Init+0x76>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	4a3b      	ldr	r2, [pc, #236]	; (800685c <HAL_GPIO_Init+0x158>)
 800676e:	4293      	cmp	r3, r2
 8006770:	d003      	beq.n	800677a <HAL_GPIO_Init+0x76>
 8006772:	21b3      	movs	r1, #179	; 0xb3
 8006774:	483a      	ldr	r0, [pc, #232]	; (8006860 <HAL_GPIO_Init+0x15c>)
 8006776:	f7fc ff96 	bl	80036a6 <assert_failed>
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
 800677a:	683b      	ldr	r3, [r7, #0]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	b29b      	uxth	r3, r3
 8006780:	2b00      	cmp	r3, #0
 8006782:	d005      	beq.n	8006790 <HAL_GPIO_Init+0x8c>
 8006784:	683b      	ldr	r3, [r7, #0]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	0c1b      	lsrs	r3, r3, #16
 800678a:	041b      	lsls	r3, r3, #16
 800678c:	2b00      	cmp	r3, #0
 800678e:	d003      	beq.n	8006798 <HAL_GPIO_Init+0x94>
 8006790:	21b4      	movs	r1, #180	; 0xb4
 8006792:	4833      	ldr	r0, [pc, #204]	; (8006860 <HAL_GPIO_Init+0x15c>)
 8006794:	f7fc ff87 	bl	80036a6 <assert_failed>
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	2b00      	cmp	r3, #0
 800679e:	d035      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067a0:	683b      	ldr	r3, [r7, #0]
 80067a2:	685b      	ldr	r3, [r3, #4]
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d031      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	685b      	ldr	r3, [r3, #4]
 80067ac:	2b11      	cmp	r3, #17
 80067ae:	d02d      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067b0:	683b      	ldr	r3, [r7, #0]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	2b02      	cmp	r3, #2
 80067b6:	d029      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067b8:	683b      	ldr	r3, [r7, #0]
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	2b12      	cmp	r3, #18
 80067be:	d025      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	4a27      	ldr	r2, [pc, #156]	; (8006864 <HAL_GPIO_Init+0x160>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d020      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067ca:	683b      	ldr	r3, [r7, #0]
 80067cc:	685b      	ldr	r3, [r3, #4]
 80067ce:	4a26      	ldr	r2, [pc, #152]	; (8006868 <HAL_GPIO_Init+0x164>)
 80067d0:	4293      	cmp	r3, r2
 80067d2:	d01b      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067d4:	683b      	ldr	r3, [r7, #0]
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	4a24      	ldr	r2, [pc, #144]	; (800686c <HAL_GPIO_Init+0x168>)
 80067da:	4293      	cmp	r3, r2
 80067dc:	d016      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067de:	683b      	ldr	r3, [r7, #0]
 80067e0:	685b      	ldr	r3, [r3, #4]
 80067e2:	4a23      	ldr	r2, [pc, #140]	; (8006870 <HAL_GPIO_Init+0x16c>)
 80067e4:	4293      	cmp	r3, r2
 80067e6:	d011      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067e8:	683b      	ldr	r3, [r7, #0]
 80067ea:	685b      	ldr	r3, [r3, #4]
 80067ec:	4a21      	ldr	r2, [pc, #132]	; (8006874 <HAL_GPIO_Init+0x170>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d00c      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067f2:	683b      	ldr	r3, [r7, #0]
 80067f4:	685b      	ldr	r3, [r3, #4]
 80067f6:	4a20      	ldr	r2, [pc, #128]	; (8006878 <HAL_GPIO_Init+0x174>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d007      	beq.n	800680c <HAL_GPIO_Init+0x108>
 80067fc:	683b      	ldr	r3, [r7, #0]
 80067fe:	685b      	ldr	r3, [r3, #4]
 8006800:	2b03      	cmp	r3, #3
 8006802:	d003      	beq.n	800680c <HAL_GPIO_Init+0x108>
 8006804:	21b5      	movs	r1, #181	; 0xb5
 8006806:	4816      	ldr	r0, [pc, #88]	; (8006860 <HAL_GPIO_Init+0x15c>)
 8006808:	f7fc ff4d 	bl	80036a6 <assert_failed>
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
 800680c:	683b      	ldr	r3, [r7, #0]
 800680e:	689b      	ldr	r3, [r3, #8]
 8006810:	2b00      	cmp	r3, #0
 8006812:	d00b      	beq.n	800682c <HAL_GPIO_Init+0x128>
 8006814:	683b      	ldr	r3, [r7, #0]
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	2b01      	cmp	r3, #1
 800681a:	d007      	beq.n	800682c <HAL_GPIO_Init+0x128>
 800681c:	683b      	ldr	r3, [r7, #0]
 800681e:	689b      	ldr	r3, [r3, #8]
 8006820:	2b02      	cmp	r3, #2
 8006822:	d003      	beq.n	800682c <HAL_GPIO_Init+0x128>
 8006824:	21b6      	movs	r1, #182	; 0xb6
 8006826:	480e      	ldr	r0, [pc, #56]	; (8006860 <HAL_GPIO_Init+0x15c>)
 8006828:	f7fc ff3d 	bl	80036a6 <assert_failed>

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800682c:	2300      	movs	r3, #0
 800682e:	61fb      	str	r3, [r7, #28]
 8006830:	e270      	b.n	8006d14 <HAL_GPIO_Init+0x610>
 8006832:	bf00      	nop
 8006834:	40020000 	.word	0x40020000
 8006838:	40020400 	.word	0x40020400
 800683c:	40020800 	.word	0x40020800
 8006840:	40020c00 	.word	0x40020c00
 8006844:	40021000 	.word	0x40021000
 8006848:	40021400 	.word	0x40021400
 800684c:	40021800 	.word	0x40021800
 8006850:	40021c00 	.word	0x40021c00
 8006854:	40022000 	.word	0x40022000
 8006858:	40022400 	.word	0x40022400
 800685c:	40022800 	.word	0x40022800
 8006860:	0800e69c 	.word	0x0800e69c
 8006864:	10110000 	.word	0x10110000
 8006868:	10210000 	.word	0x10210000
 800686c:	10310000 	.word	0x10310000
 8006870:	10120000 	.word	0x10120000
 8006874:	10220000 	.word	0x10220000
 8006878:	10320000 	.word	0x10320000
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800687c:	2201      	movs	r2, #1
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	fa02 f303 	lsl.w	r3, r2, r3
 8006884:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006886:	683b      	ldr	r3, [r7, #0]
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	697a      	ldr	r2, [r7, #20]
 800688c:	4013      	ands	r3, r2
 800688e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006890:	693a      	ldr	r2, [r7, #16]
 8006892:	697b      	ldr	r3, [r7, #20]
 8006894:	429a      	cmp	r2, r3
 8006896:	f040 823a 	bne.w	8006d0e <HAL_GPIO_Init+0x60a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	2b01      	cmp	r3, #1
 80068a0:	d00b      	beq.n	80068ba <HAL_GPIO_Init+0x1b6>
 80068a2:	683b      	ldr	r3, [r7, #0]
 80068a4:	685b      	ldr	r3, [r3, #4]
 80068a6:	2b02      	cmp	r3, #2
 80068a8:	d007      	beq.n	80068ba <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80068ae:	2b11      	cmp	r3, #17
 80068b0:	d003      	beq.n	80068ba <HAL_GPIO_Init+0x1b6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	685b      	ldr	r3, [r3, #4]
 80068b6:	2b12      	cmp	r3, #18
 80068b8:	d144      	bne.n	8006944 <HAL_GPIO_Init+0x240>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
 80068ba:	683b      	ldr	r3, [r7, #0]
 80068bc:	68db      	ldr	r3, [r3, #12]
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d00f      	beq.n	80068e2 <HAL_GPIO_Init+0x1de>
 80068c2:	683b      	ldr	r3, [r7, #0]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	2b01      	cmp	r3, #1
 80068c8:	d00b      	beq.n	80068e2 <HAL_GPIO_Init+0x1de>
 80068ca:	683b      	ldr	r3, [r7, #0]
 80068cc:	68db      	ldr	r3, [r3, #12]
 80068ce:	2b02      	cmp	r3, #2
 80068d0:	d007      	beq.n	80068e2 <HAL_GPIO_Init+0x1de>
 80068d2:	683b      	ldr	r3, [r7, #0]
 80068d4:	68db      	ldr	r3, [r3, #12]
 80068d6:	2b03      	cmp	r3, #3
 80068d8:	d003      	beq.n	80068e2 <HAL_GPIO_Init+0x1de>
 80068da:	21c8      	movs	r1, #200	; 0xc8
 80068dc:	489a      	ldr	r0, [pc, #616]	; (8006b48 <HAL_GPIO_Init+0x444>)
 80068de:	f7fc fee2 	bl	80036a6 <assert_failed>
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	689b      	ldr	r3, [r3, #8]
 80068e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80068e8:	69fb      	ldr	r3, [r7, #28]
 80068ea:	005b      	lsls	r3, r3, #1
 80068ec:	2203      	movs	r2, #3
 80068ee:	fa02 f303 	lsl.w	r3, r2, r3
 80068f2:	43db      	mvns	r3, r3
 80068f4:	69ba      	ldr	r2, [r7, #24]
 80068f6:	4013      	ands	r3, r2
 80068f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80068fa:	683b      	ldr	r3, [r7, #0]
 80068fc:	68da      	ldr	r2, [r3, #12]
 80068fe:	69fb      	ldr	r3, [r7, #28]
 8006900:	005b      	lsls	r3, r3, #1
 8006902:	fa02 f303 	lsl.w	r3, r2, r3
 8006906:	69ba      	ldr	r2, [r7, #24]
 8006908:	4313      	orrs	r3, r2
 800690a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	69ba      	ldr	r2, [r7, #24]
 8006910:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	685b      	ldr	r3, [r3, #4]
 8006916:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006918:	2201      	movs	r2, #1
 800691a:	69fb      	ldr	r3, [r7, #28]
 800691c:	fa02 f303 	lsl.w	r3, r2, r3
 8006920:	43db      	mvns	r3, r3
 8006922:	69ba      	ldr	r2, [r7, #24]
 8006924:	4013      	ands	r3, r2
 8006926:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	685b      	ldr	r3, [r3, #4]
 800692c:	091b      	lsrs	r3, r3, #4
 800692e:	f003 0201 	and.w	r2, r3, #1
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	fa02 f303 	lsl.w	r3, r2, r3
 8006938:	69ba      	ldr	r2, [r7, #24]
 800693a:	4313      	orrs	r3, r2
 800693c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	69ba      	ldr	r2, [r7, #24]
 8006942:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	68db      	ldr	r3, [r3, #12]
 8006948:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800694a:	69fb      	ldr	r3, [r7, #28]
 800694c:	005b      	lsls	r3, r3, #1
 800694e:	2203      	movs	r2, #3
 8006950:	fa02 f303 	lsl.w	r3, r2, r3
 8006954:	43db      	mvns	r3, r3
 8006956:	69ba      	ldr	r2, [r7, #24]
 8006958:	4013      	ands	r3, r2
 800695a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800695c:	683b      	ldr	r3, [r7, #0]
 800695e:	689a      	ldr	r2, [r3, #8]
 8006960:	69fb      	ldr	r3, [r7, #28]
 8006962:	005b      	lsls	r3, r3, #1
 8006964:	fa02 f303 	lsl.w	r3, r2, r3
 8006968:	69ba      	ldr	r2, [r7, #24]
 800696a:	4313      	orrs	r3, r2
 800696c:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	69ba      	ldr	r2, [r7, #24]
 8006972:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	685b      	ldr	r3, [r3, #4]
 8006978:	2b02      	cmp	r3, #2
 800697a:	d004      	beq.n	8006986 <HAL_GPIO_Init+0x282>
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	685b      	ldr	r3, [r3, #4]
 8006980:	2b12      	cmp	r3, #18
 8006982:	f040 80e3 	bne.w	8006b4c <HAL_GPIO_Init+0x448>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	691b      	ldr	r3, [r3, #16]
 800698a:	2b00      	cmp	r3, #0
 800698c:	f000 80b6 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 8006990:	683b      	ldr	r3, [r7, #0]
 8006992:	691b      	ldr	r3, [r3, #16]
 8006994:	2b09      	cmp	r3, #9
 8006996:	f000 80b1 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 800699a:	683b      	ldr	r3, [r7, #0]
 800699c:	691b      	ldr	r3, [r3, #16]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	f000 80ac 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 80069a4:	683b      	ldr	r3, [r7, #0]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	f000 80a7 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 80069ae:	683b      	ldr	r3, [r7, #0]
 80069b0:	691b      	ldr	r3, [r3, #16]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	f000 80a2 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 80069b8:	683b      	ldr	r3, [r7, #0]
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	2b00      	cmp	r3, #0
 80069be:	f000 809d 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 80069c2:	683b      	ldr	r3, [r7, #0]
 80069c4:	691b      	ldr	r3, [r3, #16]
 80069c6:	2b01      	cmp	r3, #1
 80069c8:	f000 8098 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	691b      	ldr	r3, [r3, #16]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	f000 8093 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 80069d6:	683b      	ldr	r3, [r7, #0]
 80069d8:	691b      	ldr	r3, [r3, #16]
 80069da:	2b02      	cmp	r3, #2
 80069dc:	f000 808e 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	691b      	ldr	r3, [r3, #16]
 80069e4:	2b02      	cmp	r3, #2
 80069e6:	f000 8089 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	691b      	ldr	r3, [r3, #16]
 80069ee:	2b02      	cmp	r3, #2
 80069f0:	f000 8084 	beq.w	8006afc <HAL_GPIO_Init+0x3f8>
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	691b      	ldr	r3, [r3, #16]
 80069f8:	2b03      	cmp	r3, #3
 80069fa:	d07f      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 80069fc:	683b      	ldr	r3, [r7, #0]
 80069fe:	691b      	ldr	r3, [r3, #16]
 8006a00:	2b04      	cmp	r3, #4
 8006a02:	d07b      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	691b      	ldr	r3, [r3, #16]
 8006a08:	2b04      	cmp	r3, #4
 8006a0a:	d077      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	691b      	ldr	r3, [r3, #16]
 8006a10:	2b04      	cmp	r3, #4
 8006a12:	d073      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a14:	683b      	ldr	r3, [r7, #0]
 8006a16:	691b      	ldr	r3, [r3, #16]
 8006a18:	2b05      	cmp	r3, #5
 8006a1a:	d06f      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a1c:	683b      	ldr	r3, [r7, #0]
 8006a1e:	691b      	ldr	r3, [r3, #16]
 8006a20:	2b05      	cmp	r3, #5
 8006a22:	d06b      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	691b      	ldr	r3, [r3, #16]
 8006a28:	2b09      	cmp	r3, #9
 8006a2a:	d067      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a2c:	683b      	ldr	r3, [r7, #0]
 8006a2e:	691b      	ldr	r3, [r3, #16]
 8006a30:	2b06      	cmp	r3, #6
 8006a32:	d063      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a34:	683b      	ldr	r3, [r7, #0]
 8006a36:	691b      	ldr	r3, [r3, #16]
 8006a38:	2b09      	cmp	r3, #9
 8006a3a:	d05f      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a3c:	683b      	ldr	r3, [r7, #0]
 8006a3e:	691b      	ldr	r3, [r3, #16]
 8006a40:	2b07      	cmp	r3, #7
 8006a42:	d05b      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	691b      	ldr	r3, [r3, #16]
 8006a48:	2b07      	cmp	r3, #7
 8006a4a:	d057      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	691b      	ldr	r3, [r3, #16]
 8006a50:	2b07      	cmp	r3, #7
 8006a52:	d053      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a54:	683b      	ldr	r3, [r7, #0]
 8006a56:	691b      	ldr	r3, [r3, #16]
 8006a58:	2b08      	cmp	r3, #8
 8006a5a:	d04f      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	691b      	ldr	r3, [r3, #16]
 8006a60:	2b08      	cmp	r3, #8
 8006a62:	d04b      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a64:	683b      	ldr	r3, [r7, #0]
 8006a66:	691b      	ldr	r3, [r3, #16]
 8006a68:	2b08      	cmp	r3, #8
 8006a6a:	d047      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	691b      	ldr	r3, [r3, #16]
 8006a70:	2b09      	cmp	r3, #9
 8006a72:	d043      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	2b09      	cmp	r3, #9
 8006a7a:	d03f      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a7c:	683b      	ldr	r3, [r7, #0]
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	2b0a      	cmp	r3, #10
 8006a82:	d03b      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a84:	683b      	ldr	r3, [r7, #0]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	2b0a      	cmp	r3, #10
 8006a8a:	d037      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	691b      	ldr	r3, [r3, #16]
 8006a90:	2b0b      	cmp	r3, #11
 8006a92:	d033      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a94:	683b      	ldr	r3, [r7, #0]
 8006a96:	691b      	ldr	r3, [r3, #16]
 8006a98:	2b0c      	cmp	r3, #12
 8006a9a:	d02f      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006a9c:	683b      	ldr	r3, [r7, #0]
 8006a9e:	691b      	ldr	r3, [r3, #16]
 8006aa0:	2b0c      	cmp	r3, #12
 8006aa2:	d02b      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	691b      	ldr	r3, [r3, #16]
 8006aa8:	2b0d      	cmp	r3, #13
 8006aaa:	d027      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	691b      	ldr	r3, [r3, #16]
 8006ab0:	2b0f      	cmp	r3, #15
 8006ab2:	d023      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006ab4:	683b      	ldr	r3, [r7, #0]
 8006ab6:	691b      	ldr	r3, [r3, #16]
 8006ab8:	2b05      	cmp	r3, #5
 8006aba:	d01f      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006abc:	683b      	ldr	r3, [r7, #0]
 8006abe:	691b      	ldr	r3, [r3, #16]
 8006ac0:	2b05      	cmp	r3, #5
 8006ac2:	d01b      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006ac4:	683b      	ldr	r3, [r7, #0]
 8006ac6:	691b      	ldr	r3, [r3, #16]
 8006ac8:	2b05      	cmp	r3, #5
 8006aca:	d017      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006acc:	683b      	ldr	r3, [r7, #0]
 8006ace:	691b      	ldr	r3, [r3, #16]
 8006ad0:	2b08      	cmp	r3, #8
 8006ad2:	d013      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	691b      	ldr	r3, [r3, #16]
 8006ad8:	2b08      	cmp	r3, #8
 8006ada:	d00f      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006adc:	683b      	ldr	r3, [r7, #0]
 8006ade:	691b      	ldr	r3, [r3, #16]
 8006ae0:	2b0c      	cmp	r3, #12
 8006ae2:	d00b      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006ae4:	683b      	ldr	r3, [r7, #0]
 8006ae6:	691b      	ldr	r3, [r3, #16]
 8006ae8:	2b06      	cmp	r3, #6
 8006aea:	d007      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006aec:	683b      	ldr	r3, [r7, #0]
 8006aee:	691b      	ldr	r3, [r3, #16]
 8006af0:	2b0e      	cmp	r3, #14
 8006af2:	d003      	beq.n	8006afc <HAL_GPIO_Init+0x3f8>
 8006af4:	21e0      	movs	r1, #224	; 0xe0
 8006af6:	4814      	ldr	r0, [pc, #80]	; (8006b48 <HAL_GPIO_Init+0x444>)
 8006af8:	f7fc fdd5 	bl	80036a6 <assert_failed>
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006afc:	69fb      	ldr	r3, [r7, #28]
 8006afe:	08da      	lsrs	r2, r3, #3
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	3208      	adds	r2, #8
 8006b04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b08:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006b0a:	69fb      	ldr	r3, [r7, #28]
 8006b0c:	f003 0307 	and.w	r3, r3, #7
 8006b10:	009b      	lsls	r3, r3, #2
 8006b12:	220f      	movs	r2, #15
 8006b14:	fa02 f303 	lsl.w	r3, r2, r3
 8006b18:	43db      	mvns	r3, r3
 8006b1a:	69ba      	ldr	r2, [r7, #24]
 8006b1c:	4013      	ands	r3, r2
 8006b1e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	691a      	ldr	r2, [r3, #16]
 8006b24:	69fb      	ldr	r3, [r7, #28]
 8006b26:	f003 0307 	and.w	r3, r3, #7
 8006b2a:	009b      	lsls	r3, r3, #2
 8006b2c:	fa02 f303 	lsl.w	r3, r2, r3
 8006b30:	69ba      	ldr	r2, [r7, #24]
 8006b32:	4313      	orrs	r3, r2
 8006b34:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006b36:	69fb      	ldr	r3, [r7, #28]
 8006b38:	08da      	lsrs	r2, r3, #3
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	3208      	adds	r2, #8
 8006b3e:	69b9      	ldr	r1, [r7, #24]
 8006b40:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8006b44:	e002      	b.n	8006b4c <HAL_GPIO_Init+0x448>
 8006b46:	bf00      	nop
 8006b48:	0800e69c 	.word	0x0800e69c
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006b52:	69fb      	ldr	r3, [r7, #28]
 8006b54:	005b      	lsls	r3, r3, #1
 8006b56:	2203      	movs	r2, #3
 8006b58:	fa02 f303 	lsl.w	r3, r2, r3
 8006b5c:	43db      	mvns	r3, r3
 8006b5e:	69ba      	ldr	r2, [r7, #24]
 8006b60:	4013      	ands	r3, r2
 8006b62:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006b64:	683b      	ldr	r3, [r7, #0]
 8006b66:	685b      	ldr	r3, [r3, #4]
 8006b68:	f003 0203 	and.w	r2, r3, #3
 8006b6c:	69fb      	ldr	r3, [r7, #28]
 8006b6e:	005b      	lsls	r3, r3, #1
 8006b70:	fa02 f303 	lsl.w	r3, r2, r3
 8006b74:	69ba      	ldr	r2, [r7, #24]
 8006b76:	4313      	orrs	r3, r2
 8006b78:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	69ba      	ldr	r2, [r7, #24]
 8006b7e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8006b80:	683b      	ldr	r3, [r7, #0]
 8006b82:	685b      	ldr	r3, [r3, #4]
 8006b84:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b88:	2b00      	cmp	r3, #0
 8006b8a:	f000 80c0 	beq.w	8006d0e <HAL_GPIO_Init+0x60a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006b8e:	2300      	movs	r3, #0
 8006b90:	60fb      	str	r3, [r7, #12]
 8006b92:	4b65      	ldr	r3, [pc, #404]	; (8006d28 <HAL_GPIO_Init+0x624>)
 8006b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b96:	4a64      	ldr	r2, [pc, #400]	; (8006d28 <HAL_GPIO_Init+0x624>)
 8006b98:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006b9c:	6453      	str	r3, [r2, #68]	; 0x44
 8006b9e:	4b62      	ldr	r3, [pc, #392]	; (8006d28 <HAL_GPIO_Init+0x624>)
 8006ba0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ba2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ba6:	60fb      	str	r3, [r7, #12]
 8006ba8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006baa:	4a60      	ldr	r2, [pc, #384]	; (8006d2c <HAL_GPIO_Init+0x628>)
 8006bac:	69fb      	ldr	r3, [r7, #28]
 8006bae:	089b      	lsrs	r3, r3, #2
 8006bb0:	3302      	adds	r3, #2
 8006bb2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006bb6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8006bb8:	69fb      	ldr	r3, [r7, #28]
 8006bba:	f003 0303 	and.w	r3, r3, #3
 8006bbe:	009b      	lsls	r3, r3, #2
 8006bc0:	220f      	movs	r2, #15
 8006bc2:	fa02 f303 	lsl.w	r3, r2, r3
 8006bc6:	43db      	mvns	r3, r3
 8006bc8:	69ba      	ldr	r2, [r7, #24]
 8006bca:	4013      	ands	r3, r2
 8006bcc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a57      	ldr	r2, [pc, #348]	; (8006d30 <HAL_GPIO_Init+0x62c>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d037      	beq.n	8006c46 <HAL_GPIO_Init+0x542>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a56      	ldr	r2, [pc, #344]	; (8006d34 <HAL_GPIO_Init+0x630>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d031      	beq.n	8006c42 <HAL_GPIO_Init+0x53e>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a55      	ldr	r2, [pc, #340]	; (8006d38 <HAL_GPIO_Init+0x634>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d02b      	beq.n	8006c3e <HAL_GPIO_Init+0x53a>
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	4a54      	ldr	r2, [pc, #336]	; (8006d3c <HAL_GPIO_Init+0x638>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d025      	beq.n	8006c3a <HAL_GPIO_Init+0x536>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	4a53      	ldr	r2, [pc, #332]	; (8006d40 <HAL_GPIO_Init+0x63c>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d01f      	beq.n	8006c36 <HAL_GPIO_Init+0x532>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a52      	ldr	r2, [pc, #328]	; (8006d44 <HAL_GPIO_Init+0x640>)
 8006bfa:	4293      	cmp	r3, r2
 8006bfc:	d019      	beq.n	8006c32 <HAL_GPIO_Init+0x52e>
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	4a51      	ldr	r2, [pc, #324]	; (8006d48 <HAL_GPIO_Init+0x644>)
 8006c02:	4293      	cmp	r3, r2
 8006c04:	d013      	beq.n	8006c2e <HAL_GPIO_Init+0x52a>
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	4a50      	ldr	r2, [pc, #320]	; (8006d4c <HAL_GPIO_Init+0x648>)
 8006c0a:	4293      	cmp	r3, r2
 8006c0c:	d00d      	beq.n	8006c2a <HAL_GPIO_Init+0x526>
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	4a4f      	ldr	r2, [pc, #316]	; (8006d50 <HAL_GPIO_Init+0x64c>)
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d007      	beq.n	8006c26 <HAL_GPIO_Init+0x522>
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	4a4e      	ldr	r2, [pc, #312]	; (8006d54 <HAL_GPIO_Init+0x650>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d101      	bne.n	8006c22 <HAL_GPIO_Init+0x51e>
 8006c1e:	2309      	movs	r3, #9
 8006c20:	e012      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c22:	230a      	movs	r3, #10
 8006c24:	e010      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c26:	2308      	movs	r3, #8
 8006c28:	e00e      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c2a:	2307      	movs	r3, #7
 8006c2c:	e00c      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c2e:	2306      	movs	r3, #6
 8006c30:	e00a      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c32:	2305      	movs	r3, #5
 8006c34:	e008      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c36:	2304      	movs	r3, #4
 8006c38:	e006      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c3a:	2303      	movs	r3, #3
 8006c3c:	e004      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c3e:	2302      	movs	r3, #2
 8006c40:	e002      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c42:	2301      	movs	r3, #1
 8006c44:	e000      	b.n	8006c48 <HAL_GPIO_Init+0x544>
 8006c46:	2300      	movs	r3, #0
 8006c48:	69fa      	ldr	r2, [r7, #28]
 8006c4a:	f002 0203 	and.w	r2, r2, #3
 8006c4e:	0092      	lsls	r2, r2, #2
 8006c50:	4093      	lsls	r3, r2
 8006c52:	69ba      	ldr	r2, [r7, #24]
 8006c54:	4313      	orrs	r3, r2
 8006c56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006c58:	4934      	ldr	r1, [pc, #208]	; (8006d2c <HAL_GPIO_Init+0x628>)
 8006c5a:	69fb      	ldr	r3, [r7, #28]
 8006c5c:	089b      	lsrs	r3, r3, #2
 8006c5e:	3302      	adds	r3, #2
 8006c60:	69ba      	ldr	r2, [r7, #24]
 8006c62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8006c66:	4b3c      	ldr	r3, [pc, #240]	; (8006d58 <HAL_GPIO_Init+0x654>)
 8006c68:	681b      	ldr	r3, [r3, #0]
 8006c6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	43db      	mvns	r3, r3
 8006c70:	69ba      	ldr	r2, [r7, #24]
 8006c72:	4013      	ands	r3, r2
 8006c74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8006c76:	683b      	ldr	r3, [r7, #0]
 8006c78:	685b      	ldr	r3, [r3, #4]
 8006c7a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d003      	beq.n	8006c8a <HAL_GPIO_Init+0x586>
        {
          temp |= iocurrent;
 8006c82:	69ba      	ldr	r2, [r7, #24]
 8006c84:	693b      	ldr	r3, [r7, #16]
 8006c86:	4313      	orrs	r3, r2
 8006c88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8006c8a:	4a33      	ldr	r2, [pc, #204]	; (8006d58 <HAL_GPIO_Init+0x654>)
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8006c90:	4b31      	ldr	r3, [pc, #196]	; (8006d58 <HAL_GPIO_Init+0x654>)
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006c96:	693b      	ldr	r3, [r7, #16]
 8006c98:	43db      	mvns	r3, r3
 8006c9a:	69ba      	ldr	r2, [r7, #24]
 8006c9c:	4013      	ands	r3, r2
 8006c9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8006ca0:	683b      	ldr	r3, [r7, #0]
 8006ca2:	685b      	ldr	r3, [r3, #4]
 8006ca4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d003      	beq.n	8006cb4 <HAL_GPIO_Init+0x5b0>
        {
          temp |= iocurrent;
 8006cac:	69ba      	ldr	r2, [r7, #24]
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8006cb4:	4a28      	ldr	r2, [pc, #160]	; (8006d58 <HAL_GPIO_Init+0x654>)
 8006cb6:	69bb      	ldr	r3, [r7, #24]
 8006cb8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006cba:	4b27      	ldr	r3, [pc, #156]	; (8006d58 <HAL_GPIO_Init+0x654>)
 8006cbc:	689b      	ldr	r3, [r3, #8]
 8006cbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006cc0:	693b      	ldr	r3, [r7, #16]
 8006cc2:	43db      	mvns	r3, r3
 8006cc4:	69ba      	ldr	r2, [r7, #24]
 8006cc6:	4013      	ands	r3, r2
 8006cc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8006cca:	683b      	ldr	r3, [r7, #0]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d003      	beq.n	8006cde <HAL_GPIO_Init+0x5da>
        {
          temp |= iocurrent;
 8006cd6:	69ba      	ldr	r2, [r7, #24]
 8006cd8:	693b      	ldr	r3, [r7, #16]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8006cde:	4a1e      	ldr	r2, [pc, #120]	; (8006d58 <HAL_GPIO_Init+0x654>)
 8006ce0:	69bb      	ldr	r3, [r7, #24]
 8006ce2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006ce4:	4b1c      	ldr	r3, [pc, #112]	; (8006d58 <HAL_GPIO_Init+0x654>)
 8006ce6:	68db      	ldr	r3, [r3, #12]
 8006ce8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006cea:	693b      	ldr	r3, [r7, #16]
 8006cec:	43db      	mvns	r3, r3
 8006cee:	69ba      	ldr	r2, [r7, #24]
 8006cf0:	4013      	ands	r3, r2
 8006cf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8006cf4:	683b      	ldr	r3, [r7, #0]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	d003      	beq.n	8006d08 <HAL_GPIO_Init+0x604>
        {
          temp |= iocurrent;
 8006d00:	69ba      	ldr	r2, [r7, #24]
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	4313      	orrs	r3, r2
 8006d06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006d08:	4a13      	ldr	r2, [pc, #76]	; (8006d58 <HAL_GPIO_Init+0x654>)
 8006d0a:	69bb      	ldr	r3, [r7, #24]
 8006d0c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006d0e:	69fb      	ldr	r3, [r7, #28]
 8006d10:	3301      	adds	r3, #1
 8006d12:	61fb      	str	r3, [r7, #28]
 8006d14:	69fb      	ldr	r3, [r7, #28]
 8006d16:	2b0f      	cmp	r3, #15
 8006d18:	f67f adb0 	bls.w	800687c <HAL_GPIO_Init+0x178>
      }
    }
  }
}
 8006d1c:	bf00      	nop
 8006d1e:	bf00      	nop
 8006d20:	3720      	adds	r7, #32
 8006d22:	46bd      	mov	sp, r7
 8006d24:	bd80      	pop	{r7, pc}
 8006d26:	bf00      	nop
 8006d28:	40023800 	.word	0x40023800
 8006d2c:	40013800 	.word	0x40013800
 8006d30:	40020000 	.word	0x40020000
 8006d34:	40020400 	.word	0x40020400
 8006d38:	40020800 	.word	0x40020800
 8006d3c:	40020c00 	.word	0x40020c00
 8006d40:	40021000 	.word	0x40021000
 8006d44:	40021400 	.word	0x40021400
 8006d48:	40021800 	.word	0x40021800
 8006d4c:	40021c00 	.word	0x40021c00
 8006d50:	40022000 	.word	0x40022000
 8006d54:	40022400 	.word	0x40022400
 8006d58:	40013c00 	.word	0x40013c00

08006d5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006d5c:	b580      	push	{r7, lr}
 8006d5e:	b084      	sub	sp, #16
 8006d60:	af00      	add	r7, sp, #0
 8006d62:	6078      	str	r0, [r7, #4]
 8006d64:	460b      	mov	r3, r1
 8006d66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006d68:	887b      	ldrh	r3, [r7, #2]
 8006d6a:	2b00      	cmp	r3, #0
 8006d6c:	d004      	beq.n	8006d78 <HAL_GPIO_ReadPin+0x1c>
 8006d6e:	887b      	ldrh	r3, [r7, #2]
 8006d70:	0c1b      	lsrs	r3, r3, #16
 8006d72:	041b      	lsls	r3, r3, #16
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d004      	beq.n	8006d82 <HAL_GPIO_ReadPin+0x26>
 8006d78:	f44f 71bf 	mov.w	r1, #382	; 0x17e
 8006d7c:	4809      	ldr	r0, [pc, #36]	; (8006da4 <HAL_GPIO_ReadPin+0x48>)
 8006d7e:	f7fc fc92 	bl	80036a6 <assert_failed>

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	691a      	ldr	r2, [r3, #16]
 8006d86:	887b      	ldrh	r3, [r7, #2]
 8006d88:	4013      	ands	r3, r2
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d002      	beq.n	8006d94 <HAL_GPIO_ReadPin+0x38>
  {
    bitstatus = GPIO_PIN_SET;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	73fb      	strb	r3, [r7, #15]
 8006d92:	e001      	b.n	8006d98 <HAL_GPIO_ReadPin+0x3c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006d94:	2300      	movs	r3, #0
 8006d96:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8006d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d9a:	4618      	mov	r0, r3
 8006d9c:	3710      	adds	r7, #16
 8006d9e:	46bd      	mov	sp, r7
 8006da0:	bd80      	pop	{r7, pc}
 8006da2:	bf00      	nop
 8006da4:	0800e69c 	.word	0x0800e69c

08006da8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006da8:	b580      	push	{r7, lr}
 8006daa:	b082      	sub	sp, #8
 8006dac:	af00      	add	r7, sp, #0
 8006dae:	6078      	str	r0, [r7, #4]
 8006db0:	460b      	mov	r3, r1
 8006db2:	807b      	strh	r3, [r7, #2]
 8006db4:	4613      	mov	r3, r2
 8006db6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
 8006db8:	887b      	ldrh	r3, [r7, #2]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d004      	beq.n	8006dc8 <HAL_GPIO_WritePin+0x20>
 8006dbe:	887b      	ldrh	r3, [r7, #2]
 8006dc0:	0c1b      	lsrs	r3, r3, #16
 8006dc2:	041b      	lsls	r3, r3, #16
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d004      	beq.n	8006dd2 <HAL_GPIO_WritePin+0x2a>
 8006dc8:	f240 119f 	movw	r1, #415	; 0x19f
 8006dcc:	480e      	ldr	r0, [pc, #56]	; (8006e08 <HAL_GPIO_WritePin+0x60>)
 8006dce:	f7fc fc6a 	bl	80036a6 <assert_failed>
  assert_param(IS_GPIO_PIN_ACTION(PinState));
 8006dd2:	787b      	ldrb	r3, [r7, #1]
 8006dd4:	2b00      	cmp	r3, #0
 8006dd6:	d007      	beq.n	8006de8 <HAL_GPIO_WritePin+0x40>
 8006dd8:	787b      	ldrb	r3, [r7, #1]
 8006dda:	2b01      	cmp	r3, #1
 8006ddc:	d004      	beq.n	8006de8 <HAL_GPIO_WritePin+0x40>
 8006dde:	f44f 71d0 	mov.w	r1, #416	; 0x1a0
 8006de2:	4809      	ldr	r0, [pc, #36]	; (8006e08 <HAL_GPIO_WritePin+0x60>)
 8006de4:	f7fc fc5f 	bl	80036a6 <assert_failed>

  if(PinState != GPIO_PIN_RESET)
 8006de8:	787b      	ldrb	r3, [r7, #1]
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d003      	beq.n	8006df6 <HAL_GPIO_WritePin+0x4e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8006dee:	887a      	ldrh	r2, [r7, #2]
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006df4:	e003      	b.n	8006dfe <HAL_GPIO_WritePin+0x56>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006df6:	887b      	ldrh	r3, [r7, #2]
 8006df8:	041a      	lsls	r2, r3, #16
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	619a      	str	r2, [r3, #24]
}
 8006dfe:	bf00      	nop
 8006e00:	3708      	adds	r7, #8
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}
 8006e06:	bf00      	nop
 8006e08:	0800e69c 	.word	0x0800e69c

08006e0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8006e0c:	b580      	push	{r7, lr}
 8006e0e:	b082      	sub	sp, #8
 8006e10:	af00      	add	r7, sp, #0
 8006e12:	4603      	mov	r3, r0
 8006e14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8006e16:	4b08      	ldr	r3, [pc, #32]	; (8006e38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006e18:	695a      	ldr	r2, [r3, #20]
 8006e1a:	88fb      	ldrh	r3, [r7, #6]
 8006e1c:	4013      	ands	r3, r2
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d006      	beq.n	8006e30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8006e22:	4a05      	ldr	r2, [pc, #20]	; (8006e38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8006e24:	88fb      	ldrh	r3, [r7, #6]
 8006e26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8006e28:	88fb      	ldrh	r3, [r7, #6]
 8006e2a:	4618      	mov	r0, r3
 8006e2c:	f7fc f874 	bl	8002f18 <HAL_GPIO_EXTI_Callback>
  }
}
 8006e30:	bf00      	nop
 8006e32:	3708      	adds	r7, #8
 8006e34:	46bd      	mov	sp, r7
 8006e36:	bd80      	pop	{r7, pc}
 8006e38:	40013c00 	.word	0x40013c00

08006e3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006e3c:	b580      	push	{r7, lr}
 8006e3e:	b084      	sub	sp, #16
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	2b00      	cmp	r3, #0
 8006e48:	d101      	bne.n	8006e4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8006e4a:	2301      	movs	r3, #1
 8006e4c:	e1be      	b.n	80071cc <HAL_I2C_Init+0x390>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	4a9f      	ldr	r2, [pc, #636]	; (80070d0 <HAL_I2C_Init+0x294>)
 8006e54:	4293      	cmp	r3, r2
 8006e56:	d00e      	beq.n	8006e76 <HAL_I2C_Init+0x3a>
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	4a9d      	ldr	r2, [pc, #628]	; (80070d4 <HAL_I2C_Init+0x298>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d009      	beq.n	8006e76 <HAL_I2C_Init+0x3a>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	4a9c      	ldr	r2, [pc, #624]	; (80070d8 <HAL_I2C_Init+0x29c>)
 8006e68:	4293      	cmp	r3, r2
 8006e6a:	d004      	beq.n	8006e76 <HAL_I2C_Init+0x3a>
 8006e6c:	f240 11bf 	movw	r1, #447	; 0x1bf
 8006e70:	489a      	ldr	r0, [pc, #616]	; (80070dc <HAL_I2C_Init+0x2a0>)
 8006e72:	f7fc fc18 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_CLOCK_SPEED(hi2c->Init.ClockSpeed));
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	685b      	ldr	r3, [r3, #4]
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d004      	beq.n	8006e88 <HAL_I2C_Init+0x4c>
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	685b      	ldr	r3, [r3, #4]
 8006e82:	4a97      	ldr	r2, [pc, #604]	; (80070e0 <HAL_I2C_Init+0x2a4>)
 8006e84:	4293      	cmp	r3, r2
 8006e86:	d904      	bls.n	8006e92 <HAL_I2C_Init+0x56>
 8006e88:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 8006e8c:	4893      	ldr	r0, [pc, #588]	; (80070dc <HAL_I2C_Init+0x2a0>)
 8006e8e:	f7fc fc0a 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_DUTY_CYCLE(hi2c->Init.DutyCycle));
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	689b      	ldr	r3, [r3, #8]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d009      	beq.n	8006eae <HAL_I2C_Init+0x72>
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	689b      	ldr	r3, [r3, #8]
 8006e9e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ea2:	d004      	beq.n	8006eae <HAL_I2C_Init+0x72>
 8006ea4:	f240 11c1 	movw	r1, #449	; 0x1c1
 8006ea8:	488c      	ldr	r0, [pc, #560]	; (80070dc <HAL_I2C_Init+0x2a0>)
 8006eaa:	f7fc fbfc 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS1(hi2c->Init.OwnAddress1));
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8006eb6:	f023 0303 	bic.w	r3, r3, #3
 8006eba:	2b00      	cmp	r3, #0
 8006ebc:	d004      	beq.n	8006ec8 <HAL_I2C_Init+0x8c>
 8006ebe:	f44f 71e1 	mov.w	r1, #450	; 0x1c2
 8006ec2:	4886      	ldr	r0, [pc, #536]	; (80070dc <HAL_I2C_Init+0x2a0>)
 8006ec4:	f7fc fbef 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_ADDRESSING_MODE(hi2c->Init.AddressingMode));
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	691b      	ldr	r3, [r3, #16]
 8006ecc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006ed0:	d009      	beq.n	8006ee6 <HAL_I2C_Init+0xaa>
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	691b      	ldr	r3, [r3, #16]
 8006ed6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8006eda:	d004      	beq.n	8006ee6 <HAL_I2C_Init+0xaa>
 8006edc:	f240 11c3 	movw	r1, #451	; 0x1c3
 8006ee0:	487e      	ldr	r0, [pc, #504]	; (80070dc <HAL_I2C_Init+0x2a0>)
 8006ee2:	f7fc fbe0 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	695b      	ldr	r3, [r3, #20]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d008      	beq.n	8006f00 <HAL_I2C_Init+0xc4>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	695b      	ldr	r3, [r3, #20]
 8006ef2:	2b01      	cmp	r3, #1
 8006ef4:	d004      	beq.n	8006f00 <HAL_I2C_Init+0xc4>
 8006ef6:	f44f 71e2 	mov.w	r1, #452	; 0x1c4
 8006efa:	4878      	ldr	r0, [pc, #480]	; (80070dc <HAL_I2C_Init+0x2a0>)
 8006efc:	f7fc fbd3 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	699b      	ldr	r3, [r3, #24]
 8006f04:	f023 03fe 	bic.w	r3, r3, #254	; 0xfe
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	d004      	beq.n	8006f16 <HAL_I2C_Init+0xda>
 8006f0c:	f240 11c5 	movw	r1, #453	; 0x1c5
 8006f10:	4872      	ldr	r0, [pc, #456]	; (80070dc <HAL_I2C_Init+0x2a0>)
 8006f12:	f7fc fbc8 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	69db      	ldr	r3, [r3, #28]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d008      	beq.n	8006f30 <HAL_I2C_Init+0xf4>
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	69db      	ldr	r3, [r3, #28]
 8006f22:	2b40      	cmp	r3, #64	; 0x40
 8006f24:	d004      	beq.n	8006f30 <HAL_I2C_Init+0xf4>
 8006f26:	f44f 71e3 	mov.w	r1, #454	; 0x1c6
 8006f2a:	486c      	ldr	r0, [pc, #432]	; (80070dc <HAL_I2C_Init+0x2a0>)
 8006f2c:	f7fc fbbb 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	6a1b      	ldr	r3, [r3, #32]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d008      	beq.n	8006f4a <HAL_I2C_Init+0x10e>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6a1b      	ldr	r3, [r3, #32]
 8006f3c:	2b80      	cmp	r3, #128	; 0x80
 8006f3e:	d004      	beq.n	8006f4a <HAL_I2C_Init+0x10e>
 8006f40:	f240 11c7 	movw	r1, #455	; 0x1c7
 8006f44:	4865      	ldr	r0, [pc, #404]	; (80070dc <HAL_I2C_Init+0x2a0>)
 8006f46:	f7fc fbae 	bl	80036a6 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f50:	b2db      	uxtb	r3, r3
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d106      	bne.n	8006f64 <HAL_I2C_Init+0x128>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006f56:	687b      	ldr	r3, [r7, #4]
 8006f58:	2200      	movs	r2, #0
 8006f5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8006f5e:	6878      	ldr	r0, [r7, #4]
 8006f60:	f7fb f800 	bl	8001f64 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	2224      	movs	r2, #36	; 0x24
 8006f68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681a      	ldr	r2, [r3, #0]
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	f022 0201 	bic.w	r2, r2, #1
 8006f7a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006f8a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	681a      	ldr	r2, [r3, #0]
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006f9a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8006f9c:	f001 fe70 	bl	8008c80 <HAL_RCC_GetPCLK1Freq>
 8006fa0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	685b      	ldr	r3, [r3, #4]
 8006fa6:	4a4f      	ldr	r2, [pc, #316]	; (80070e4 <HAL_I2C_Init+0x2a8>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d807      	bhi.n	8006fbc <HAL_I2C_Init+0x180>
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	4a4e      	ldr	r2, [pc, #312]	; (80070e8 <HAL_I2C_Init+0x2ac>)
 8006fb0:	4293      	cmp	r3, r2
 8006fb2:	bf94      	ite	ls
 8006fb4:	2301      	movls	r3, #1
 8006fb6:	2300      	movhi	r3, #0
 8006fb8:	b2db      	uxtb	r3, r3
 8006fba:	e006      	b.n	8006fca <HAL_I2C_Init+0x18e>
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	4a4b      	ldr	r2, [pc, #300]	; (80070ec <HAL_I2C_Init+0x2b0>)
 8006fc0:	4293      	cmp	r3, r2
 8006fc2:	bf94      	ite	ls
 8006fc4:	2301      	movls	r3, #1
 8006fc6:	2300      	movhi	r3, #0
 8006fc8:	b2db      	uxtb	r3, r3
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d001      	beq.n	8006fd2 <HAL_I2C_Init+0x196>
  {
    return HAL_ERROR;
 8006fce:	2301      	movs	r3, #1
 8006fd0:	e0fc      	b.n	80071cc <HAL_I2C_Init+0x390>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8006fd2:	68fb      	ldr	r3, [r7, #12]
 8006fd4:	4a46      	ldr	r2, [pc, #280]	; (80070f0 <HAL_I2C_Init+0x2b4>)
 8006fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8006fda:	0c9b      	lsrs	r3, r3, #18
 8006fdc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	68ba      	ldr	r2, [r7, #8]
 8006fee:	430a      	orrs	r2, r1
 8006ff0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	6a1b      	ldr	r3, [r3, #32]
 8006ff8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	685b      	ldr	r3, [r3, #4]
 8007000:	4a38      	ldr	r2, [pc, #224]	; (80070e4 <HAL_I2C_Init+0x2a8>)
 8007002:	4293      	cmp	r3, r2
 8007004:	d802      	bhi.n	800700c <HAL_I2C_Init+0x1d0>
 8007006:	68bb      	ldr	r3, [r7, #8]
 8007008:	3301      	adds	r3, #1
 800700a:	e009      	b.n	8007020 <HAL_I2C_Init+0x1e4>
 800700c:	68bb      	ldr	r3, [r7, #8]
 800700e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8007012:	fb02 f303 	mul.w	r3, r2, r3
 8007016:	4a37      	ldr	r2, [pc, #220]	; (80070f4 <HAL_I2C_Init+0x2b8>)
 8007018:	fba2 2303 	umull	r2, r3, r2, r3
 800701c:	099b      	lsrs	r3, r3, #6
 800701e:	3301      	adds	r3, #1
 8007020:	687a      	ldr	r2, [r7, #4]
 8007022:	6812      	ldr	r2, [r2, #0]
 8007024:	430b      	orrs	r3, r1
 8007026:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	69db      	ldr	r3, [r3, #28]
 800702e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8007032:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	685b      	ldr	r3, [r3, #4]
 800703a:	492a      	ldr	r1, [pc, #168]	; (80070e4 <HAL_I2C_Init+0x2a8>)
 800703c:	428b      	cmp	r3, r1
 800703e:	d819      	bhi.n	8007074 <HAL_I2C_Init+0x238>
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	1e59      	subs	r1, r3, #1
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	005b      	lsls	r3, r3, #1
 800704a:	fbb1 f3f3 	udiv	r3, r1, r3
 800704e:	1c59      	adds	r1, r3, #1
 8007050:	f640 73fc 	movw	r3, #4092	; 0xffc
 8007054:	400b      	ands	r3, r1
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00a      	beq.n	8007070 <HAL_I2C_Init+0x234>
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	1e59      	subs	r1, r3, #1
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	005b      	lsls	r3, r3, #1
 8007064:	fbb1 f3f3 	udiv	r3, r1, r3
 8007068:	3301      	adds	r3, #1
 800706a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800706e:	e066      	b.n	800713e <HAL_I2C_Init+0x302>
 8007070:	2304      	movs	r3, #4
 8007072:	e064      	b.n	800713e <HAL_I2C_Init+0x302>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	2b00      	cmp	r3, #0
 800707a:	d111      	bne.n	80070a0 <HAL_I2C_Init+0x264>
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	1e58      	subs	r0, r3, #1
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6859      	ldr	r1, [r3, #4]
 8007084:	460b      	mov	r3, r1
 8007086:	005b      	lsls	r3, r3, #1
 8007088:	440b      	add	r3, r1
 800708a:	fbb0 f3f3 	udiv	r3, r0, r3
 800708e:	3301      	adds	r3, #1
 8007090:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007094:	2b00      	cmp	r3, #0
 8007096:	bf0c      	ite	eq
 8007098:	2301      	moveq	r3, #1
 800709a:	2300      	movne	r3, #0
 800709c:	b2db      	uxtb	r3, r3
 800709e:	e012      	b.n	80070c6 <HAL_I2C_Init+0x28a>
 80070a0:	68fb      	ldr	r3, [r7, #12]
 80070a2:	1e58      	subs	r0, r3, #1
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6859      	ldr	r1, [r3, #4]
 80070a8:	460b      	mov	r3, r1
 80070aa:	009b      	lsls	r3, r3, #2
 80070ac:	440b      	add	r3, r1
 80070ae:	0099      	lsls	r1, r3, #2
 80070b0:	440b      	add	r3, r1
 80070b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80070b6:	3301      	adds	r3, #1
 80070b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80070bc:	2b00      	cmp	r3, #0
 80070be:	bf0c      	ite	eq
 80070c0:	2301      	moveq	r3, #1
 80070c2:	2300      	movne	r3, #0
 80070c4:	b2db      	uxtb	r3, r3
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d016      	beq.n	80070f8 <HAL_I2C_Init+0x2bc>
 80070ca:	2301      	movs	r3, #1
 80070cc:	e037      	b.n	800713e <HAL_I2C_Init+0x302>
 80070ce:	bf00      	nop
 80070d0:	40005400 	.word	0x40005400
 80070d4:	40005800 	.word	0x40005800
 80070d8:	40005c00 	.word	0x40005c00
 80070dc:	0800e6d8 	.word	0x0800e6d8
 80070e0:	00061a80 	.word	0x00061a80
 80070e4:	000186a0 	.word	0x000186a0
 80070e8:	001e847f 	.word	0x001e847f
 80070ec:	003d08ff 	.word	0x003d08ff
 80070f0:	431bde83 	.word	0x431bde83
 80070f4:	10624dd3 	.word	0x10624dd3
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	689b      	ldr	r3, [r3, #8]
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d10e      	bne.n	800711e <HAL_I2C_Init+0x2e2>
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	1e58      	subs	r0, r3, #1
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	6859      	ldr	r1, [r3, #4]
 8007108:	460b      	mov	r3, r1
 800710a:	005b      	lsls	r3, r3, #1
 800710c:	440b      	add	r3, r1
 800710e:	fbb0 f3f3 	udiv	r3, r0, r3
 8007112:	3301      	adds	r3, #1
 8007114:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007118:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800711c:	e00f      	b.n	800713e <HAL_I2C_Init+0x302>
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	1e58      	subs	r0, r3, #1
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	6859      	ldr	r1, [r3, #4]
 8007126:	460b      	mov	r3, r1
 8007128:	009b      	lsls	r3, r3, #2
 800712a:	440b      	add	r3, r1
 800712c:	0099      	lsls	r1, r3, #2
 800712e:	440b      	add	r3, r1
 8007130:	fbb0 f3f3 	udiv	r3, r0, r3
 8007134:	3301      	adds	r3, #1
 8007136:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800713a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800713e:	6879      	ldr	r1, [r7, #4]
 8007140:	6809      	ldr	r1, [r1, #0]
 8007142:	4313      	orrs	r3, r2
 8007144:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	681b      	ldr	r3, [r3, #0]
 800714c:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	69da      	ldr	r2, [r3, #28]
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	6a1b      	ldr	r3, [r3, #32]
 8007158:	431a      	orrs	r2, r3
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	430a      	orrs	r2, r1
 8007160:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	689b      	ldr	r3, [r3, #8]
 8007168:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800716c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8007170:	687a      	ldr	r2, [r7, #4]
 8007172:	6911      	ldr	r1, [r2, #16]
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	68d2      	ldr	r2, [r2, #12]
 8007178:	4311      	orrs	r1, r2
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	6812      	ldr	r2, [r2, #0]
 800717e:	430b      	orrs	r3, r1
 8007180:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	681b      	ldr	r3, [r3, #0]
 8007186:	68db      	ldr	r3, [r3, #12]
 8007188:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	695a      	ldr	r2, [r3, #20]
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	699b      	ldr	r3, [r3, #24]
 8007194:	431a      	orrs	r2, r3
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	430a      	orrs	r2, r1
 800719c:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	681a      	ldr	r2, [r3, #0]
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	f042 0201 	orr.w	r2, r2, #1
 80071ac:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2200      	movs	r2, #0
 80071b2:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	2220      	movs	r2, #32
 80071b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2200      	movs	r2, #0
 80071c0:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b088      	sub	sp, #32
 80071d8:	af02      	add	r7, sp, #8
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	4608      	mov	r0, r1
 80071de:	4611      	mov	r1, r2
 80071e0:	461a      	mov	r2, r3
 80071e2:	4603      	mov	r3, r0
 80071e4:	817b      	strh	r3, [r7, #10]
 80071e6:	460b      	mov	r3, r1
 80071e8:	813b      	strh	r3, [r7, #8]
 80071ea:	4613      	mov	r3, r2
 80071ec:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80071ee:	f7fd fbb3 	bl	8004958 <HAL_GetTick>
 80071f2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 80071f4:	88fb      	ldrh	r3, [r7, #6]
 80071f6:	2b01      	cmp	r3, #1
 80071f8:	d007      	beq.n	800720a <HAL_I2C_Mem_Write+0x36>
 80071fa:	88fb      	ldrh	r3, [r7, #6]
 80071fc:	2b10      	cmp	r3, #16
 80071fe:	d004      	beq.n	800720a <HAL_I2C_Mem_Write+0x36>
 8007200:	f640 1175 	movw	r1, #2421	; 0x975
 8007204:	4873      	ldr	r0, [pc, #460]	; (80073d4 <HAL_I2C_Mem_Write+0x200>)
 8007206:	f7fc fa4e 	bl	80036a6 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 800720a:	68fb      	ldr	r3, [r7, #12]
 800720c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007210:	b2db      	uxtb	r3, r3
 8007212:	2b20      	cmp	r3, #32
 8007214:	f040 80d9 	bne.w	80073ca <HAL_I2C_Mem_Write+0x1f6>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	9300      	str	r3, [sp, #0]
 800721c:	2319      	movs	r3, #25
 800721e:	2201      	movs	r2, #1
 8007220:	496d      	ldr	r1, [pc, #436]	; (80073d8 <HAL_I2C_Mem_Write+0x204>)
 8007222:	68f8      	ldr	r0, [r7, #12]
 8007224:	f000 fc8c 	bl	8007b40 <I2C_WaitOnFlagUntilTimeout>
 8007228:	4603      	mov	r3, r0
 800722a:	2b00      	cmp	r3, #0
 800722c:	d001      	beq.n	8007232 <HAL_I2C_Mem_Write+0x5e>
    {
      return HAL_BUSY;
 800722e:	2302      	movs	r3, #2
 8007230:	e0cc      	b.n	80073cc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007232:	68fb      	ldr	r3, [r7, #12]
 8007234:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007238:	2b01      	cmp	r3, #1
 800723a:	d101      	bne.n	8007240 <HAL_I2C_Mem_Write+0x6c>
 800723c:	2302      	movs	r3, #2
 800723e:	e0c5      	b.n	80073cc <HAL_I2C_Mem_Write+0x1f8>
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	2201      	movs	r2, #1
 8007244:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0301 	and.w	r3, r3, #1
 8007252:	2b01      	cmp	r3, #1
 8007254:	d007      	beq.n	8007266 <HAL_I2C_Mem_Write+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	681a      	ldr	r2, [r3, #0]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	f042 0201 	orr.w	r2, r2, #1
 8007264:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681a      	ldr	r2, [r3, #0]
 800726c:	68fb      	ldr	r3, [r7, #12]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007274:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	2221      	movs	r2, #33	; 0x21
 800727a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800727e:	68fb      	ldr	r3, [r7, #12]
 8007280:	2240      	movs	r2, #64	; 0x40
 8007282:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	2200      	movs	r2, #0
 800728a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	6a3a      	ldr	r2, [r7, #32]
 8007290:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007296:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8007298:	68fb      	ldr	r3, [r7, #12]
 800729a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800729c:	b29a      	uxth	r2, r3
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	4a4d      	ldr	r2, [pc, #308]	; (80073dc <HAL_I2C_Mem_Write+0x208>)
 80072a6:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80072a8:	88f8      	ldrh	r0, [r7, #6]
 80072aa:	893a      	ldrh	r2, [r7, #8]
 80072ac:	8979      	ldrh	r1, [r7, #10]
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	9301      	str	r3, [sp, #4]
 80072b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072b4:	9300      	str	r3, [sp, #0]
 80072b6:	4603      	mov	r3, r0
 80072b8:	68f8      	ldr	r0, [r7, #12]
 80072ba:	f000 fac3 	bl	8007844 <I2C_RequestMemoryWrite>
 80072be:	4603      	mov	r3, r0
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d052      	beq.n	800736a <HAL_I2C_Mem_Write+0x196>
    {
      return HAL_ERROR;
 80072c4:	2301      	movs	r3, #1
 80072c6:	e081      	b.n	80073cc <HAL_I2C_Mem_Write+0x1f8>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80072c8:	697a      	ldr	r2, [r7, #20]
 80072ca:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80072cc:	68f8      	ldr	r0, [r7, #12]
 80072ce:	f000 fd0d 	bl	8007cec <I2C_WaitOnTXEFlagUntilTimeout>
 80072d2:	4603      	mov	r3, r0
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d00d      	beq.n	80072f4 <HAL_I2C_Mem_Write+0x120>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80072dc:	2b04      	cmp	r3, #4
 80072de:	d107      	bne.n	80072f0 <HAL_I2C_Mem_Write+0x11c>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80072e0:	68fb      	ldr	r3, [r7, #12]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	681a      	ldr	r2, [r3, #0]
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80072ee:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e06b      	b.n	80073cc <HAL_I2C_Mem_Write+0x1f8>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80072f8:	781a      	ldrb	r2, [r3, #0]
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007300:	68fb      	ldr	r3, [r7, #12]
 8007302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007304:	1c5a      	adds	r2, r3, #1
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800730a:	68fb      	ldr	r3, [r7, #12]
 800730c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800730e:	3b01      	subs	r3, #1
 8007310:	b29a      	uxth	r2, r3
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800731a:	b29b      	uxth	r3, r3
 800731c:	3b01      	subs	r3, #1
 800731e:	b29a      	uxth	r2, r3
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	695b      	ldr	r3, [r3, #20]
 800732a:	f003 0304 	and.w	r3, r3, #4
 800732e:	2b04      	cmp	r3, #4
 8007330:	d11b      	bne.n	800736a <HAL_I2C_Mem_Write+0x196>
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007336:	2b00      	cmp	r3, #0
 8007338:	d017      	beq.n	800736a <HAL_I2C_Mem_Write+0x196>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800733e:	781a      	ldrb	r2, [r3, #0]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8007346:	68fb      	ldr	r3, [r7, #12]
 8007348:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800734a:	1c5a      	adds	r2, r3, #1
 800734c:	68fb      	ldr	r3, [r7, #12]
 800734e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007354:	3b01      	subs	r3, #1
 8007356:	b29a      	uxth	r2, r3
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007360:	b29b      	uxth	r3, r3
 8007362:	3b01      	subs	r3, #1
 8007364:	b29a      	uxth	r2, r3
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1aa      	bne.n	80072c8 <HAL_I2C_Mem_Write+0xf4>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007372:	697a      	ldr	r2, [r7, #20]
 8007374:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007376:	68f8      	ldr	r0, [r7, #12]
 8007378:	f000 fcf9 	bl	8007d6e <I2C_WaitOnBTFFlagUntilTimeout>
 800737c:	4603      	mov	r3, r0
 800737e:	2b00      	cmp	r3, #0
 8007380:	d00d      	beq.n	800739e <HAL_I2C_Mem_Write+0x1ca>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007386:	2b04      	cmp	r3, #4
 8007388:	d107      	bne.n	800739a <HAL_I2C_Mem_Write+0x1c6>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681a      	ldr	r2, [r3, #0]
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007398:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800739a:	2301      	movs	r3, #1
 800739c:	e016      	b.n	80073cc <HAL_I2C_Mem_Write+0x1f8>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	681a      	ldr	r2, [r3, #0]
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80073ac:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80073ae:	68fb      	ldr	r3, [r7, #12]
 80073b0:	2220      	movs	r2, #32
 80073b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	2200      	movs	r2, #0
 80073c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80073c6:	2300      	movs	r3, #0
 80073c8:	e000      	b.n	80073cc <HAL_I2C_Mem_Write+0x1f8>
  }
  else
  {
    return HAL_BUSY;
 80073ca:	2302      	movs	r3, #2
  }
}
 80073cc:	4618      	mov	r0, r3
 80073ce:	3718      	adds	r7, #24
 80073d0:	46bd      	mov	sp, r7
 80073d2:	bd80      	pop	{r7, pc}
 80073d4:	0800e6d8 	.word	0x0800e6d8
 80073d8:	00100002 	.word	0x00100002
 80073dc:	ffff0000 	.word	0xffff0000

080073e0 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b08c      	sub	sp, #48	; 0x30
 80073e4:	af02      	add	r7, sp, #8
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	4608      	mov	r0, r1
 80073ea:	4611      	mov	r1, r2
 80073ec:	461a      	mov	r2, r3
 80073ee:	4603      	mov	r3, r0
 80073f0:	817b      	strh	r3, [r7, #10]
 80073f2:	460b      	mov	r3, r1
 80073f4:	813b      	strh	r3, [r7, #8]
 80073f6:	4613      	mov	r3, r2
 80073f8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80073fa:	f7fd faad 	bl	8004958 <HAL_GetTick>
 80073fe:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));
 8007400:	88fb      	ldrh	r3, [r7, #6]
 8007402:	2b01      	cmp	r3, #1
 8007404:	d007      	beq.n	8007416 <HAL_I2C_Mem_Read+0x36>
 8007406:	88fb      	ldrh	r3, [r7, #6]
 8007408:	2b10      	cmp	r3, #16
 800740a:	d004      	beq.n	8007416 <HAL_I2C_Mem_Read+0x36>
 800740c:	f44f 611f 	mov.w	r1, #2544	; 0x9f0
 8007410:	4881      	ldr	r0, [pc, #516]	; (8007618 <HAL_I2C_Mem_Read+0x238>)
 8007412:	f7fc f948 	bl	80036a6 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800741c:	b2db      	uxtb	r3, r3
 800741e:	2b20      	cmp	r3, #32
 8007420:	f040 8209 	bne.w	8007836 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8007424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007426:	9300      	str	r3, [sp, #0]
 8007428:	2319      	movs	r3, #25
 800742a:	2201      	movs	r2, #1
 800742c:	497b      	ldr	r1, [pc, #492]	; (800761c <HAL_I2C_Mem_Read+0x23c>)
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 fb86 	bl	8007b40 <I2C_WaitOnFlagUntilTimeout>
 8007434:	4603      	mov	r3, r0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d001      	beq.n	800743e <HAL_I2C_Mem_Read+0x5e>
    {
      return HAL_BUSY;
 800743a:	2302      	movs	r3, #2
 800743c:	e1fc      	b.n	8007838 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800743e:	68fb      	ldr	r3, [r7, #12]
 8007440:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007444:	2b01      	cmp	r3, #1
 8007446:	d101      	bne.n	800744c <HAL_I2C_Mem_Read+0x6c>
 8007448:	2302      	movs	r3, #2
 800744a:	e1f5      	b.n	8007838 <HAL_I2C_Mem_Read+0x458>
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2201      	movs	r2, #1
 8007450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	681b      	ldr	r3, [r3, #0]
 800745a:	f003 0301 	and.w	r3, r3, #1
 800745e:	2b01      	cmp	r3, #1
 8007460:	d007      	beq.n	8007472 <HAL_I2C_Mem_Read+0x92>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	681b      	ldr	r3, [r3, #0]
 8007466:	681a      	ldr	r2, [r3, #0]
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f042 0201 	orr.w	r2, r2, #1
 8007470:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007480:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	2222      	movs	r2, #34	; 0x22
 8007486:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	2240      	movs	r2, #64	; 0x40
 800748e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800749c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 80074a2:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80074a8:	b29a      	uxth	r2, r3
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	4a5b      	ldr	r2, [pc, #364]	; (8007620 <HAL_I2C_Mem_Read+0x240>)
 80074b2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80074b4:	88f8      	ldrh	r0, [r7, #6]
 80074b6:	893a      	ldrh	r2, [r7, #8]
 80074b8:	8979      	ldrh	r1, [r7, #10]
 80074ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074bc:	9301      	str	r3, [sp, #4]
 80074be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074c0:	9300      	str	r3, [sp, #0]
 80074c2:	4603      	mov	r3, r0
 80074c4:	68f8      	ldr	r0, [r7, #12]
 80074c6:	f000 fa53 	bl	8007970 <I2C_RequestMemoryRead>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d001      	beq.n	80074d4 <HAL_I2C_Mem_Read+0xf4>
    {
      return HAL_ERROR;
 80074d0:	2301      	movs	r3, #1
 80074d2:	e1b1      	b.n	8007838 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d113      	bne.n	8007504 <HAL_I2C_Mem_Read+0x124>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80074dc:	2300      	movs	r3, #0
 80074de:	623b      	str	r3, [r7, #32]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	695b      	ldr	r3, [r3, #20]
 80074e6:	623b      	str	r3, [r7, #32]
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	699b      	ldr	r3, [r3, #24]
 80074ee:	623b      	str	r3, [r7, #32]
 80074f0:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	681a      	ldr	r2, [r3, #0]
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007500:	601a      	str	r2, [r3, #0]
 8007502:	e185      	b.n	8007810 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007508:	2b01      	cmp	r3, #1
 800750a:	d11b      	bne.n	8007544 <HAL_I2C_Mem_Read+0x164>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800751a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800751c:	2300      	movs	r3, #0
 800751e:	61fb      	str	r3, [r7, #28]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	695b      	ldr	r3, [r3, #20]
 8007526:	61fb      	str	r3, [r7, #28]
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	699b      	ldr	r3, [r3, #24]
 800752e:	61fb      	str	r3, [r7, #28]
 8007530:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	681a      	ldr	r2, [r3, #0]
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007540:	601a      	str	r2, [r3, #0]
 8007542:	e165      	b.n	8007810 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007548:	2b02      	cmp	r3, #2
 800754a:	d11b      	bne.n	8007584 <HAL_I2C_Mem_Read+0x1a4>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	681a      	ldr	r2, [r3, #0]
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800755a:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	681a      	ldr	r2, [r3, #0]
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800756a:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800756c:	2300      	movs	r3, #0
 800756e:	61bb      	str	r3, [r7, #24]
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	61bb      	str	r3, [r7, #24]
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	699b      	ldr	r3, [r3, #24]
 800757e:	61bb      	str	r3, [r7, #24]
 8007580:	69bb      	ldr	r3, [r7, #24]
 8007582:	e145      	b.n	8007810 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007584:	2300      	movs	r3, #0
 8007586:	617b      	str	r3, [r7, #20]
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	695b      	ldr	r3, [r3, #20]
 800758e:	617b      	str	r3, [r7, #20]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	699b      	ldr	r3, [r3, #24]
 8007596:	617b      	str	r3, [r7, #20]
 8007598:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800759a:	e139      	b.n	8007810 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075a0:	2b03      	cmp	r3, #3
 80075a2:	f200 80f2 	bhi.w	800778a <HAL_I2C_Mem_Read+0x3aa>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075aa:	2b01      	cmp	r3, #1
 80075ac:	d123      	bne.n	80075f6 <HAL_I2C_Mem_Read+0x216>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80075ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80075b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80075b2:	68f8      	ldr	r0, [r7, #12]
 80075b4:	f000 fc1c 	bl	8007df0 <I2C_WaitOnRXNEFlagUntilTimeout>
 80075b8:	4603      	mov	r3, r0
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d001      	beq.n	80075c2 <HAL_I2C_Mem_Read+0x1e2>
          {
            return HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	e13a      	b.n	8007838 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	691a      	ldr	r2, [r3, #16]
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075cc:	b2d2      	uxtb	r2, r2
 80075ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d4:	1c5a      	adds	r2, r3, #1
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075de:	3b01      	subs	r3, #1
 80075e0:	b29a      	uxth	r2, r3
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80075ea:	b29b      	uxth	r3, r3
 80075ec:	3b01      	subs	r3, #1
 80075ee:	b29a      	uxth	r2, r3
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80075f4:	e10c      	b.n	8007810 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80075fa:	2b02      	cmp	r3, #2
 80075fc:	d14f      	bne.n	800769e <HAL_I2C_Mem_Read+0x2be>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80075fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007600:	9300      	str	r3, [sp, #0]
 8007602:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007604:	2200      	movs	r2, #0
 8007606:	4907      	ldr	r1, [pc, #28]	; (8007624 <HAL_I2C_Mem_Read+0x244>)
 8007608:	68f8      	ldr	r0, [r7, #12]
 800760a:	f000 fa99 	bl	8007b40 <I2C_WaitOnFlagUntilTimeout>
 800760e:	4603      	mov	r3, r0
 8007610:	2b00      	cmp	r3, #0
 8007612:	d009      	beq.n	8007628 <HAL_I2C_Mem_Read+0x248>
          {
            return HAL_ERROR;
 8007614:	2301      	movs	r3, #1
 8007616:	e10f      	b.n	8007838 <HAL_I2C_Mem_Read+0x458>
 8007618:	0800e6d8 	.word	0x0800e6d8
 800761c:	00100002 	.word	0x00100002
 8007620:	ffff0000 	.word	0xffff0000
 8007624:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007628:	68fb      	ldr	r3, [r7, #12]
 800762a:	681b      	ldr	r3, [r3, #0]
 800762c:	681a      	ldr	r2, [r3, #0]
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007636:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	691a      	ldr	r2, [r3, #16]
 800763e:	68fb      	ldr	r3, [r7, #12]
 8007640:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007642:	b2d2      	uxtb	r2, r2
 8007644:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800764a:	1c5a      	adds	r2, r3, #1
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007654:	3b01      	subs	r3, #1
 8007656:	b29a      	uxth	r2, r3
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007660:	b29b      	uxth	r3, r3
 8007662:	3b01      	subs	r3, #1
 8007664:	b29a      	uxth	r2, r3
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	691a      	ldr	r2, [r3, #16]
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007674:	b2d2      	uxtb	r2, r2
 8007676:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800767c:	1c5a      	adds	r2, r3, #1
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007686:	3b01      	subs	r3, #1
 8007688:	b29a      	uxth	r2, r3
 800768a:	68fb      	ldr	r3, [r7, #12]
 800768c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007692:	b29b      	uxth	r3, r3
 8007694:	3b01      	subs	r3, #1
 8007696:	b29a      	uxth	r2, r3
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800769c:	e0b8      	b.n	8007810 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800769e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076a0:	9300      	str	r3, [sp, #0]
 80076a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80076a4:	2200      	movs	r2, #0
 80076a6:	4966      	ldr	r1, [pc, #408]	; (8007840 <HAL_I2C_Mem_Read+0x460>)
 80076a8:	68f8      	ldr	r0, [r7, #12]
 80076aa:	f000 fa49 	bl	8007b40 <I2C_WaitOnFlagUntilTimeout>
 80076ae:	4603      	mov	r3, r0
 80076b0:	2b00      	cmp	r3, #0
 80076b2:	d001      	beq.n	80076b8 <HAL_I2C_Mem_Read+0x2d8>
          {
            return HAL_ERROR;
 80076b4:	2301      	movs	r3, #1
 80076b6:	e0bf      	b.n	8007838 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	681a      	ldr	r2, [r3, #0]
 80076be:	68fb      	ldr	r3, [r7, #12]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	691a      	ldr	r2, [r3, #16]
 80076ce:	68fb      	ldr	r3, [r7, #12]
 80076d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076d2:	b2d2      	uxtb	r2, r2
 80076d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80076d6:	68fb      	ldr	r3, [r7, #12]
 80076d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076da:	1c5a      	adds	r2, r3, #1
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80076e0:	68fb      	ldr	r3, [r7, #12]
 80076e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80076e4:	3b01      	subs	r3, #1
 80076e6:	b29a      	uxth	r2, r3
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	3b01      	subs	r3, #1
 80076f4:	b29a      	uxth	r2, r3
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80076fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076fc:	9300      	str	r3, [sp, #0]
 80076fe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007700:	2200      	movs	r2, #0
 8007702:	494f      	ldr	r1, [pc, #316]	; (8007840 <HAL_I2C_Mem_Read+0x460>)
 8007704:	68f8      	ldr	r0, [r7, #12]
 8007706:	f000 fa1b 	bl	8007b40 <I2C_WaitOnFlagUntilTimeout>
 800770a:	4603      	mov	r3, r0
 800770c:	2b00      	cmp	r3, #0
 800770e:	d001      	beq.n	8007714 <HAL_I2C_Mem_Read+0x334>
          {
            return HAL_ERROR;
 8007710:	2301      	movs	r3, #1
 8007712:	e091      	b.n	8007838 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007714:	68fb      	ldr	r3, [r7, #12]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	681a      	ldr	r2, [r3, #0]
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007722:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	691a      	ldr	r2, [r3, #16]
 800772a:	68fb      	ldr	r3, [r7, #12]
 800772c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772e:	b2d2      	uxtb	r2, r2
 8007730:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007736:	1c5a      	adds	r2, r3, #1
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007740:	3b01      	subs	r3, #1
 8007742:	b29a      	uxth	r2, r3
 8007744:	68fb      	ldr	r3, [r7, #12]
 8007746:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800774c:	b29b      	uxth	r3, r3
 800774e:	3b01      	subs	r3, #1
 8007750:	b29a      	uxth	r2, r3
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	691a      	ldr	r2, [r3, #16]
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007760:	b2d2      	uxtb	r2, r2
 8007762:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007768:	1c5a      	adds	r2, r3, #1
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007772:	3b01      	subs	r3, #1
 8007774:	b29a      	uxth	r2, r3
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800777e:	b29b      	uxth	r3, r3
 8007780:	3b01      	subs	r3, #1
 8007782:	b29a      	uxth	r2, r3
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007788:	e042      	b.n	8007810 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800778a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800778c:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800778e:	68f8      	ldr	r0, [r7, #12]
 8007790:	f000 fb2e 	bl	8007df0 <I2C_WaitOnRXNEFlagUntilTimeout>
 8007794:	4603      	mov	r3, r0
 8007796:	2b00      	cmp	r3, #0
 8007798:	d001      	beq.n	800779e <HAL_I2C_Mem_Read+0x3be>
        {
          return HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	e04c      	b.n	8007838 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	691a      	ldr	r2, [r3, #16]
 80077a4:	68fb      	ldr	r3, [r7, #12]
 80077a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077a8:	b2d2      	uxtb	r2, r2
 80077aa:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077b0:	1c5a      	adds	r2, r3, #1
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077ba:	3b01      	subs	r3, #1
 80077bc:	b29a      	uxth	r2, r3
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80077c6:	b29b      	uxth	r3, r3
 80077c8:	3b01      	subs	r3, #1
 80077ca:	b29a      	uxth	r2, r3
 80077cc:	68fb      	ldr	r3, [r7, #12]
 80077ce:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	695b      	ldr	r3, [r3, #20]
 80077d6:	f003 0304 	and.w	r3, r3, #4
 80077da:	2b04      	cmp	r3, #4
 80077dc:	d118      	bne.n	8007810 <HAL_I2C_Mem_Read+0x430>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	691a      	ldr	r2, [r3, #16]
 80077e4:	68fb      	ldr	r3, [r7, #12]
 80077e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e8:	b2d2      	uxtb	r2, r2
 80077ea:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077f0:	1c5a      	adds	r2, r3, #1
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80077fa:	3b01      	subs	r3, #1
 80077fc:	b29a      	uxth	r2, r3
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007806:	b29b      	uxth	r3, r3
 8007808:	3b01      	subs	r3, #1
 800780a:	b29a      	uxth	r2, r3
 800780c:	68fb      	ldr	r3, [r7, #12]
 800780e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8007810:	68fb      	ldr	r3, [r7, #12]
 8007812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007814:	2b00      	cmp	r3, #0
 8007816:	f47f aec1 	bne.w	800759c <HAL_I2C_Mem_Read+0x1bc>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800781a:	68fb      	ldr	r3, [r7, #12]
 800781c:	2220      	movs	r2, #32
 800781e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	2200      	movs	r2, #0
 8007826:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	2200      	movs	r2, #0
 800782e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8007832:	2300      	movs	r3, #0
 8007834:	e000      	b.n	8007838 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8007836:	2302      	movs	r3, #2
  }
}
 8007838:	4618      	mov	r0, r3
 800783a:	3728      	adds	r7, #40	; 0x28
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}
 8007840:	00010004 	.word	0x00010004

08007844 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007844:	b580      	push	{r7, lr}
 8007846:	b088      	sub	sp, #32
 8007848:	af02      	add	r7, sp, #8
 800784a:	60f8      	str	r0, [r7, #12]
 800784c:	4608      	mov	r0, r1
 800784e:	4611      	mov	r1, r2
 8007850:	461a      	mov	r2, r3
 8007852:	4603      	mov	r3, r0
 8007854:	817b      	strh	r3, [r7, #10]
 8007856:	460b      	mov	r3, r1
 8007858:	813b      	strh	r3, [r7, #8]
 800785a:	4613      	mov	r3, r2
 800785c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	68fb      	ldr	r3, [r7, #12]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800786c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800786e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007870:	9300      	str	r3, [sp, #0]
 8007872:	6a3b      	ldr	r3, [r7, #32]
 8007874:	2200      	movs	r2, #0
 8007876:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800787a:	68f8      	ldr	r0, [r7, #12]
 800787c:	f000 f960 	bl	8007b40 <I2C_WaitOnFlagUntilTimeout>
 8007880:	4603      	mov	r3, r0
 8007882:	2b00      	cmp	r3, #0
 8007884:	d00d      	beq.n	80078a2 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007890:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007894:	d103      	bne.n	800789e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	f44f 7200 	mov.w	r2, #512	; 0x200
 800789c:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800789e:	2303      	movs	r3, #3
 80078a0:	e05f      	b.n	8007962 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80078a2:	897b      	ldrh	r3, [r7, #10]
 80078a4:	b2db      	uxtb	r3, r3
 80078a6:	461a      	mov	r2, r3
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80078b0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80078b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80078b4:	6a3a      	ldr	r2, [r7, #32]
 80078b6:	492d      	ldr	r1, [pc, #180]	; (800796c <I2C_RequestMemoryWrite+0x128>)
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	f000 f998 	bl	8007bee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d001      	beq.n	80078c8 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	e04c      	b.n	8007962 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80078c8:	2300      	movs	r3, #0
 80078ca:	617b      	str	r3, [r7, #20]
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	695b      	ldr	r3, [r3, #20]
 80078d2:	617b      	str	r3, [r7, #20]
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	699b      	ldr	r3, [r3, #24]
 80078da:	617b      	str	r3, [r7, #20]
 80078dc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078de:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80078e0:	6a39      	ldr	r1, [r7, #32]
 80078e2:	68f8      	ldr	r0, [r7, #12]
 80078e4:	f000 fa02 	bl	8007cec <I2C_WaitOnTXEFlagUntilTimeout>
 80078e8:	4603      	mov	r3, r0
 80078ea:	2b00      	cmp	r3, #0
 80078ec:	d00d      	beq.n	800790a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078f2:	2b04      	cmp	r3, #4
 80078f4:	d107      	bne.n	8007906 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80078f6:	68fb      	ldr	r3, [r7, #12]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	681a      	ldr	r2, [r3, #0]
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007904:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007906:	2301      	movs	r3, #1
 8007908:	e02b      	b.n	8007962 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800790a:	88fb      	ldrh	r3, [r7, #6]
 800790c:	2b01      	cmp	r3, #1
 800790e:	d105      	bne.n	800791c <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007910:	893b      	ldrh	r3, [r7, #8]
 8007912:	b2da      	uxtb	r2, r3
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	611a      	str	r2, [r3, #16]
 800791a:	e021      	b.n	8007960 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800791c:	893b      	ldrh	r3, [r7, #8]
 800791e:	0a1b      	lsrs	r3, r3, #8
 8007920:	b29b      	uxth	r3, r3
 8007922:	b2da      	uxtb	r2, r3
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800792a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800792c:	6a39      	ldr	r1, [r7, #32]
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	f000 f9dc 	bl	8007cec <I2C_WaitOnTXEFlagUntilTimeout>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d00d      	beq.n	8007956 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800793a:	68fb      	ldr	r3, [r7, #12]
 800793c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800793e:	2b04      	cmp	r3, #4
 8007940:	d107      	bne.n	8007952 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	681a      	ldr	r2, [r3, #0]
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007950:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007952:	2301      	movs	r3, #1
 8007954:	e005      	b.n	8007962 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007956:	893b      	ldrh	r3, [r7, #8]
 8007958:	b2da      	uxtb	r2, r3
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	681b      	ldr	r3, [r3, #0]
 800795e:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007960:	2300      	movs	r3, #0
}
 8007962:	4618      	mov	r0, r3
 8007964:	3718      	adds	r7, #24
 8007966:	46bd      	mov	sp, r7
 8007968:	bd80      	pop	{r7, pc}
 800796a:	bf00      	nop
 800796c:	00010002 	.word	0x00010002

08007970 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b088      	sub	sp, #32
 8007974:	af02      	add	r7, sp, #8
 8007976:	60f8      	str	r0, [r7, #12]
 8007978:	4608      	mov	r0, r1
 800797a:	4611      	mov	r1, r2
 800797c:	461a      	mov	r2, r3
 800797e:	4603      	mov	r3, r0
 8007980:	817b      	strh	r3, [r7, #10]
 8007982:	460b      	mov	r3, r1
 8007984:	813b      	strh	r3, [r7, #8]
 8007986:	4613      	mov	r3, r2
 8007988:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800798a:	68fb      	ldr	r3, [r7, #12]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	681a      	ldr	r2, [r3, #0]
 8007990:	68fb      	ldr	r3, [r7, #12]
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8007998:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	68fb      	ldr	r3, [r7, #12]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80079a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80079aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079ac:	9300      	str	r3, [sp, #0]
 80079ae:	6a3b      	ldr	r3, [r7, #32]
 80079b0:	2200      	movs	r2, #0
 80079b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80079b6:	68f8      	ldr	r0, [r7, #12]
 80079b8:	f000 f8c2 	bl	8007b40 <I2C_WaitOnFlagUntilTimeout>
 80079bc:	4603      	mov	r3, r0
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d00d      	beq.n	80079de <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80079cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079d0:	d103      	bne.n	80079da <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80079da:	2303      	movs	r3, #3
 80079dc:	e0aa      	b.n	8007b34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80079de:	897b      	ldrh	r3, [r7, #10]
 80079e0:	b2db      	uxtb	r3, r3
 80079e2:	461a      	mov	r2, r3
 80079e4:	68fb      	ldr	r3, [r7, #12]
 80079e6:	681b      	ldr	r3, [r3, #0]
 80079e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80079ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80079ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079f0:	6a3a      	ldr	r2, [r7, #32]
 80079f2:	4952      	ldr	r1, [pc, #328]	; (8007b3c <I2C_RequestMemoryRead+0x1cc>)
 80079f4:	68f8      	ldr	r0, [r7, #12]
 80079f6:	f000 f8fa 	bl	8007bee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80079fa:	4603      	mov	r3, r0
 80079fc:	2b00      	cmp	r3, #0
 80079fe:	d001      	beq.n	8007a04 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007a00:	2301      	movs	r3, #1
 8007a02:	e097      	b.n	8007b34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a04:	2300      	movs	r3, #0
 8007a06:	617b      	str	r3, [r7, #20]
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	695b      	ldr	r3, [r3, #20]
 8007a0e:	617b      	str	r3, [r7, #20]
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	681b      	ldr	r3, [r3, #0]
 8007a14:	699b      	ldr	r3, [r3, #24]
 8007a16:	617b      	str	r3, [r7, #20]
 8007a18:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a1c:	6a39      	ldr	r1, [r7, #32]
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f000 f964 	bl	8007cec <I2C_WaitOnTXEFlagUntilTimeout>
 8007a24:	4603      	mov	r3, r0
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d00d      	beq.n	8007a46 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a2a:	68fb      	ldr	r3, [r7, #12]
 8007a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a2e:	2b04      	cmp	r3, #4
 8007a30:	d107      	bne.n	8007a42 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	681a      	ldr	r2, [r3, #0]
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a40:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007a42:	2301      	movs	r3, #1
 8007a44:	e076      	b.n	8007b34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a46:	88fb      	ldrh	r3, [r7, #6]
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d105      	bne.n	8007a58 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a4c:	893b      	ldrh	r3, [r7, #8]
 8007a4e:	b2da      	uxtb	r2, r3
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	611a      	str	r2, [r3, #16]
 8007a56:	e021      	b.n	8007a9c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007a58:	893b      	ldrh	r3, [r7, #8]
 8007a5a:	0a1b      	lsrs	r3, r3, #8
 8007a5c:	b29b      	uxth	r3, r3
 8007a5e:	b2da      	uxtb	r2, r3
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	681b      	ldr	r3, [r3, #0]
 8007a64:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a66:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a68:	6a39      	ldr	r1, [r7, #32]
 8007a6a:	68f8      	ldr	r0, [r7, #12]
 8007a6c:	f000 f93e 	bl	8007cec <I2C_WaitOnTXEFlagUntilTimeout>
 8007a70:	4603      	mov	r3, r0
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d00d      	beq.n	8007a92 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a76:	68fb      	ldr	r3, [r7, #12]
 8007a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a7a:	2b04      	cmp	r3, #4
 8007a7c:	d107      	bne.n	8007a8e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	681a      	ldr	r2, [r3, #0]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007a8c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007a8e:	2301      	movs	r3, #1
 8007a90:	e050      	b.n	8007b34 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007a92:	893b      	ldrh	r3, [r7, #8]
 8007a94:	b2da      	uxtb	r2, r3
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	681b      	ldr	r3, [r3, #0]
 8007a9a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a9c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007a9e:	6a39      	ldr	r1, [r7, #32]
 8007aa0:	68f8      	ldr	r0, [r7, #12]
 8007aa2:	f000 f923 	bl	8007cec <I2C_WaitOnTXEFlagUntilTimeout>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d00d      	beq.n	8007ac8 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ab0:	2b04      	cmp	r3, #4
 8007ab2:	d107      	bne.n	8007ac4 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007ac2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	e035      	b.n	8007b34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	681a      	ldr	r2, [r3, #0]
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ad6:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007ad8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007ada:	9300      	str	r3, [sp, #0]
 8007adc:	6a3b      	ldr	r3, [r7, #32]
 8007ade:	2200      	movs	r2, #0
 8007ae0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8007ae4:	68f8      	ldr	r0, [r7, #12]
 8007ae6:	f000 f82b 	bl	8007b40 <I2C_WaitOnFlagUntilTimeout>
 8007aea:	4603      	mov	r3, r0
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d00d      	beq.n	8007b0c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007af0:	68fb      	ldr	r3, [r7, #12]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007afa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007afe:	d103      	bne.n	8007b08 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007b06:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8007b08:	2303      	movs	r3, #3
 8007b0a:	e013      	b.n	8007b34 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007b0c:	897b      	ldrh	r3, [r7, #10]
 8007b0e:	b2db      	uxtb	r3, r3
 8007b10:	f043 0301 	orr.w	r3, r3, #1
 8007b14:	b2da      	uxtb	r2, r3
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	681b      	ldr	r3, [r3, #0]
 8007b1a:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b1e:	6a3a      	ldr	r2, [r7, #32]
 8007b20:	4906      	ldr	r1, [pc, #24]	; (8007b3c <I2C_RequestMemoryRead+0x1cc>)
 8007b22:	68f8      	ldr	r0, [r7, #12]
 8007b24:	f000 f863 	bl	8007bee <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b28:	4603      	mov	r3, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d001      	beq.n	8007b32 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007b2e:	2301      	movs	r3, #1
 8007b30:	e000      	b.n	8007b34 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007b32:	2300      	movs	r3, #0
}
 8007b34:	4618      	mov	r0, r3
 8007b36:	3718      	adds	r7, #24
 8007b38:	46bd      	mov	sp, r7
 8007b3a:	bd80      	pop	{r7, pc}
 8007b3c:	00010002 	.word	0x00010002

08007b40 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b084      	sub	sp, #16
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	60f8      	str	r0, [r7, #12]
 8007b48:	60b9      	str	r1, [r7, #8]
 8007b4a:	603b      	str	r3, [r7, #0]
 8007b4c:	4613      	mov	r3, r2
 8007b4e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b50:	e025      	b.n	8007b9e <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b52:	683b      	ldr	r3, [r7, #0]
 8007b54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b58:	d021      	beq.n	8007b9e <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b5a:	f7fc fefd 	bl	8004958 <HAL_GetTick>
 8007b5e:	4602      	mov	r2, r0
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	1ad3      	subs	r3, r2, r3
 8007b64:	683a      	ldr	r2, [r7, #0]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d302      	bcc.n	8007b70 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007b6a:	683b      	ldr	r3, [r7, #0]
 8007b6c:	2b00      	cmp	r3, #0
 8007b6e:	d116      	bne.n	8007b9e <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	2200      	movs	r2, #0
 8007b74:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	2220      	movs	r2, #32
 8007b7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2200      	movs	r2, #0
 8007b82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b8a:	f043 0220 	orr.w	r2, r3, #32
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	2200      	movs	r2, #0
 8007b96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007b9a:	2301      	movs	r3, #1
 8007b9c:	e023      	b.n	8007be6 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007b9e:	68bb      	ldr	r3, [r7, #8]
 8007ba0:	0c1b      	lsrs	r3, r3, #16
 8007ba2:	b2db      	uxtb	r3, r3
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d10d      	bne.n	8007bc4 <I2C_WaitOnFlagUntilTimeout+0x84>
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	695b      	ldr	r3, [r3, #20]
 8007bae:	43da      	mvns	r2, r3
 8007bb0:	68bb      	ldr	r3, [r7, #8]
 8007bb2:	4013      	ands	r3, r2
 8007bb4:	b29b      	uxth	r3, r3
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	bf0c      	ite	eq
 8007bba:	2301      	moveq	r3, #1
 8007bbc:	2300      	movne	r3, #0
 8007bbe:	b2db      	uxtb	r3, r3
 8007bc0:	461a      	mov	r2, r3
 8007bc2:	e00c      	b.n	8007bde <I2C_WaitOnFlagUntilTimeout+0x9e>
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	681b      	ldr	r3, [r3, #0]
 8007bc8:	699b      	ldr	r3, [r3, #24]
 8007bca:	43da      	mvns	r2, r3
 8007bcc:	68bb      	ldr	r3, [r7, #8]
 8007bce:	4013      	ands	r3, r2
 8007bd0:	b29b      	uxth	r3, r3
 8007bd2:	2b00      	cmp	r3, #0
 8007bd4:	bf0c      	ite	eq
 8007bd6:	2301      	moveq	r3, #1
 8007bd8:	2300      	movne	r3, #0
 8007bda:	b2db      	uxtb	r3, r3
 8007bdc:	461a      	mov	r2, r3
 8007bde:	79fb      	ldrb	r3, [r7, #7]
 8007be0:	429a      	cmp	r2, r3
 8007be2:	d0b6      	beq.n	8007b52 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3710      	adds	r7, #16
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b084      	sub	sp, #16
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	60f8      	str	r0, [r7, #12]
 8007bf6:	60b9      	str	r1, [r7, #8]
 8007bf8:	607a      	str	r2, [r7, #4]
 8007bfa:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007bfc:	e051      	b.n	8007ca2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	681b      	ldr	r3, [r3, #0]
 8007c02:	695b      	ldr	r3, [r3, #20]
 8007c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007c08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007c0c:	d123      	bne.n	8007c56 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007c1c:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c1e:	68fb      	ldr	r3, [r7, #12]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007c26:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	2200      	movs	r2, #0
 8007c2c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	2220      	movs	r2, #32
 8007c32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	2200      	movs	r2, #0
 8007c3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c42:	f043 0204 	orr.w	r2, r3, #4
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	2200      	movs	r2, #0
 8007c4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007c52:	2301      	movs	r3, #1
 8007c54:	e046      	b.n	8007ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c5c:	d021      	beq.n	8007ca2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007c5e:	f7fc fe7b 	bl	8004958 <HAL_GetTick>
 8007c62:	4602      	mov	r2, r0
 8007c64:	683b      	ldr	r3, [r7, #0]
 8007c66:	1ad3      	subs	r3, r2, r3
 8007c68:	687a      	ldr	r2, [r7, #4]
 8007c6a:	429a      	cmp	r2, r3
 8007c6c:	d302      	bcc.n	8007c74 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	d116      	bne.n	8007ca2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	2200      	movs	r2, #0
 8007c78:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	2220      	movs	r2, #32
 8007c7e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007c8a:	68fb      	ldr	r3, [r7, #12]
 8007c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007c8e:	f043 0220 	orr.w	r2, r3, #32
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	2200      	movs	r2, #0
 8007c9a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007c9e:	2301      	movs	r3, #1
 8007ca0:	e020      	b.n	8007ce4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	0c1b      	lsrs	r3, r3, #16
 8007ca6:	b2db      	uxtb	r3, r3
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d10c      	bne.n	8007cc6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	695b      	ldr	r3, [r3, #20]
 8007cb2:	43da      	mvns	r2, r3
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	4013      	ands	r3, r2
 8007cb8:	b29b      	uxth	r3, r3
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	bf14      	ite	ne
 8007cbe:	2301      	movne	r3, #1
 8007cc0:	2300      	moveq	r3, #0
 8007cc2:	b2db      	uxtb	r3, r3
 8007cc4:	e00b      	b.n	8007cde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	699b      	ldr	r3, [r3, #24]
 8007ccc:	43da      	mvns	r2, r3
 8007cce:	68bb      	ldr	r3, [r7, #8]
 8007cd0:	4013      	ands	r3, r2
 8007cd2:	b29b      	uxth	r3, r3
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	bf14      	ite	ne
 8007cd8:	2301      	movne	r3, #1
 8007cda:	2300      	moveq	r3, #0
 8007cdc:	b2db      	uxtb	r3, r3
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d18d      	bne.n	8007bfe <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8007ce2:	2300      	movs	r3, #0
}
 8007ce4:	4618      	mov	r0, r3
 8007ce6:	3710      	adds	r7, #16
 8007ce8:	46bd      	mov	sp, r7
 8007cea:	bd80      	pop	{r7, pc}

08007cec <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007cec:	b580      	push	{r7, lr}
 8007cee:	b084      	sub	sp, #16
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007cf8:	e02d      	b.n	8007d56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007cfa:	68f8      	ldr	r0, [r7, #12]
 8007cfc:	f000 f8ce 	bl	8007e9c <I2C_IsAcknowledgeFailed>
 8007d00:	4603      	mov	r3, r0
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d001      	beq.n	8007d0a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007d06:	2301      	movs	r3, #1
 8007d08:	e02d      	b.n	8007d66 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d0a:	68bb      	ldr	r3, [r7, #8]
 8007d0c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d10:	d021      	beq.n	8007d56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d12:	f7fc fe21 	bl	8004958 <HAL_GetTick>
 8007d16:	4602      	mov	r2, r0
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	1ad3      	subs	r3, r2, r3
 8007d1c:	68ba      	ldr	r2, [r7, #8]
 8007d1e:	429a      	cmp	r2, r3
 8007d20:	d302      	bcc.n	8007d28 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8007d22:	68bb      	ldr	r3, [r7, #8]
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	d116      	bne.n	8007d56 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	2220      	movs	r2, #32
 8007d32:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	2200      	movs	r2, #0
 8007d3a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d42:	f043 0220 	orr.w	r2, r3, #32
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e007      	b.n	8007d66 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	695b      	ldr	r3, [r3, #20]
 8007d5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007d60:	2b80      	cmp	r3, #128	; 0x80
 8007d62:	d1ca      	bne.n	8007cfa <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3710      	adds	r7, #16
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	bd80      	pop	{r7, pc}

08007d6e <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b084      	sub	sp, #16
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	60f8      	str	r0, [r7, #12]
 8007d76:	60b9      	str	r1, [r7, #8]
 8007d78:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007d7a:	e02d      	b.n	8007dd8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f000 f88d 	bl	8007e9c <I2C_IsAcknowledgeFailed>
 8007d82:	4603      	mov	r3, r0
 8007d84:	2b00      	cmp	r3, #0
 8007d86:	d001      	beq.n	8007d8c <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007d88:	2301      	movs	r3, #1
 8007d8a:	e02d      	b.n	8007de8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d92:	d021      	beq.n	8007dd8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d94:	f7fc fde0 	bl	8004958 <HAL_GetTick>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	1ad3      	subs	r3, r2, r3
 8007d9e:	68ba      	ldr	r2, [r7, #8]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d302      	bcc.n	8007daa <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	2b00      	cmp	r3, #0
 8007da8:	d116      	bne.n	8007dd8 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	2200      	movs	r2, #0
 8007dae:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	2220      	movs	r2, #32
 8007db4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	2200      	movs	r2, #0
 8007dbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007dc4:	f043 0220 	orr.w	r2, r3, #32
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	2200      	movs	r2, #0
 8007dd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8007dd4:	2301      	movs	r3, #1
 8007dd6:	e007      	b.n	8007de8 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	695b      	ldr	r3, [r3, #20]
 8007dde:	f003 0304 	and.w	r3, r3, #4
 8007de2:	2b04      	cmp	r3, #4
 8007de4:	d1ca      	bne.n	8007d7c <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3710      	adds	r7, #16
 8007dec:	46bd      	mov	sp, r7
 8007dee:	bd80      	pop	{r7, pc}

08007df0 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	60f8      	str	r0, [r7, #12]
 8007df8:	60b9      	str	r1, [r7, #8]
 8007dfa:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007dfc:	e042      	b.n	8007e84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8007dfe:	68fb      	ldr	r3, [r7, #12]
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	695b      	ldr	r3, [r3, #20]
 8007e04:	f003 0310 	and.w	r3, r3, #16
 8007e08:	2b10      	cmp	r3, #16
 8007e0a:	d119      	bne.n	8007e40 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	f06f 0210 	mvn.w	r2, #16
 8007e14:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e16:	68fb      	ldr	r3, [r7, #12]
 8007e18:	2200      	movs	r2, #0
 8007e1a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	2220      	movs	r2, #32
 8007e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	2200      	movs	r2, #0
 8007e28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	2200      	movs	r2, #0
 8007e38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e3c:	2301      	movs	r3, #1
 8007e3e:	e029      	b.n	8007e94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e40:	f7fc fd8a 	bl	8004958 <HAL_GetTick>
 8007e44:	4602      	mov	r2, r0
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	1ad3      	subs	r3, r2, r3
 8007e4a:	68ba      	ldr	r2, [r7, #8]
 8007e4c:	429a      	cmp	r2, r3
 8007e4e:	d302      	bcc.n	8007e56 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d116      	bne.n	8007e84 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	2200      	movs	r2, #0
 8007e5a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007e5c:	68fb      	ldr	r3, [r7, #12]
 8007e5e:	2220      	movs	r2, #32
 8007e60:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007e64:	68fb      	ldr	r3, [r7, #12]
 8007e66:	2200      	movs	r2, #0
 8007e68:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007e70:	f043 0220 	orr.w	r2, r3, #32
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	e007      	b.n	8007e94 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	695b      	ldr	r3, [r3, #20]
 8007e8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007e8e:	2b40      	cmp	r3, #64	; 0x40
 8007e90:	d1b5      	bne.n	8007dfe <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007e92:	2300      	movs	r3, #0
}
 8007e94:	4618      	mov	r0, r3
 8007e96:	3710      	adds	r7, #16
 8007e98:	46bd      	mov	sp, r7
 8007e9a:	bd80      	pop	{r7, pc}

08007e9c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b083      	sub	sp, #12
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	695b      	ldr	r3, [r3, #20]
 8007eaa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007eae:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007eb2:	d11b      	bne.n	8007eec <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8007ebc:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	2200      	movs	r2, #0
 8007ec2:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	2220      	movs	r2, #32
 8007ec8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	2200      	movs	r2, #0
 8007ed0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007ed8:	f043 0204 	orr.w	r2, r3, #4
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8007ee8:	2301      	movs	r3, #1
 8007eea:	e000      	b.n	8007eee <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007eec:	2300      	movs	r3, #0
}
 8007eee:	4618      	mov	r0, r3
 8007ef0:	370c      	adds	r7, #12
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
	...

08007efc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007efc:	b580      	push	{r7, lr}
 8007efe:	b082      	sub	sp, #8
 8007f00:	af00      	add	r7, sp, #0
 8007f02:	6078      	str	r0, [r7, #4]
 8007f04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	4a28      	ldr	r2, [pc, #160]	; (8007fac <HAL_I2CEx_ConfigAnalogFilter+0xb0>)
 8007f0c:	4293      	cmp	r3, r2
 8007f0e:	d00d      	beq.n	8007f2c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	4a26      	ldr	r2, [pc, #152]	; (8007fb0 <HAL_I2CEx_ConfigAnalogFilter+0xb4>)
 8007f16:	4293      	cmp	r3, r2
 8007f18:	d008      	beq.n	8007f2c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	4a25      	ldr	r2, [pc, #148]	; (8007fb4 <HAL_I2CEx_ConfigAnalogFilter+0xb8>)
 8007f20:	4293      	cmp	r3, r2
 8007f22:	d003      	beq.n	8007f2c <HAL_I2CEx_ConfigAnalogFilter+0x30>
 8007f24:	215c      	movs	r1, #92	; 0x5c
 8007f26:	4824      	ldr	r0, [pc, #144]	; (8007fb8 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 8007f28:	f7fb fbbd 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d006      	beq.n	8007f40 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 8007f32:	683b      	ldr	r3, [r7, #0]
 8007f34:	2b10      	cmp	r3, #16
 8007f36:	d003      	beq.n	8007f40 <HAL_I2CEx_ConfigAnalogFilter+0x44>
 8007f38:	215d      	movs	r1, #93	; 0x5d
 8007f3a:	481f      	ldr	r0, [pc, #124]	; (8007fb8 <HAL_I2CEx_ConfigAnalogFilter+0xbc>)
 8007f3c:	f7fb fbb3 	bl	80036a6 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007f46:	b2db      	uxtb	r3, r3
 8007f48:	2b20      	cmp	r3, #32
 8007f4a:	d129      	bne.n	8007fa0 <HAL_I2CEx_ConfigAnalogFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	2224      	movs	r2, #36	; 0x24
 8007f50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	681a      	ldr	r2, [r3, #0]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	f022 0201 	bic.w	r2, r2, #1
 8007f62:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	681b      	ldr	r3, [r3, #0]
 8007f6e:	f022 0210 	bic.w	r2, r2, #16
 8007f72:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	683a      	ldr	r2, [r7, #0]
 8007f80:	430a      	orrs	r2, r1
 8007f82:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	681a      	ldr	r2, [r3, #0]
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	681b      	ldr	r3, [r3, #0]
 8007f8e:	f042 0201 	orr.w	r2, r2, #1
 8007f92:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2220      	movs	r2, #32
 8007f98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	e000      	b.n	8007fa2 <HAL_I2CEx_ConfigAnalogFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8007fa0:	2302      	movs	r3, #2
  }
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	3708      	adds	r7, #8
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	bd80      	pop	{r7, pc}
 8007faa:	bf00      	nop
 8007fac:	40005400 	.word	0x40005400
 8007fb0:	40005800 	.word	0x40005800
 8007fb4:	40005c00 	.word	0x40005c00
 8007fb8:	0800e710 	.word	0x0800e710

08007fbc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007fbc:	b580      	push	{r7, lr}
 8007fbe:	b084      	sub	sp, #16
 8007fc0:	af00      	add	r7, sp, #0
 8007fc2:	6078      	str	r0, [r7, #4]
 8007fc4:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a27      	ldr	r2, [pc, #156]	; (800806c <HAL_I2CEx_ConfigDigitalFilter+0xb0>)
 8007fd0:	4293      	cmp	r3, r2
 8007fd2:	d00d      	beq.n	8007ff0 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	4a25      	ldr	r2, [pc, #148]	; (8008070 <HAL_I2CEx_ConfigDigitalFilter+0xb4>)
 8007fda:	4293      	cmp	r3, r2
 8007fdc:	d008      	beq.n	8007ff0 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	4a24      	ldr	r2, [pc, #144]	; (8008074 <HAL_I2CEx_ConfigDigitalFilter+0xb8>)
 8007fe4:	4293      	cmp	r3, r2
 8007fe6:	d003      	beq.n	8007ff0 <HAL_I2CEx_ConfigDigitalFilter+0x34>
 8007fe8:	2184      	movs	r1, #132	; 0x84
 8007fea:	4823      	ldr	r0, [pc, #140]	; (8008078 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 8007fec:	f7fb fb5b 	bl	80036a6 <assert_failed>
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));
 8007ff0:	683b      	ldr	r3, [r7, #0]
 8007ff2:	2b0f      	cmp	r3, #15
 8007ff4:	d903      	bls.n	8007ffe <HAL_I2CEx_ConfigDigitalFilter+0x42>
 8007ff6:	2185      	movs	r1, #133	; 0x85
 8007ff8:	481f      	ldr	r0, [pc, #124]	; (8008078 <HAL_I2CEx_ConfigDigitalFilter+0xbc>)
 8007ffa:	f7fb fb54 	bl	80036a6 <assert_failed>

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008004:	b2db      	uxtb	r3, r3
 8008006:	2b20      	cmp	r3, #32
 8008008:	d12a      	bne.n	8008060 <HAL_I2CEx_ConfigDigitalFilter+0xa4>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	2224      	movs	r2, #36	; 0x24
 800800e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681a      	ldr	r2, [r3, #0]
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	f022 0201 	bic.w	r2, r2, #1
 8008020:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008028:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800802a:	89fb      	ldrh	r3, [r7, #14]
 800802c:	f023 030f 	bic.w	r3, r3, #15
 8008030:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	b29a      	uxth	r2, r3
 8008036:	89fb      	ldrh	r3, [r7, #14]
 8008038:	4313      	orrs	r3, r2
 800803a:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	89fa      	ldrh	r2, [r7, #14]
 8008042:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681a      	ldr	r2, [r3, #0]
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	f042 0201 	orr.w	r2, r2, #1
 8008052:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2220      	movs	r2, #32
 8008058:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800805c:	2300      	movs	r3, #0
 800805e:	e000      	b.n	8008062 <HAL_I2CEx_ConfigDigitalFilter+0xa6>
  }
  else
  {
    return HAL_BUSY;
 8008060:	2302      	movs	r3, #2
  }
}
 8008062:	4618      	mov	r0, r3
 8008064:	3710      	adds	r7, #16
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	40005400 	.word	0x40005400
 8008070:	40005800 	.word	0x40005800
 8008074:	40005c00 	.word	0x40005c00
 8008078:	0800e710 	.word	0x0800e710

0800807c <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 800807c:	b580      	push	{r7, lr}
 800807e:	b082      	sub	sp, #8
 8008080:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008082:	2300      	movs	r3, #0
 8008084:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008086:	2300      	movs	r3, #0
 8008088:	603b      	str	r3, [r7, #0]
 800808a:	4b20      	ldr	r3, [pc, #128]	; (800810c <HAL_PWREx_EnableOverDrive+0x90>)
 800808c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800808e:	4a1f      	ldr	r2, [pc, #124]	; (800810c <HAL_PWREx_EnableOverDrive+0x90>)
 8008090:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008094:	6413      	str	r3, [r2, #64]	; 0x40
 8008096:	4b1d      	ldr	r3, [pc, #116]	; (800810c <HAL_PWREx_EnableOverDrive+0x90>)
 8008098:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800809a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800809e:	603b      	str	r3, [r7, #0]
 80080a0:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 80080a2:	4b1b      	ldr	r3, [pc, #108]	; (8008110 <HAL_PWREx_EnableOverDrive+0x94>)
 80080a4:	2201      	movs	r2, #1
 80080a6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80080a8:	f7fc fc56 	bl	8004958 <HAL_GetTick>
 80080ac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80080ae:	e009      	b.n	80080c4 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80080b0:	f7fc fc52 	bl	8004958 <HAL_GetTick>
 80080b4:	4602      	mov	r2, r0
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	1ad3      	subs	r3, r2, r3
 80080ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80080be:	d901      	bls.n	80080c4 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 80080c0:	2303      	movs	r3, #3
 80080c2:	e01f      	b.n	8008104 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80080c4:	4b13      	ldr	r3, [pc, #76]	; (8008114 <HAL_PWREx_EnableOverDrive+0x98>)
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80080d0:	d1ee      	bne.n	80080b0 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80080d2:	4b11      	ldr	r3, [pc, #68]	; (8008118 <HAL_PWREx_EnableOverDrive+0x9c>)
 80080d4:	2201      	movs	r2, #1
 80080d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80080d8:	f7fc fc3e 	bl	8004958 <HAL_GetTick>
 80080dc:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80080de:	e009      	b.n	80080f4 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80080e0:	f7fc fc3a 	bl	8004958 <HAL_GetTick>
 80080e4:	4602      	mov	r2, r0
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	1ad3      	subs	r3, r2, r3
 80080ea:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80080ee:	d901      	bls.n	80080f4 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80080f0:	2303      	movs	r3, #3
 80080f2:	e007      	b.n	8008104 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80080f4:	4b07      	ldr	r3, [pc, #28]	; (8008114 <HAL_PWREx_EnableOverDrive+0x98>)
 80080f6:	685b      	ldr	r3, [r3, #4]
 80080f8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080fc:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008100:	d1ee      	bne.n	80080e0 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8008102:	2300      	movs	r3, #0
}
 8008104:	4618      	mov	r0, r3
 8008106:	3708      	adds	r7, #8
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}
 800810c:	40023800 	.word	0x40023800
 8008110:	420e0040 	.word	0x420e0040
 8008114:	40007000 	.word	0x40007000
 8008118:	420e0044 	.word	0x420e0044

0800811c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800811c:	b580      	push	{r7, lr}
 800811e:	b086      	sub	sp, #24
 8008120:	af00      	add	r7, sp, #0
 8008122:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	2b00      	cmp	r3, #0
 8008128:	d101      	bne.n	800812e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800812a:	2301      	movs	r3, #1
 800812c:	e30d      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	681b      	ldr	r3, [r3, #0]
 8008132:	2b0f      	cmp	r3, #15
 8008134:	d903      	bls.n	800813e <HAL_RCC_OscConfig+0x22>
 8008136:	21e8      	movs	r1, #232	; 0xe8
 8008138:	48a3      	ldr	r0, [pc, #652]	; (80083c8 <HAL_RCC_OscConfig+0x2ac>)
 800813a:	f7fb fab4 	bl	80036a6 <assert_failed>
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	f003 0301 	and.w	r3, r3, #1
 8008146:	2b00      	cmp	r3, #0
 8008148:	f000 8088 	beq.w	800825c <HAL_RCC_OscConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
 800814c:	687b      	ldr	r3, [r7, #4]
 800814e:	685b      	ldr	r3, [r3, #4]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d00d      	beq.n	8008170 <HAL_RCC_OscConfig+0x54>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	685b      	ldr	r3, [r3, #4]
 8008158:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800815c:	d008      	beq.n	8008170 <HAL_RCC_OscConfig+0x54>
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	685b      	ldr	r3, [r3, #4]
 8008162:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8008166:	d003      	beq.n	8008170 <HAL_RCC_OscConfig+0x54>
 8008168:	21ed      	movs	r1, #237	; 0xed
 800816a:	4897      	ldr	r0, [pc, #604]	; (80083c8 <HAL_RCC_OscConfig+0x2ac>)
 800816c:	f7fb fa9b 	bl	80036a6 <assert_failed>
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008170:	4b96      	ldr	r3, [pc, #600]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	f003 030c 	and.w	r3, r3, #12
 8008178:	2b04      	cmp	r3, #4
 800817a:	d00c      	beq.n	8008196 <HAL_RCC_OscConfig+0x7a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800817c:	4b93      	ldr	r3, [pc, #588]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 800817e:	689b      	ldr	r3, [r3, #8]
 8008180:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8008184:	2b08      	cmp	r3, #8
 8008186:	d112      	bne.n	80081ae <HAL_RCC_OscConfig+0x92>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008188:	4b90      	ldr	r3, [pc, #576]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 800818a:	685b      	ldr	r3, [r3, #4]
 800818c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008190:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008194:	d10b      	bne.n	80081ae <HAL_RCC_OscConfig+0x92>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008196:	4b8d      	ldr	r3, [pc, #564]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d05b      	beq.n	800825a <HAL_RCC_OscConfig+0x13e>
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	685b      	ldr	r3, [r3, #4]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d157      	bne.n	800825a <HAL_RCC_OscConfig+0x13e>
      {
        return HAL_ERROR;
 80081aa:	2301      	movs	r3, #1
 80081ac:	e2cd      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	685b      	ldr	r3, [r3, #4]
 80081b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80081b6:	d106      	bne.n	80081c6 <HAL_RCC_OscConfig+0xaa>
 80081b8:	4b84      	ldr	r3, [pc, #528]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	4a83      	ldr	r2, [pc, #524]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081be:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081c2:	6013      	str	r3, [r2, #0]
 80081c4:	e01d      	b.n	8008202 <HAL_RCC_OscConfig+0xe6>
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	685b      	ldr	r3, [r3, #4]
 80081ca:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80081ce:	d10c      	bne.n	80081ea <HAL_RCC_OscConfig+0xce>
 80081d0:	4b7e      	ldr	r3, [pc, #504]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	4a7d      	ldr	r2, [pc, #500]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081d6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80081da:	6013      	str	r3, [r2, #0]
 80081dc:	4b7b      	ldr	r3, [pc, #492]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	4a7a      	ldr	r2, [pc, #488]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80081e6:	6013      	str	r3, [r2, #0]
 80081e8:	e00b      	b.n	8008202 <HAL_RCC_OscConfig+0xe6>
 80081ea:	4b78      	ldr	r3, [pc, #480]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	4a77      	ldr	r2, [pc, #476]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80081f4:	6013      	str	r3, [r2, #0]
 80081f6:	4b75      	ldr	r3, [pc, #468]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	4a74      	ldr	r2, [pc, #464]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80081fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8008200:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	685b      	ldr	r3, [r3, #4]
 8008206:	2b00      	cmp	r3, #0
 8008208:	d013      	beq.n	8008232 <HAL_RCC_OscConfig+0x116>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800820a:	f7fc fba5 	bl	8004958 <HAL_GetTick>
 800820e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008210:	e008      	b.n	8008224 <HAL_RCC_OscConfig+0x108>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008212:	f7fc fba1 	bl	8004958 <HAL_GetTick>
 8008216:	4602      	mov	r2, r0
 8008218:	693b      	ldr	r3, [r7, #16]
 800821a:	1ad3      	subs	r3, r2, r3
 800821c:	2b64      	cmp	r3, #100	; 0x64
 800821e:	d901      	bls.n	8008224 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8008220:	2303      	movs	r3, #3
 8008222:	e292      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008224:	4b69      	ldr	r3, [pc, #420]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800822c:	2b00      	cmp	r3, #0
 800822e:	d0f0      	beq.n	8008212 <HAL_RCC_OscConfig+0xf6>
 8008230:	e014      	b.n	800825c <HAL_RCC_OscConfig+0x140>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008232:	f7fc fb91 	bl	8004958 <HAL_GetTick>
 8008236:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008238:	e008      	b.n	800824c <HAL_RCC_OscConfig+0x130>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800823a:	f7fc fb8d 	bl	8004958 <HAL_GetTick>
 800823e:	4602      	mov	r2, r0
 8008240:	693b      	ldr	r3, [r7, #16]
 8008242:	1ad3      	subs	r3, r2, r3
 8008244:	2b64      	cmp	r3, #100	; 0x64
 8008246:	d901      	bls.n	800824c <HAL_RCC_OscConfig+0x130>
          {
            return HAL_TIMEOUT;
 8008248:	2303      	movs	r3, #3
 800824a:	e27e      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800824c:	4b5f      	ldr	r3, [pc, #380]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008254:	2b00      	cmp	r3, #0
 8008256:	d1f0      	bne.n	800823a <HAL_RCC_OscConfig+0x11e>
 8008258:	e000      	b.n	800825c <HAL_RCC_OscConfig+0x140>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800825a:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	f003 0302 	and.w	r3, r3, #2
 8008264:	2b00      	cmp	r3, #0
 8008266:	d079      	beq.n	800835c <HAL_RCC_OscConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	2b00      	cmp	r3, #0
 800826e:	d008      	beq.n	8008282 <HAL_RCC_OscConfig+0x166>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	68db      	ldr	r3, [r3, #12]
 8008274:	2b01      	cmp	r3, #1
 8008276:	d004      	beq.n	8008282 <HAL_RCC_OscConfig+0x166>
 8008278:	f240 111f 	movw	r1, #287	; 0x11f
 800827c:	4852      	ldr	r0, [pc, #328]	; (80083c8 <HAL_RCC_OscConfig+0x2ac>)
 800827e:	f7fb fa12 	bl	80036a6 <assert_failed>
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	691b      	ldr	r3, [r3, #16]
 8008286:	2b1f      	cmp	r3, #31
 8008288:	d904      	bls.n	8008294 <HAL_RCC_OscConfig+0x178>
 800828a:	f44f 7190 	mov.w	r1, #288	; 0x120
 800828e:	484e      	ldr	r0, [pc, #312]	; (80083c8 <HAL_RCC_OscConfig+0x2ac>)
 8008290:	f7fb fa09 	bl	80036a6 <assert_failed>

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008294:	4b4d      	ldr	r3, [pc, #308]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 8008296:	689b      	ldr	r3, [r3, #8]
 8008298:	f003 030c 	and.w	r3, r3, #12
 800829c:	2b00      	cmp	r3, #0
 800829e:	d00b      	beq.n	80082b8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082a0:	4b4a      	ldr	r3, [pc, #296]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80082a2:	689b      	ldr	r3, [r3, #8]
 80082a4:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80082a8:	2b08      	cmp	r3, #8
 80082aa:	d11c      	bne.n	80082e6 <HAL_RCC_OscConfig+0x1ca>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80082ac:	4b47      	ldr	r3, [pc, #284]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80082ae:	685b      	ldr	r3, [r3, #4]
 80082b0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d116      	bne.n	80082e6 <HAL_RCC_OscConfig+0x1ca>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082b8:	4b44      	ldr	r3, [pc, #272]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f003 0302 	and.w	r3, r3, #2
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d005      	beq.n	80082d0 <HAL_RCC_OscConfig+0x1b4>
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	68db      	ldr	r3, [r3, #12]
 80082c8:	2b01      	cmp	r3, #1
 80082ca:	d001      	beq.n	80082d0 <HAL_RCC_OscConfig+0x1b4>
      {
        return HAL_ERROR;
 80082cc:	2301      	movs	r3, #1
 80082ce:	e23c      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80082d0:	4b3e      	ldr	r3, [pc, #248]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	691b      	ldr	r3, [r3, #16]
 80082dc:	00db      	lsls	r3, r3, #3
 80082de:	493b      	ldr	r1, [pc, #236]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80082e0:	4313      	orrs	r3, r2
 80082e2:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80082e4:	e03a      	b.n	800835c <HAL_RCC_OscConfig+0x240>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	68db      	ldr	r3, [r3, #12]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d020      	beq.n	8008330 <HAL_RCC_OscConfig+0x214>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80082ee:	4b38      	ldr	r3, [pc, #224]	; (80083d0 <HAL_RCC_OscConfig+0x2b4>)
 80082f0:	2201      	movs	r2, #1
 80082f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082f4:	f7fc fb30 	bl	8004958 <HAL_GetTick>
 80082f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80082fa:	e008      	b.n	800830e <HAL_RCC_OscConfig+0x1f2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80082fc:	f7fc fb2c 	bl	8004958 <HAL_GetTick>
 8008300:	4602      	mov	r2, r0
 8008302:	693b      	ldr	r3, [r7, #16]
 8008304:	1ad3      	subs	r3, r2, r3
 8008306:	2b02      	cmp	r3, #2
 8008308:	d901      	bls.n	800830e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800830a:	2303      	movs	r3, #3
 800830c:	e21d      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800830e:	4b2f      	ldr	r3, [pc, #188]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	f003 0302 	and.w	r3, r3, #2
 8008316:	2b00      	cmp	r3, #0
 8008318:	d0f0      	beq.n	80082fc <HAL_RCC_OscConfig+0x1e0>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800831a:	4b2c      	ldr	r3, [pc, #176]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008322:	687b      	ldr	r3, [r7, #4]
 8008324:	691b      	ldr	r3, [r3, #16]
 8008326:	00db      	lsls	r3, r3, #3
 8008328:	4928      	ldr	r1, [pc, #160]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 800832a:	4313      	orrs	r3, r2
 800832c:	600b      	str	r3, [r1, #0]
 800832e:	e015      	b.n	800835c <HAL_RCC_OscConfig+0x240>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008330:	4b27      	ldr	r3, [pc, #156]	; (80083d0 <HAL_RCC_OscConfig+0x2b4>)
 8008332:	2200      	movs	r2, #0
 8008334:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008336:	f7fc fb0f 	bl	8004958 <HAL_GetTick>
 800833a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800833c:	e008      	b.n	8008350 <HAL_RCC_OscConfig+0x234>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800833e:	f7fc fb0b 	bl	8004958 <HAL_GetTick>
 8008342:	4602      	mov	r2, r0
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	1ad3      	subs	r3, r2, r3
 8008348:	2b02      	cmp	r3, #2
 800834a:	d901      	bls.n	8008350 <HAL_RCC_OscConfig+0x234>
          {
            return HAL_TIMEOUT;
 800834c:	2303      	movs	r3, #3
 800834e:	e1fc      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008350:	4b1e      	ldr	r3, [pc, #120]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	f003 0302 	and.w	r3, r3, #2
 8008358:	2b00      	cmp	r3, #0
 800835a:	d1f0      	bne.n	800833e <HAL_RCC_OscConfig+0x222>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	f003 0308 	and.w	r3, r3, #8
 8008364:	2b00      	cmp	r3, #0
 8008366:	d046      	beq.n	80083f6 <HAL_RCC_OscConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	695b      	ldr	r3, [r3, #20]
 800836c:	2b00      	cmp	r3, #0
 800836e:	d008      	beq.n	8008382 <HAL_RCC_OscConfig+0x266>
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	695b      	ldr	r3, [r3, #20]
 8008374:	2b01      	cmp	r3, #1
 8008376:	d004      	beq.n	8008382 <HAL_RCC_OscConfig+0x266>
 8008378:	f44f 71b0 	mov.w	r1, #352	; 0x160
 800837c:	4812      	ldr	r0, [pc, #72]	; (80083c8 <HAL_RCC_OscConfig+0x2ac>)
 800837e:	f7fb f992 	bl	80036a6 <assert_failed>

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	695b      	ldr	r3, [r3, #20]
 8008386:	2b00      	cmp	r3, #0
 8008388:	d016      	beq.n	80083b8 <HAL_RCC_OscConfig+0x29c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800838a:	4b12      	ldr	r3, [pc, #72]	; (80083d4 <HAL_RCC_OscConfig+0x2b8>)
 800838c:	2201      	movs	r2, #1
 800838e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008390:	f7fc fae2 	bl	8004958 <HAL_GetTick>
 8008394:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008396:	e008      	b.n	80083aa <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8008398:	f7fc fade 	bl	8004958 <HAL_GetTick>
 800839c:	4602      	mov	r2, r0
 800839e:	693b      	ldr	r3, [r7, #16]
 80083a0:	1ad3      	subs	r3, r2, r3
 80083a2:	2b02      	cmp	r3, #2
 80083a4:	d901      	bls.n	80083aa <HAL_RCC_OscConfig+0x28e>
        {
          return HAL_TIMEOUT;
 80083a6:	2303      	movs	r3, #3
 80083a8:	e1cf      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80083aa:	4b08      	ldr	r3, [pc, #32]	; (80083cc <HAL_RCC_OscConfig+0x2b0>)
 80083ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083ae:	f003 0302 	and.w	r3, r3, #2
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d0f0      	beq.n	8008398 <HAL_RCC_OscConfig+0x27c>
 80083b6:	e01e      	b.n	80083f6 <HAL_RCC_OscConfig+0x2da>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80083b8:	4b06      	ldr	r3, [pc, #24]	; (80083d4 <HAL_RCC_OscConfig+0x2b8>)
 80083ba:	2200      	movs	r2, #0
 80083bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80083be:	f7fc facb 	bl	8004958 <HAL_GetTick>
 80083c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083c4:	e011      	b.n	80083ea <HAL_RCC_OscConfig+0x2ce>
 80083c6:	bf00      	nop
 80083c8:	0800e74c 	.word	0x0800e74c
 80083cc:	40023800 	.word	0x40023800
 80083d0:	42470000 	.word	0x42470000
 80083d4:	42470e80 	.word	0x42470e80
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80083d8:	f7fc fabe 	bl	8004958 <HAL_GetTick>
 80083dc:	4602      	mov	r2, r0
 80083de:	693b      	ldr	r3, [r7, #16]
 80083e0:	1ad3      	subs	r3, r2, r3
 80083e2:	2b02      	cmp	r3, #2
 80083e4:	d901      	bls.n	80083ea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e1af      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80083ea:	4b97      	ldr	r3, [pc, #604]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80083ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80083ee:	f003 0302 	and.w	r3, r3, #2
 80083f2:	2b00      	cmp	r3, #0
 80083f4:	d1f0      	bne.n	80083d8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	681b      	ldr	r3, [r3, #0]
 80083fa:	f003 0304 	and.w	r3, r3, #4
 80083fe:	2b00      	cmp	r3, #0
 8008400:	f000 80a8 	beq.w	8008554 <HAL_RCC_OscConfig+0x438>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008404:	2300      	movs	r3, #0
 8008406:	75fb      	strb	r3, [r7, #23]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00c      	beq.n	800842a <HAL_RCC_OscConfig+0x30e>
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	689b      	ldr	r3, [r3, #8]
 8008414:	2b01      	cmp	r3, #1
 8008416:	d008      	beq.n	800842a <HAL_RCC_OscConfig+0x30e>
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	689b      	ldr	r3, [r3, #8]
 800841c:	2b05      	cmp	r3, #5
 800841e:	d004      	beq.n	800842a <HAL_RCC_OscConfig+0x30e>
 8008420:	f44f 71c6 	mov.w	r1, #396	; 0x18c
 8008424:	4889      	ldr	r0, [pc, #548]	; (800864c <HAL_RCC_OscConfig+0x530>)
 8008426:	f7fb f93e 	bl	80036a6 <assert_failed>

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800842a:	4b87      	ldr	r3, [pc, #540]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 800842c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800842e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008432:	2b00      	cmp	r3, #0
 8008434:	d10f      	bne.n	8008456 <HAL_RCC_OscConfig+0x33a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008436:	2300      	movs	r3, #0
 8008438:	60bb      	str	r3, [r7, #8]
 800843a:	4b83      	ldr	r3, [pc, #524]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 800843c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800843e:	4a82      	ldr	r2, [pc, #520]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 8008440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008444:	6413      	str	r3, [r2, #64]	; 0x40
 8008446:	4b80      	ldr	r3, [pc, #512]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 8008448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800844a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800844e:	60bb      	str	r3, [r7, #8]
 8008450:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008452:	2301      	movs	r3, #1
 8008454:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008456:	4b7e      	ldr	r3, [pc, #504]	; (8008650 <HAL_RCC_OscConfig+0x534>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800845e:	2b00      	cmp	r3, #0
 8008460:	d118      	bne.n	8008494 <HAL_RCC_OscConfig+0x378>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008462:	4b7b      	ldr	r3, [pc, #492]	; (8008650 <HAL_RCC_OscConfig+0x534>)
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	4a7a      	ldr	r2, [pc, #488]	; (8008650 <HAL_RCC_OscConfig+0x534>)
 8008468:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800846c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800846e:	f7fc fa73 	bl	8004958 <HAL_GetTick>
 8008472:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008474:	e008      	b.n	8008488 <HAL_RCC_OscConfig+0x36c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008476:	f7fc fa6f 	bl	8004958 <HAL_GetTick>
 800847a:	4602      	mov	r2, r0
 800847c:	693b      	ldr	r3, [r7, #16]
 800847e:	1ad3      	subs	r3, r2, r3
 8008480:	2b02      	cmp	r3, #2
 8008482:	d901      	bls.n	8008488 <HAL_RCC_OscConfig+0x36c>
        {
          return HAL_TIMEOUT;
 8008484:	2303      	movs	r3, #3
 8008486:	e160      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008488:	4b71      	ldr	r3, [pc, #452]	; (8008650 <HAL_RCC_OscConfig+0x534>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008490:	2b00      	cmp	r3, #0
 8008492:	d0f0      	beq.n	8008476 <HAL_RCC_OscConfig+0x35a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	2b01      	cmp	r3, #1
 800849a:	d106      	bne.n	80084aa <HAL_RCC_OscConfig+0x38e>
 800849c:	4b6a      	ldr	r3, [pc, #424]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 800849e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084a0:	4a69      	ldr	r2, [pc, #420]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80084a2:	f043 0301 	orr.w	r3, r3, #1
 80084a6:	6713      	str	r3, [r2, #112]	; 0x70
 80084a8:	e01c      	b.n	80084e4 <HAL_RCC_OscConfig+0x3c8>
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	689b      	ldr	r3, [r3, #8]
 80084ae:	2b05      	cmp	r3, #5
 80084b0:	d10c      	bne.n	80084cc <HAL_RCC_OscConfig+0x3b0>
 80084b2:	4b65      	ldr	r3, [pc, #404]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80084b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084b6:	4a64      	ldr	r2, [pc, #400]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80084b8:	f043 0304 	orr.w	r3, r3, #4
 80084bc:	6713      	str	r3, [r2, #112]	; 0x70
 80084be:	4b62      	ldr	r3, [pc, #392]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80084c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084c2:	4a61      	ldr	r2, [pc, #388]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80084c4:	f043 0301 	orr.w	r3, r3, #1
 80084c8:	6713      	str	r3, [r2, #112]	; 0x70
 80084ca:	e00b      	b.n	80084e4 <HAL_RCC_OscConfig+0x3c8>
 80084cc:	4b5e      	ldr	r3, [pc, #376]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80084ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084d0:	4a5d      	ldr	r2, [pc, #372]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80084d2:	f023 0301 	bic.w	r3, r3, #1
 80084d6:	6713      	str	r3, [r2, #112]	; 0x70
 80084d8:	4b5b      	ldr	r3, [pc, #364]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80084da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084dc:	4a5a      	ldr	r2, [pc, #360]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 80084de:	f023 0304 	bic.w	r3, r3, #4
 80084e2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	689b      	ldr	r3, [r3, #8]
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d015      	beq.n	8008518 <HAL_RCC_OscConfig+0x3fc>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80084ec:	f7fc fa34 	bl	8004958 <HAL_GetTick>
 80084f0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80084f2:	e00a      	b.n	800850a <HAL_RCC_OscConfig+0x3ee>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80084f4:	f7fc fa30 	bl	8004958 <HAL_GetTick>
 80084f8:	4602      	mov	r2, r0
 80084fa:	693b      	ldr	r3, [r7, #16]
 80084fc:	1ad3      	subs	r3, r2, r3
 80084fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8008502:	4293      	cmp	r3, r2
 8008504:	d901      	bls.n	800850a <HAL_RCC_OscConfig+0x3ee>
        {
          return HAL_TIMEOUT;
 8008506:	2303      	movs	r3, #3
 8008508:	e11f      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800850a:	4b4f      	ldr	r3, [pc, #316]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 800850c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800850e:	f003 0302 	and.w	r3, r3, #2
 8008512:	2b00      	cmp	r3, #0
 8008514:	d0ee      	beq.n	80084f4 <HAL_RCC_OscConfig+0x3d8>
 8008516:	e014      	b.n	8008542 <HAL_RCC_OscConfig+0x426>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008518:	f7fc fa1e 	bl	8004958 <HAL_GetTick>
 800851c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800851e:	e00a      	b.n	8008536 <HAL_RCC_OscConfig+0x41a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008520:	f7fc fa1a 	bl	8004958 <HAL_GetTick>
 8008524:	4602      	mov	r2, r0
 8008526:	693b      	ldr	r3, [r7, #16]
 8008528:	1ad3      	subs	r3, r2, r3
 800852a:	f241 3288 	movw	r2, #5000	; 0x1388
 800852e:	4293      	cmp	r3, r2
 8008530:	d901      	bls.n	8008536 <HAL_RCC_OscConfig+0x41a>
        {
          return HAL_TIMEOUT;
 8008532:	2303      	movs	r3, #3
 8008534:	e109      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008536:	4b44      	ldr	r3, [pc, #272]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 8008538:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800853a:	f003 0302 	and.w	r3, r3, #2
 800853e:	2b00      	cmp	r3, #0
 8008540:	d1ee      	bne.n	8008520 <HAL_RCC_OscConfig+0x404>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008542:	7dfb      	ldrb	r3, [r7, #23]
 8008544:	2b01      	cmp	r3, #1
 8008546:	d105      	bne.n	8008554 <HAL_RCC_OscConfig+0x438>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008548:	4b3f      	ldr	r3, [pc, #252]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 800854a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800854c:	4a3e      	ldr	r2, [pc, #248]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 800854e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008552:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	699b      	ldr	r3, [r3, #24]
 8008558:	2b00      	cmp	r3, #0
 800855a:	d00c      	beq.n	8008576 <HAL_RCC_OscConfig+0x45a>
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	699b      	ldr	r3, [r3, #24]
 8008560:	2b01      	cmp	r3, #1
 8008562:	d008      	beq.n	8008576 <HAL_RCC_OscConfig+0x45a>
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	699b      	ldr	r3, [r3, #24]
 8008568:	2b02      	cmp	r3, #2
 800856a:	d004      	beq.n	8008576 <HAL_RCC_OscConfig+0x45a>
 800856c:	f240 11cf 	movw	r1, #463	; 0x1cf
 8008570:	4836      	ldr	r0, [pc, #216]	; (800864c <HAL_RCC_OscConfig+0x530>)
 8008572:	f7fb f898 	bl	80036a6 <assert_failed>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	699b      	ldr	r3, [r3, #24]
 800857a:	2b00      	cmp	r3, #0
 800857c:	f000 80e4 	beq.w	8008748 <HAL_RCC_OscConfig+0x62c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008580:	4b31      	ldr	r3, [pc, #196]	; (8008648 <HAL_RCC_OscConfig+0x52c>)
 8008582:	689b      	ldr	r3, [r3, #8]
 8008584:	f003 030c 	and.w	r3, r3, #12
 8008588:	2b08      	cmp	r3, #8
 800858a:	f000 80ae 	beq.w	80086ea <HAL_RCC_OscConfig+0x5ce>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	699b      	ldr	r3, [r3, #24]
 8008592:	2b02      	cmp	r3, #2
 8008594:	f040 8092 	bne.w	80086bc <HAL_RCC_OscConfig+0x5a0>
      {
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	69db      	ldr	r3, [r3, #28]
 800859c:	2b00      	cmp	r3, #0
 800859e:	d009      	beq.n	80085b4 <HAL_RCC_OscConfig+0x498>
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	69db      	ldr	r3, [r3, #28]
 80085a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80085a8:	d004      	beq.n	80085b4 <HAL_RCC_OscConfig+0x498>
 80085aa:	f44f 71ec 	mov.w	r1, #472	; 0x1d8
 80085ae:	4827      	ldr	r0, [pc, #156]	; (800864c <HAL_RCC_OscConfig+0x530>)
 80085b0:	f7fb f879 	bl	80036a6 <assert_failed>
        assert_param(IS_RCC_PLLM_VALUE(RCC_OscInitStruct->PLL.PLLM));
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	6a1b      	ldr	r3, [r3, #32]
 80085b8:	2b3f      	cmp	r3, #63	; 0x3f
 80085ba:	d904      	bls.n	80085c6 <HAL_RCC_OscConfig+0x4aa>
 80085bc:	f240 11d9 	movw	r1, #473	; 0x1d9
 80085c0:	4822      	ldr	r0, [pc, #136]	; (800864c <HAL_RCC_OscConfig+0x530>)
 80085c2:	f7fb f870 	bl	80036a6 <assert_failed>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ca:	2b31      	cmp	r3, #49	; 0x31
 80085cc:	d904      	bls.n	80085d8 <HAL_RCC_OscConfig+0x4bc>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085d2:	f5b3 7fd8 	cmp.w	r3, #432	; 0x1b0
 80085d6:	d904      	bls.n	80085e2 <HAL_RCC_OscConfig+0x4c6>
 80085d8:	f44f 71ed 	mov.w	r1, #474	; 0x1da
 80085dc:	481b      	ldr	r0, [pc, #108]	; (800864c <HAL_RCC_OscConfig+0x530>)
 80085de:	f7fb f862 	bl	80036a6 <assert_failed>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085e6:	2b02      	cmp	r3, #2
 80085e8:	d010      	beq.n	800860c <HAL_RCC_OscConfig+0x4f0>
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ee:	2b04      	cmp	r3, #4
 80085f0:	d00c      	beq.n	800860c <HAL_RCC_OscConfig+0x4f0>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f6:	2b06      	cmp	r3, #6
 80085f8:	d008      	beq.n	800860c <HAL_RCC_OscConfig+0x4f0>
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085fe:	2b08      	cmp	r3, #8
 8008600:	d004      	beq.n	800860c <HAL_RCC_OscConfig+0x4f0>
 8008602:	f240 11db 	movw	r1, #475	; 0x1db
 8008606:	4811      	ldr	r0, [pc, #68]	; (800864c <HAL_RCC_OscConfig+0x530>)
 8008608:	f7fb f84d 	bl	80036a6 <assert_failed>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008610:	2b01      	cmp	r3, #1
 8008612:	d903      	bls.n	800861c <HAL_RCC_OscConfig+0x500>
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008618:	2b0f      	cmp	r3, #15
 800861a:	d904      	bls.n	8008626 <HAL_RCC_OscConfig+0x50a>
 800861c:	f44f 71ee 	mov.w	r1, #476	; 0x1dc
 8008620:	480a      	ldr	r0, [pc, #40]	; (800864c <HAL_RCC_OscConfig+0x530>)
 8008622:	f7fb f840 	bl	80036a6 <assert_failed>

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008626:	4b0b      	ldr	r3, [pc, #44]	; (8008654 <HAL_RCC_OscConfig+0x538>)
 8008628:	2200      	movs	r2, #0
 800862a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800862c:	f7fc f994 	bl	8004958 <HAL_GetTick>
 8008630:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008632:	e011      	b.n	8008658 <HAL_RCC_OscConfig+0x53c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008634:	f7fc f990 	bl	8004958 <HAL_GetTick>
 8008638:	4602      	mov	r2, r0
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	1ad3      	subs	r3, r2, r3
 800863e:	2b02      	cmp	r3, #2
 8008640:	d90a      	bls.n	8008658 <HAL_RCC_OscConfig+0x53c>
          {
            return HAL_TIMEOUT;
 8008642:	2303      	movs	r3, #3
 8008644:	e081      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
 8008646:	bf00      	nop
 8008648:	40023800 	.word	0x40023800
 800864c:	0800e74c 	.word	0x0800e74c
 8008650:	40007000 	.word	0x40007000
 8008654:	42470060 	.word	0x42470060
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008658:	4b3e      	ldr	r3, [pc, #248]	; (8008754 <HAL_RCC_OscConfig+0x638>)
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008660:	2b00      	cmp	r3, #0
 8008662:	d1e7      	bne.n	8008634 <HAL_RCC_OscConfig+0x518>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	69da      	ldr	r2, [r3, #28]
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6a1b      	ldr	r3, [r3, #32]
 800866c:	431a      	orrs	r2, r3
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008672:	019b      	lsls	r3, r3, #6
 8008674:	431a      	orrs	r2, r3
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800867a:	085b      	lsrs	r3, r3, #1
 800867c:	3b01      	subs	r3, #1
 800867e:	041b      	lsls	r3, r3, #16
 8008680:	431a      	orrs	r2, r3
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008686:	061b      	lsls	r3, r3, #24
 8008688:	4932      	ldr	r1, [pc, #200]	; (8008754 <HAL_RCC_OscConfig+0x638>)
 800868a:	4313      	orrs	r3, r2
 800868c:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800868e:	4b32      	ldr	r3, [pc, #200]	; (8008758 <HAL_RCC_OscConfig+0x63c>)
 8008690:	2201      	movs	r2, #1
 8008692:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008694:	f7fc f960 	bl	8004958 <HAL_GetTick>
 8008698:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800869a:	e008      	b.n	80086ae <HAL_RCC_OscConfig+0x592>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800869c:	f7fc f95c 	bl	8004958 <HAL_GetTick>
 80086a0:	4602      	mov	r2, r0
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	1ad3      	subs	r3, r2, r3
 80086a6:	2b02      	cmp	r3, #2
 80086a8:	d901      	bls.n	80086ae <HAL_RCC_OscConfig+0x592>
          {
            return HAL_TIMEOUT;
 80086aa:	2303      	movs	r3, #3
 80086ac:	e04d      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80086ae:	4b29      	ldr	r3, [pc, #164]	; (8008754 <HAL_RCC_OscConfig+0x638>)
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	d0f0      	beq.n	800869c <HAL_RCC_OscConfig+0x580>
 80086ba:	e045      	b.n	8008748 <HAL_RCC_OscConfig+0x62c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80086bc:	4b26      	ldr	r3, [pc, #152]	; (8008758 <HAL_RCC_OscConfig+0x63c>)
 80086be:	2200      	movs	r2, #0
 80086c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80086c2:	f7fc f949 	bl	8004958 <HAL_GetTick>
 80086c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086c8:	e008      	b.n	80086dc <HAL_RCC_OscConfig+0x5c0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80086ca:	f7fc f945 	bl	8004958 <HAL_GetTick>
 80086ce:	4602      	mov	r2, r0
 80086d0:	693b      	ldr	r3, [r7, #16]
 80086d2:	1ad3      	subs	r3, r2, r3
 80086d4:	2b02      	cmp	r3, #2
 80086d6:	d901      	bls.n	80086dc <HAL_RCC_OscConfig+0x5c0>
          {
            return HAL_TIMEOUT;
 80086d8:	2303      	movs	r3, #3
 80086da:	e036      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80086dc:	4b1d      	ldr	r3, [pc, #116]	; (8008754 <HAL_RCC_OscConfig+0x638>)
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	d1f0      	bne.n	80086ca <HAL_RCC_OscConfig+0x5ae>
 80086e8:	e02e      	b.n	8008748 <HAL_RCC_OscConfig+0x62c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	699b      	ldr	r3, [r3, #24]
 80086ee:	2b01      	cmp	r3, #1
 80086f0:	d101      	bne.n	80086f6 <HAL_RCC_OscConfig+0x5da>
      {
        return HAL_ERROR;
 80086f2:	2301      	movs	r3, #1
 80086f4:	e029      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80086f6:	4b17      	ldr	r3, [pc, #92]	; (8008754 <HAL_RCC_OscConfig+0x638>)
 80086f8:	685b      	ldr	r3, [r3, #4]
 80086fa:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	69db      	ldr	r3, [r3, #28]
 8008706:	429a      	cmp	r2, r3
 8008708:	d11c      	bne.n	8008744 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008714:	429a      	cmp	r2, r3
 8008716:	d115      	bne.n	8008744 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008718:	68fa      	ldr	r2, [r7, #12]
 800871a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800871e:	4013      	ands	r3, r2
 8008720:	687a      	ldr	r2, [r7, #4]
 8008722:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8008724:	4293      	cmp	r3, r2
 8008726:	d10d      	bne.n	8008744 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8008732:	429a      	cmp	r2, r3
 8008734:	d106      	bne.n	8008744 <HAL_RCC_OscConfig+0x628>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8008740:	429a      	cmp	r2, r3
 8008742:	d001      	beq.n	8008748 <HAL_RCC_OscConfig+0x62c>
        {
          return HAL_ERROR;
 8008744:	2301      	movs	r3, #1
 8008746:	e000      	b.n	800874a <HAL_RCC_OscConfig+0x62e>
        }
      }
    }
  }
  return HAL_OK;
 8008748:	2300      	movs	r3, #0
}
 800874a:	4618      	mov	r0, r3
 800874c:	3718      	adds	r7, #24
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}
 8008752:	bf00      	nop
 8008754:	40023800 	.word	0x40023800
 8008758:	42470060 	.word	0x42470060

0800875c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800875c:	b580      	push	{r7, lr}
 800875e:	b084      	sub	sp, #16
 8008760:	af00      	add	r7, sp, #0
 8008762:	6078      	str	r0, [r7, #4]
 8008764:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	2b00      	cmp	r3, #0
 800876a:	d101      	bne.n	8008770 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800876c:	2301      	movs	r3, #1
 800876e:	e18c      	b.n	8008a8a <HAL_RCC_ClockConfig+0x32e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_CLOCKTYPE(RCC_ClkInitStruct->ClockType));
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2b00      	cmp	r3, #0
 8008776:	d003      	beq.n	8008780 <HAL_RCC_ClockConfig+0x24>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	681b      	ldr	r3, [r3, #0]
 800877c:	2b0f      	cmp	r3, #15
 800877e:	d904      	bls.n	800878a <HAL_RCC_ClockConfig+0x2e>
 8008780:	f240 2151 	movw	r1, #593	; 0x251
 8008784:	4887      	ldr	r0, [pc, #540]	; (80089a4 <HAL_RCC_ClockConfig+0x248>)
 8008786:	f7fa ff8e 	bl	80036a6 <assert_failed>
  assert_param(IS_FLASH_LATENCY(FLatency));
 800878a:	683b      	ldr	r3, [r7, #0]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d031      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 8008790:	683b      	ldr	r3, [r7, #0]
 8008792:	2b01      	cmp	r3, #1
 8008794:	d02e      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	2b02      	cmp	r3, #2
 800879a:	d02b      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	2b03      	cmp	r3, #3
 80087a0:	d028      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	2b04      	cmp	r3, #4
 80087a6:	d025      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087a8:	683b      	ldr	r3, [r7, #0]
 80087aa:	2b05      	cmp	r3, #5
 80087ac:	d022      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	2b06      	cmp	r3, #6
 80087b2:	d01f      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087b4:	683b      	ldr	r3, [r7, #0]
 80087b6:	2b07      	cmp	r3, #7
 80087b8:	d01c      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087ba:	683b      	ldr	r3, [r7, #0]
 80087bc:	2b08      	cmp	r3, #8
 80087be:	d019      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087c0:	683b      	ldr	r3, [r7, #0]
 80087c2:	2b09      	cmp	r3, #9
 80087c4:	d016      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087c6:	683b      	ldr	r3, [r7, #0]
 80087c8:	2b0a      	cmp	r3, #10
 80087ca:	d013      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087cc:	683b      	ldr	r3, [r7, #0]
 80087ce:	2b0b      	cmp	r3, #11
 80087d0:	d010      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	2b0c      	cmp	r3, #12
 80087d6:	d00d      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087d8:	683b      	ldr	r3, [r7, #0]
 80087da:	2b0d      	cmp	r3, #13
 80087dc:	d00a      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087de:	683b      	ldr	r3, [r7, #0]
 80087e0:	2b0e      	cmp	r3, #14
 80087e2:	d007      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	2b0f      	cmp	r3, #15
 80087e8:	d004      	beq.n	80087f4 <HAL_RCC_ClockConfig+0x98>
 80087ea:	f240 2152 	movw	r1, #594	; 0x252
 80087ee:	486d      	ldr	r0, [pc, #436]	; (80089a4 <HAL_RCC_ClockConfig+0x248>)
 80087f0:	f7fa ff59 	bl	80036a6 <assert_failed>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80087f4:	4b6c      	ldr	r3, [pc, #432]	; (80089a8 <HAL_RCC_ClockConfig+0x24c>)
 80087f6:	681b      	ldr	r3, [r3, #0]
 80087f8:	f003 030f 	and.w	r3, r3, #15
 80087fc:	683a      	ldr	r2, [r7, #0]
 80087fe:	429a      	cmp	r2, r3
 8008800:	d90c      	bls.n	800881c <HAL_RCC_ClockConfig+0xc0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008802:	4b69      	ldr	r3, [pc, #420]	; (80089a8 <HAL_RCC_ClockConfig+0x24c>)
 8008804:	683a      	ldr	r2, [r7, #0]
 8008806:	b2d2      	uxtb	r2, r2
 8008808:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800880a:	4b67      	ldr	r3, [pc, #412]	; (80089a8 <HAL_RCC_ClockConfig+0x24c>)
 800880c:	681b      	ldr	r3, [r3, #0]
 800880e:	f003 030f 	and.w	r3, r3, #15
 8008812:	683a      	ldr	r2, [r7, #0]
 8008814:	429a      	cmp	r2, r3
 8008816:	d001      	beq.n	800881c <HAL_RCC_ClockConfig+0xc0>
    {
      return HAL_ERROR;
 8008818:	2301      	movs	r3, #1
 800881a:	e136      	b.n	8008a8a <HAL_RCC_ClockConfig+0x32e>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	f003 0302 	and.w	r3, r3, #2
 8008824:	2b00      	cmp	r3, #0
 8008826:	d049      	beq.n	80088bc <HAL_RCC_ClockConfig+0x160>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f003 0304 	and.w	r3, r3, #4
 8008830:	2b00      	cmp	r3, #0
 8008832:	d005      	beq.n	8008840 <HAL_RCC_ClockConfig+0xe4>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008834:	4b5d      	ldr	r3, [pc, #372]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	4a5c      	ldr	r2, [pc, #368]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 800883a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800883e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	f003 0308 	and.w	r3, r3, #8
 8008848:	2b00      	cmp	r3, #0
 800884a:	d005      	beq.n	8008858 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800884c:	4b57      	ldr	r3, [pc, #348]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 800884e:	689b      	ldr	r3, [r3, #8]
 8008850:	4a56      	ldr	r2, [pc, #344]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 8008852:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008856:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	689b      	ldr	r3, [r3, #8]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d024      	beq.n	80088aa <HAL_RCC_ClockConfig+0x14e>
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	2b80      	cmp	r3, #128	; 0x80
 8008866:	d020      	beq.n	80088aa <HAL_RCC_ClockConfig+0x14e>
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	689b      	ldr	r3, [r3, #8]
 800886c:	2b90      	cmp	r3, #144	; 0x90
 800886e:	d01c      	beq.n	80088aa <HAL_RCC_ClockConfig+0x14e>
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	689b      	ldr	r3, [r3, #8]
 8008874:	2ba0      	cmp	r3, #160	; 0xa0
 8008876:	d018      	beq.n	80088aa <HAL_RCC_ClockConfig+0x14e>
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	2bb0      	cmp	r3, #176	; 0xb0
 800887e:	d014      	beq.n	80088aa <HAL_RCC_ClockConfig+0x14e>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	2bc0      	cmp	r3, #192	; 0xc0
 8008886:	d010      	beq.n	80088aa <HAL_RCC_ClockConfig+0x14e>
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	689b      	ldr	r3, [r3, #8]
 800888c:	2bd0      	cmp	r3, #208	; 0xd0
 800888e:	d00c      	beq.n	80088aa <HAL_RCC_ClockConfig+0x14e>
 8008890:	687b      	ldr	r3, [r7, #4]
 8008892:	689b      	ldr	r3, [r3, #8]
 8008894:	2be0      	cmp	r3, #224	; 0xe0
 8008896:	d008      	beq.n	80088aa <HAL_RCC_ClockConfig+0x14e>
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	689b      	ldr	r3, [r3, #8]
 800889c:	2bf0      	cmp	r3, #240	; 0xf0
 800889e:	d004      	beq.n	80088aa <HAL_RCC_ClockConfig+0x14e>
 80088a0:	f240 2175 	movw	r1, #629	; 0x275
 80088a4:	483f      	ldr	r0, [pc, #252]	; (80089a4 <HAL_RCC_ClockConfig+0x248>)
 80088a6:	f7fa fefe 	bl	80036a6 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80088aa:	4b40      	ldr	r3, [pc, #256]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 80088ac:	689b      	ldr	r3, [r3, #8]
 80088ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	689b      	ldr	r3, [r3, #8]
 80088b6:	493d      	ldr	r1, [pc, #244]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 80088b8:	4313      	orrs	r3, r2
 80088ba:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	f003 0301 	and.w	r3, r3, #1
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d059      	beq.n	800897c <HAL_RCC_ClockConfig+0x220>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d010      	beq.n	80088f2 <HAL_RCC_ClockConfig+0x196>
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	685b      	ldr	r3, [r3, #4]
 80088d4:	2b01      	cmp	r3, #1
 80088d6:	d00c      	beq.n	80088f2 <HAL_RCC_ClockConfig+0x196>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	2b02      	cmp	r3, #2
 80088de:	d008      	beq.n	80088f2 <HAL_RCC_ClockConfig+0x196>
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	2b03      	cmp	r3, #3
 80088e6:	d004      	beq.n	80088f2 <HAL_RCC_ClockConfig+0x196>
 80088e8:	f44f 711f 	mov.w	r1, #636	; 0x27c
 80088ec:	482d      	ldr	r0, [pc, #180]	; (80089a4 <HAL_RCC_ClockConfig+0x248>)
 80088ee:	f7fa feda 	bl	80036a6 <assert_failed>

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	685b      	ldr	r3, [r3, #4]
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d107      	bne.n	800890a <HAL_RCC_ClockConfig+0x1ae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80088fa:	4b2c      	ldr	r3, [pc, #176]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008902:	2b00      	cmp	r3, #0
 8008904:	d119      	bne.n	800893a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8008906:	2301      	movs	r3, #1
 8008908:	e0bf      	b.n	8008a8a <HAL_RCC_ClockConfig+0x32e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	685b      	ldr	r3, [r3, #4]
 800890e:	2b02      	cmp	r3, #2
 8008910:	d003      	beq.n	800891a <HAL_RCC_ClockConfig+0x1be>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008916:	2b03      	cmp	r3, #3
 8008918:	d107      	bne.n	800892a <HAL_RCC_ClockConfig+0x1ce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800891a:	4b24      	ldr	r3, [pc, #144]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008922:	2b00      	cmp	r3, #0
 8008924:	d109      	bne.n	800893a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	e0af      	b.n	8008a8a <HAL_RCC_ClockConfig+0x32e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800892a:	4b20      	ldr	r3, [pc, #128]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	f003 0302 	and.w	r3, r3, #2
 8008932:	2b00      	cmp	r3, #0
 8008934:	d101      	bne.n	800893a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_ERROR;
 8008936:	2301      	movs	r3, #1
 8008938:	e0a7      	b.n	8008a8a <HAL_RCC_ClockConfig+0x32e>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800893a:	4b1c      	ldr	r3, [pc, #112]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 800893c:	689b      	ldr	r3, [r3, #8]
 800893e:	f023 0203 	bic.w	r2, r3, #3
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	685b      	ldr	r3, [r3, #4]
 8008946:	4919      	ldr	r1, [pc, #100]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 8008948:	4313      	orrs	r3, r2
 800894a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800894c:	f7fc f804 	bl	8004958 <HAL_GetTick>
 8008950:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008952:	e00a      	b.n	800896a <HAL_RCC_ClockConfig+0x20e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008954:	f7fc f800 	bl	8004958 <HAL_GetTick>
 8008958:	4602      	mov	r2, r0
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	1ad3      	subs	r3, r2, r3
 800895e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008962:	4293      	cmp	r3, r2
 8008964:	d901      	bls.n	800896a <HAL_RCC_ClockConfig+0x20e>
      {
        return HAL_TIMEOUT;
 8008966:	2303      	movs	r3, #3
 8008968:	e08f      	b.n	8008a8a <HAL_RCC_ClockConfig+0x32e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800896a:	4b10      	ldr	r3, [pc, #64]	; (80089ac <HAL_RCC_ClockConfig+0x250>)
 800896c:	689b      	ldr	r3, [r3, #8]
 800896e:	f003 020c 	and.w	r2, r3, #12
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	685b      	ldr	r3, [r3, #4]
 8008976:	009b      	lsls	r3, r3, #2
 8008978:	429a      	cmp	r2, r3
 800897a:	d1eb      	bne.n	8008954 <HAL_RCC_ClockConfig+0x1f8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800897c:	4b0a      	ldr	r3, [pc, #40]	; (80089a8 <HAL_RCC_ClockConfig+0x24c>)
 800897e:	681b      	ldr	r3, [r3, #0]
 8008980:	f003 030f 	and.w	r3, r3, #15
 8008984:	683a      	ldr	r2, [r7, #0]
 8008986:	429a      	cmp	r2, r3
 8008988:	d212      	bcs.n	80089b0 <HAL_RCC_ClockConfig+0x254>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800898a:	4b07      	ldr	r3, [pc, #28]	; (80089a8 <HAL_RCC_ClockConfig+0x24c>)
 800898c:	683a      	ldr	r2, [r7, #0]
 800898e:	b2d2      	uxtb	r2, r2
 8008990:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008992:	4b05      	ldr	r3, [pc, #20]	; (80089a8 <HAL_RCC_ClockConfig+0x24c>)
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f003 030f 	and.w	r3, r3, #15
 800899a:	683a      	ldr	r2, [r7, #0]
 800899c:	429a      	cmp	r2, r3
 800899e:	d007      	beq.n	80089b0 <HAL_RCC_ClockConfig+0x254>
    {
      return HAL_ERROR;
 80089a0:	2301      	movs	r3, #1
 80089a2:	e072      	b.n	8008a8a <HAL_RCC_ClockConfig+0x32e>
 80089a4:	0800e74c 	.word	0x0800e74c
 80089a8:	40023c00 	.word	0x40023c00
 80089ac:	40023800 	.word	0x40023800
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	f003 0304 	and.w	r3, r3, #4
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d025      	beq.n	8008a08 <HAL_RCC_ClockConfig+0x2ac>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	68db      	ldr	r3, [r3, #12]
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	d018      	beq.n	80089f6 <HAL_RCC_ClockConfig+0x29a>
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	68db      	ldr	r3, [r3, #12]
 80089c8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80089cc:	d013      	beq.n	80089f6 <HAL_RCC_ClockConfig+0x29a>
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	68db      	ldr	r3, [r3, #12]
 80089d2:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 80089d6:	d00e      	beq.n	80089f6 <HAL_RCC_ClockConfig+0x29a>
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	68db      	ldr	r3, [r3, #12]
 80089dc:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 80089e0:	d009      	beq.n	80089f6 <HAL_RCC_ClockConfig+0x29a>
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	68db      	ldr	r3, [r3, #12]
 80089e6:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 80089ea:	d004      	beq.n	80089f6 <HAL_RCC_ClockConfig+0x29a>
 80089ec:	f240 21ba 	movw	r1, #698	; 0x2ba
 80089f0:	4828      	ldr	r0, [pc, #160]	; (8008a94 <HAL_RCC_ClockConfig+0x338>)
 80089f2:	f7fa fe58 	bl	80036a6 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80089f6:	4b28      	ldr	r3, [pc, #160]	; (8008a98 <HAL_RCC_ClockConfig+0x33c>)
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	68db      	ldr	r3, [r3, #12]
 8008a02:	4925      	ldr	r1, [pc, #148]	; (8008a98 <HAL_RCC_ClockConfig+0x33c>)
 8008a04:	4313      	orrs	r3, r2
 8008a06:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f003 0308 	and.w	r3, r3, #8
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	d026      	beq.n	8008a62 <HAL_RCC_ClockConfig+0x306>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	691b      	ldr	r3, [r3, #16]
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d018      	beq.n	8008a4e <HAL_RCC_ClockConfig+0x2f2>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	691b      	ldr	r3, [r3, #16]
 8008a20:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008a24:	d013      	beq.n	8008a4e <HAL_RCC_ClockConfig+0x2f2>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	691b      	ldr	r3, [r3, #16]
 8008a2a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8008a2e:	d00e      	beq.n	8008a4e <HAL_RCC_ClockConfig+0x2f2>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	691b      	ldr	r3, [r3, #16]
 8008a34:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8008a38:	d009      	beq.n	8008a4e <HAL_RCC_ClockConfig+0x2f2>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	f5b3 5fe0 	cmp.w	r3, #7168	; 0x1c00
 8008a42:	d004      	beq.n	8008a4e <HAL_RCC_ClockConfig+0x2f2>
 8008a44:	f240 21c1 	movw	r1, #705	; 0x2c1
 8008a48:	4812      	ldr	r0, [pc, #72]	; (8008a94 <HAL_RCC_ClockConfig+0x338>)
 8008a4a:	f7fa fe2c 	bl	80036a6 <assert_failed>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008a4e:	4b12      	ldr	r3, [pc, #72]	; (8008a98 <HAL_RCC_ClockConfig+0x33c>)
 8008a50:	689b      	ldr	r3, [r3, #8]
 8008a52:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008a56:	687b      	ldr	r3, [r7, #4]
 8008a58:	691b      	ldr	r3, [r3, #16]
 8008a5a:	00db      	lsls	r3, r3, #3
 8008a5c:	490e      	ldr	r1, [pc, #56]	; (8008a98 <HAL_RCC_ClockConfig+0x33c>)
 8008a5e:	4313      	orrs	r3, r2
 8008a60:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008a62:	f000 f821 	bl	8008aa8 <HAL_RCC_GetSysClockFreq>
 8008a66:	4602      	mov	r2, r0
 8008a68:	4b0b      	ldr	r3, [pc, #44]	; (8008a98 <HAL_RCC_ClockConfig+0x33c>)
 8008a6a:	689b      	ldr	r3, [r3, #8]
 8008a6c:	091b      	lsrs	r3, r3, #4
 8008a6e:	f003 030f 	and.w	r3, r3, #15
 8008a72:	490a      	ldr	r1, [pc, #40]	; (8008a9c <HAL_RCC_ClockConfig+0x340>)
 8008a74:	5ccb      	ldrb	r3, [r1, r3]
 8008a76:	fa22 f303 	lsr.w	r3, r2, r3
 8008a7a:	4a09      	ldr	r2, [pc, #36]	; (8008aa0 <HAL_RCC_ClockConfig+0x344>)
 8008a7c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008a7e:	4b09      	ldr	r3, [pc, #36]	; (8008aa4 <HAL_RCC_ClockConfig+0x348>)
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	4618      	mov	r0, r3
 8008a84:	f7fb ff24 	bl	80048d0 <HAL_InitTick>

  return HAL_OK;
 8008a88:	2300      	movs	r3, #0
}
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	3710      	adds	r7, #16
 8008a8e:	46bd      	mov	sp, r7
 8008a90:	bd80      	pop	{r7, pc}
 8008a92:	bf00      	nop
 8008a94:	0800e74c 	.word	0x0800e74c
 8008a98:	40023800 	.word	0x40023800
 8008a9c:	0800e89c 	.word	0x0800e89c
 8008aa0:	20000200 	.word	0x20000200
 8008aa4:	20000204 	.word	0x20000204

08008aa8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008aa8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8008aac:	b084      	sub	sp, #16
 8008aae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008ab0:	2300      	movs	r3, #0
 8008ab2:	607b      	str	r3, [r7, #4]
 8008ab4:	2300      	movs	r3, #0
 8008ab6:	60fb      	str	r3, [r7, #12]
 8008ab8:	2300      	movs	r3, #0
 8008aba:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008abc:	2300      	movs	r3, #0
 8008abe:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008ac0:	4b67      	ldr	r3, [pc, #412]	; (8008c60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008ac2:	689b      	ldr	r3, [r3, #8]
 8008ac4:	f003 030c 	and.w	r3, r3, #12
 8008ac8:	2b08      	cmp	r3, #8
 8008aca:	d00d      	beq.n	8008ae8 <HAL_RCC_GetSysClockFreq+0x40>
 8008acc:	2b08      	cmp	r3, #8
 8008ace:	f200 80bd 	bhi.w	8008c4c <HAL_RCC_GetSysClockFreq+0x1a4>
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d002      	beq.n	8008adc <HAL_RCC_GetSysClockFreq+0x34>
 8008ad6:	2b04      	cmp	r3, #4
 8008ad8:	d003      	beq.n	8008ae2 <HAL_RCC_GetSysClockFreq+0x3a>
 8008ada:	e0b7      	b.n	8008c4c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008adc:	4b61      	ldr	r3, [pc, #388]	; (8008c64 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008ade:	60bb      	str	r3, [r7, #8]
       break;
 8008ae0:	e0b7      	b.n	8008c52 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008ae2:	4b60      	ldr	r3, [pc, #384]	; (8008c64 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008ae4:	60bb      	str	r3, [r7, #8]
      break;
 8008ae6:	e0b4      	b.n	8008c52 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008ae8:	4b5d      	ldr	r3, [pc, #372]	; (8008c60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008aea:	685b      	ldr	r3, [r3, #4]
 8008aec:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008af0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008af2:	4b5b      	ldr	r3, [pc, #364]	; (8008c60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008af4:	685b      	ldr	r3, [r3, #4]
 8008af6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d04d      	beq.n	8008b9a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008afe:	4b58      	ldr	r3, [pc, #352]	; (8008c60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008b00:	685b      	ldr	r3, [r3, #4]
 8008b02:	099b      	lsrs	r3, r3, #6
 8008b04:	461a      	mov	r2, r3
 8008b06:	f04f 0300 	mov.w	r3, #0
 8008b0a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008b0e:	f04f 0100 	mov.w	r1, #0
 8008b12:	ea02 0800 	and.w	r8, r2, r0
 8008b16:	ea03 0901 	and.w	r9, r3, r1
 8008b1a:	4640      	mov	r0, r8
 8008b1c:	4649      	mov	r1, r9
 8008b1e:	f04f 0200 	mov.w	r2, #0
 8008b22:	f04f 0300 	mov.w	r3, #0
 8008b26:	014b      	lsls	r3, r1, #5
 8008b28:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008b2c:	0142      	lsls	r2, r0, #5
 8008b2e:	4610      	mov	r0, r2
 8008b30:	4619      	mov	r1, r3
 8008b32:	ebb0 0008 	subs.w	r0, r0, r8
 8008b36:	eb61 0109 	sbc.w	r1, r1, r9
 8008b3a:	f04f 0200 	mov.w	r2, #0
 8008b3e:	f04f 0300 	mov.w	r3, #0
 8008b42:	018b      	lsls	r3, r1, #6
 8008b44:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008b48:	0182      	lsls	r2, r0, #6
 8008b4a:	1a12      	subs	r2, r2, r0
 8008b4c:	eb63 0301 	sbc.w	r3, r3, r1
 8008b50:	f04f 0000 	mov.w	r0, #0
 8008b54:	f04f 0100 	mov.w	r1, #0
 8008b58:	00d9      	lsls	r1, r3, #3
 8008b5a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008b5e:	00d0      	lsls	r0, r2, #3
 8008b60:	4602      	mov	r2, r0
 8008b62:	460b      	mov	r3, r1
 8008b64:	eb12 0208 	adds.w	r2, r2, r8
 8008b68:	eb43 0309 	adc.w	r3, r3, r9
 8008b6c:	f04f 0000 	mov.w	r0, #0
 8008b70:	f04f 0100 	mov.w	r1, #0
 8008b74:	0299      	lsls	r1, r3, #10
 8008b76:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008b7a:	0290      	lsls	r0, r2, #10
 8008b7c:	4602      	mov	r2, r0
 8008b7e:	460b      	mov	r3, r1
 8008b80:	4610      	mov	r0, r2
 8008b82:	4619      	mov	r1, r3
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	461a      	mov	r2, r3
 8008b88:	f04f 0300 	mov.w	r3, #0
 8008b8c:	f7f8 f834 	bl	8000bf8 <__aeabi_uldivmod>
 8008b90:	4602      	mov	r2, r0
 8008b92:	460b      	mov	r3, r1
 8008b94:	4613      	mov	r3, r2
 8008b96:	60fb      	str	r3, [r7, #12]
 8008b98:	e04a      	b.n	8008c30 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b9a:	4b31      	ldr	r3, [pc, #196]	; (8008c60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008b9c:	685b      	ldr	r3, [r3, #4]
 8008b9e:	099b      	lsrs	r3, r3, #6
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	f04f 0300 	mov.w	r3, #0
 8008ba6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008baa:	f04f 0100 	mov.w	r1, #0
 8008bae:	ea02 0400 	and.w	r4, r2, r0
 8008bb2:	ea03 0501 	and.w	r5, r3, r1
 8008bb6:	4620      	mov	r0, r4
 8008bb8:	4629      	mov	r1, r5
 8008bba:	f04f 0200 	mov.w	r2, #0
 8008bbe:	f04f 0300 	mov.w	r3, #0
 8008bc2:	014b      	lsls	r3, r1, #5
 8008bc4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008bc8:	0142      	lsls	r2, r0, #5
 8008bca:	4610      	mov	r0, r2
 8008bcc:	4619      	mov	r1, r3
 8008bce:	1b00      	subs	r0, r0, r4
 8008bd0:	eb61 0105 	sbc.w	r1, r1, r5
 8008bd4:	f04f 0200 	mov.w	r2, #0
 8008bd8:	f04f 0300 	mov.w	r3, #0
 8008bdc:	018b      	lsls	r3, r1, #6
 8008bde:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008be2:	0182      	lsls	r2, r0, #6
 8008be4:	1a12      	subs	r2, r2, r0
 8008be6:	eb63 0301 	sbc.w	r3, r3, r1
 8008bea:	f04f 0000 	mov.w	r0, #0
 8008bee:	f04f 0100 	mov.w	r1, #0
 8008bf2:	00d9      	lsls	r1, r3, #3
 8008bf4:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008bf8:	00d0      	lsls	r0, r2, #3
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	460b      	mov	r3, r1
 8008bfe:	1912      	adds	r2, r2, r4
 8008c00:	eb45 0303 	adc.w	r3, r5, r3
 8008c04:	f04f 0000 	mov.w	r0, #0
 8008c08:	f04f 0100 	mov.w	r1, #0
 8008c0c:	0299      	lsls	r1, r3, #10
 8008c0e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008c12:	0290      	lsls	r0, r2, #10
 8008c14:	4602      	mov	r2, r0
 8008c16:	460b      	mov	r3, r1
 8008c18:	4610      	mov	r0, r2
 8008c1a:	4619      	mov	r1, r3
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	461a      	mov	r2, r3
 8008c20:	f04f 0300 	mov.w	r3, #0
 8008c24:	f7f7 ffe8 	bl	8000bf8 <__aeabi_uldivmod>
 8008c28:	4602      	mov	r2, r0
 8008c2a:	460b      	mov	r3, r1
 8008c2c:	4613      	mov	r3, r2
 8008c2e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008c30:	4b0b      	ldr	r3, [pc, #44]	; (8008c60 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8008c32:	685b      	ldr	r3, [r3, #4]
 8008c34:	0c1b      	lsrs	r3, r3, #16
 8008c36:	f003 0303 	and.w	r3, r3, #3
 8008c3a:	3301      	adds	r3, #1
 8008c3c:	005b      	lsls	r3, r3, #1
 8008c3e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008c40:	68fa      	ldr	r2, [r7, #12]
 8008c42:	683b      	ldr	r3, [r7, #0]
 8008c44:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c48:	60bb      	str	r3, [r7, #8]
      break;
 8008c4a:	e002      	b.n	8008c52 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008c4c:	4b05      	ldr	r3, [pc, #20]	; (8008c64 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8008c4e:	60bb      	str	r3, [r7, #8]
      break;
 8008c50:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008c52:	68bb      	ldr	r3, [r7, #8]
}
 8008c54:	4618      	mov	r0, r3
 8008c56:	3710      	adds	r7, #16
 8008c58:	46bd      	mov	sp, r7
 8008c5a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8008c5e:	bf00      	nop
 8008c60:	40023800 	.word	0x40023800
 8008c64:	00f42400 	.word	0x00f42400

08008c68 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c68:	b480      	push	{r7}
 8008c6a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008c6c:	4b03      	ldr	r3, [pc, #12]	; (8008c7c <HAL_RCC_GetHCLKFreq+0x14>)
 8008c6e:	681b      	ldr	r3, [r3, #0]
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	46bd      	mov	sp, r7
 8008c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c78:	4770      	bx	lr
 8008c7a:	bf00      	nop
 8008c7c:	20000200 	.word	0x20000200

08008c80 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008c80:	b580      	push	{r7, lr}
 8008c82:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008c84:	f7ff fff0 	bl	8008c68 <HAL_RCC_GetHCLKFreq>
 8008c88:	4602      	mov	r2, r0
 8008c8a:	4b05      	ldr	r3, [pc, #20]	; (8008ca0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008c8c:	689b      	ldr	r3, [r3, #8]
 8008c8e:	0a9b      	lsrs	r3, r3, #10
 8008c90:	f003 0307 	and.w	r3, r3, #7
 8008c94:	4903      	ldr	r1, [pc, #12]	; (8008ca4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008c96:	5ccb      	ldrb	r3, [r1, r3]
 8008c98:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	bd80      	pop	{r7, pc}
 8008ca0:	40023800 	.word	0x40023800
 8008ca4:	0800e8ac 	.word	0x0800e8ac

08008ca8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ca8:	b580      	push	{r7, lr}
 8008caa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008cac:	f7ff ffdc 	bl	8008c68 <HAL_RCC_GetHCLKFreq>
 8008cb0:	4602      	mov	r2, r0
 8008cb2:	4b05      	ldr	r3, [pc, #20]	; (8008cc8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008cb4:	689b      	ldr	r3, [r3, #8]
 8008cb6:	0b5b      	lsrs	r3, r3, #13
 8008cb8:	f003 0307 	and.w	r3, r3, #7
 8008cbc:	4903      	ldr	r1, [pc, #12]	; (8008ccc <HAL_RCC_GetPCLK2Freq+0x24>)
 8008cbe:	5ccb      	ldrb	r3, [r1, r3]
 8008cc0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008cc4:	4618      	mov	r0, r3
 8008cc6:	bd80      	pop	{r7, pc}
 8008cc8:	40023800 	.word	0x40023800
 8008ccc:	0800e8ac 	.word	0x0800e8ac

08008cd0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008cd0:	b580      	push	{r7, lr}
 8008cd2:	b082      	sub	sp, #8
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d101      	bne.n	8008ce2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008cde:	2301      	movs	r3, #1
 8008ce0:	e118      	b.n	8008f14 <HAL_SPI_Init+0x244>
  }

  /* Check the parameters */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	681b      	ldr	r3, [r3, #0]
 8008ce6:	4a8d      	ldr	r2, [pc, #564]	; (8008f1c <HAL_SPI_Init+0x24c>)
 8008ce8:	4293      	cmp	r3, r2
 8008cea:	d01d      	beq.n	8008d28 <HAL_SPI_Init+0x58>
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	4a8b      	ldr	r2, [pc, #556]	; (8008f20 <HAL_SPI_Init+0x250>)
 8008cf2:	4293      	cmp	r3, r2
 8008cf4:	d018      	beq.n	8008d28 <HAL_SPI_Init+0x58>
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	4a8a      	ldr	r2, [pc, #552]	; (8008f24 <HAL_SPI_Init+0x254>)
 8008cfc:	4293      	cmp	r3, r2
 8008cfe:	d013      	beq.n	8008d28 <HAL_SPI_Init+0x58>
 8008d00:	687b      	ldr	r3, [r7, #4]
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	4a88      	ldr	r2, [pc, #544]	; (8008f28 <HAL_SPI_Init+0x258>)
 8008d06:	4293      	cmp	r3, r2
 8008d08:	d00e      	beq.n	8008d28 <HAL_SPI_Init+0x58>
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	4a87      	ldr	r2, [pc, #540]	; (8008f2c <HAL_SPI_Init+0x25c>)
 8008d10:	4293      	cmp	r3, r2
 8008d12:	d009      	beq.n	8008d28 <HAL_SPI_Init+0x58>
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4a85      	ldr	r2, [pc, #532]	; (8008f30 <HAL_SPI_Init+0x260>)
 8008d1a:	4293      	cmp	r3, r2
 8008d1c:	d004      	beq.n	8008d28 <HAL_SPI_Init+0x58>
 8008d1e:	f44f 71a1 	mov.w	r1, #322	; 0x142
 8008d22:	4884      	ldr	r0, [pc, #528]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008d24:	f7fa fcbf 	bl	80036a6 <assert_failed>
  assert_param(IS_SPI_MODE(hspi->Init.Mode));
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	685b      	ldr	r3, [r3, #4]
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d009      	beq.n	8008d44 <HAL_SPI_Init+0x74>
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	685b      	ldr	r3, [r3, #4]
 8008d34:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008d38:	d004      	beq.n	8008d44 <HAL_SPI_Init+0x74>
 8008d3a:	f240 1143 	movw	r1, #323	; 0x143
 8008d3e:	487d      	ldr	r0, [pc, #500]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008d40:	f7fa fcb1 	bl	80036a6 <assert_failed>
  assert_param(IS_SPI_DIRECTION(hspi->Init.Direction));
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	689b      	ldr	r3, [r3, #8]
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d00e      	beq.n	8008d6a <HAL_SPI_Init+0x9a>
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	689b      	ldr	r3, [r3, #8]
 8008d50:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008d54:	d009      	beq.n	8008d6a <HAL_SPI_Init+0x9a>
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	689b      	ldr	r3, [r3, #8]
 8008d5a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008d5e:	d004      	beq.n	8008d6a <HAL_SPI_Init+0x9a>
 8008d60:	f44f 71a2 	mov.w	r1, #324	; 0x144
 8008d64:	4873      	ldr	r0, [pc, #460]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008d66:	f7fa fc9e 	bl	80036a6 <assert_failed>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	68db      	ldr	r3, [r3, #12]
 8008d6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008d72:	d008      	beq.n	8008d86 <HAL_SPI_Init+0xb6>
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	68db      	ldr	r3, [r3, #12]
 8008d78:	2b00      	cmp	r3, #0
 8008d7a:	d004      	beq.n	8008d86 <HAL_SPI_Init+0xb6>
 8008d7c:	f240 1145 	movw	r1, #325	; 0x145
 8008d80:	486c      	ldr	r0, [pc, #432]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008d82:	f7fa fc90 	bl	80036a6 <assert_failed>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	699b      	ldr	r3, [r3, #24]
 8008d8a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008d8e:	d00d      	beq.n	8008dac <HAL_SPI_Init+0xdc>
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	699b      	ldr	r3, [r3, #24]
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d009      	beq.n	8008dac <HAL_SPI_Init+0xdc>
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	699b      	ldr	r3, [r3, #24]
 8008d9c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8008da0:	d004      	beq.n	8008dac <HAL_SPI_Init+0xdc>
 8008da2:	f44f 71a3 	mov.w	r1, #326	; 0x146
 8008da6:	4863      	ldr	r0, [pc, #396]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008da8:	f7fa fc7d 	bl	80036a6 <assert_failed>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	69db      	ldr	r3, [r3, #28]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d020      	beq.n	8008df6 <HAL_SPI_Init+0x126>
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	69db      	ldr	r3, [r3, #28]
 8008db8:	2b08      	cmp	r3, #8
 8008dba:	d01c      	beq.n	8008df6 <HAL_SPI_Init+0x126>
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	69db      	ldr	r3, [r3, #28]
 8008dc0:	2b10      	cmp	r3, #16
 8008dc2:	d018      	beq.n	8008df6 <HAL_SPI_Init+0x126>
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	69db      	ldr	r3, [r3, #28]
 8008dc8:	2b18      	cmp	r3, #24
 8008dca:	d014      	beq.n	8008df6 <HAL_SPI_Init+0x126>
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	69db      	ldr	r3, [r3, #28]
 8008dd0:	2b20      	cmp	r3, #32
 8008dd2:	d010      	beq.n	8008df6 <HAL_SPI_Init+0x126>
 8008dd4:	687b      	ldr	r3, [r7, #4]
 8008dd6:	69db      	ldr	r3, [r3, #28]
 8008dd8:	2b28      	cmp	r3, #40	; 0x28
 8008dda:	d00c      	beq.n	8008df6 <HAL_SPI_Init+0x126>
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	69db      	ldr	r3, [r3, #28]
 8008de0:	2b30      	cmp	r3, #48	; 0x30
 8008de2:	d008      	beq.n	8008df6 <HAL_SPI_Init+0x126>
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	69db      	ldr	r3, [r3, #28]
 8008de8:	2b38      	cmp	r3, #56	; 0x38
 8008dea:	d004      	beq.n	8008df6 <HAL_SPI_Init+0x126>
 8008dec:	f240 1147 	movw	r1, #327	; 0x147
 8008df0:	4850      	ldr	r0, [pc, #320]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008df2:	f7fa fc58 	bl	80036a6 <assert_failed>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
 8008df6:	687b      	ldr	r3, [r7, #4]
 8008df8:	6a1b      	ldr	r3, [r3, #32]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d008      	beq.n	8008e10 <HAL_SPI_Init+0x140>
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	6a1b      	ldr	r3, [r3, #32]
 8008e02:	2b80      	cmp	r3, #128	; 0x80
 8008e04:	d004      	beq.n	8008e10 <HAL_SPI_Init+0x140>
 8008e06:	f44f 71a4 	mov.w	r1, #328	; 0x148
 8008e0a:	484a      	ldr	r0, [pc, #296]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008e0c:	f7fa fc4b 	bl	80036a6 <assert_failed>
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d008      	beq.n	8008e2a <HAL_SPI_Init+0x15a>
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e1c:	2b10      	cmp	r3, #16
 8008e1e:	d004      	beq.n	8008e2a <HAL_SPI_Init+0x15a>
 8008e20:	f240 1149 	movw	r1, #329	; 0x149
 8008e24:	4843      	ldr	r0, [pc, #268]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008e26:	f7fa fc3e 	bl	80036a6 <assert_failed>
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d119      	bne.n	8008e66 <HAL_SPI_Init+0x196>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	691b      	ldr	r3, [r3, #16]
 8008e36:	2b00      	cmp	r3, #0
 8008e38:	d008      	beq.n	8008e4c <HAL_SPI_Init+0x17c>
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	691b      	ldr	r3, [r3, #16]
 8008e3e:	2b02      	cmp	r3, #2
 8008e40:	d004      	beq.n	8008e4c <HAL_SPI_Init+0x17c>
 8008e42:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 8008e46:	483b      	ldr	r0, [pc, #236]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008e48:	f7fa fc2d 	bl	80036a6 <assert_failed>
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	695b      	ldr	r3, [r3, #20]
 8008e50:	2b00      	cmp	r3, #0
 8008e52:	d008      	beq.n	8008e66 <HAL_SPI_Init+0x196>
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	695b      	ldr	r3, [r3, #20]
 8008e58:	2b01      	cmp	r3, #1
 8008e5a:	d004      	beq.n	8008e66 <HAL_SPI_Init+0x196>
 8008e5c:	f240 114d 	movw	r1, #333	; 0x14d
 8008e60:	4834      	ldr	r0, [pc, #208]	; (8008f34 <HAL_SPI_Init+0x264>)
 8008e62:	f7fa fc20 	bl	80036a6 <assert_failed>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	2200      	movs	r2, #0
 8008e6a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008e6c:	687b      	ldr	r3, [r7, #4]
 8008e6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008e72:	b2db      	uxtb	r3, r3
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d106      	bne.n	8008e86 <HAL_SPI_Init+0x1b6>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008e80:	6878      	ldr	r0, [r7, #4]
 8008e82:	f7fa ffef 	bl	8003e64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	2202      	movs	r2, #2
 8008e8a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	681a      	ldr	r2, [r3, #0]
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	681b      	ldr	r3, [r3, #0]
 8008e98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e9c:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	685a      	ldr	r2, [r3, #4]
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	689b      	ldr	r3, [r3, #8]
 8008ea6:	431a      	orrs	r2, r3
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	68db      	ldr	r3, [r3, #12]
 8008eac:	431a      	orrs	r2, r3
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	691b      	ldr	r3, [r3, #16]
 8008eb2:	431a      	orrs	r2, r3
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	695b      	ldr	r3, [r3, #20]
 8008eb8:	431a      	orrs	r2, r3
 8008eba:	687b      	ldr	r3, [r7, #4]
 8008ebc:	699b      	ldr	r3, [r3, #24]
 8008ebe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008ec2:	431a      	orrs	r2, r3
 8008ec4:	687b      	ldr	r3, [r7, #4]
 8008ec6:	69db      	ldr	r3, [r3, #28]
 8008ec8:	431a      	orrs	r2, r3
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	6a1b      	ldr	r3, [r3, #32]
 8008ece:	ea42 0103 	orr.w	r1, r2, r3
 8008ed2:	687b      	ldr	r3, [r7, #4]
 8008ed4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	681b      	ldr	r3, [r3, #0]
 8008eda:	430a      	orrs	r2, r1
 8008edc:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	699b      	ldr	r3, [r3, #24]
 8008ee2:	0c1b      	lsrs	r3, r3, #16
 8008ee4:	f003 0104 	and.w	r1, r3, #4
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008eec:	687b      	ldr	r3, [r7, #4]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	430a      	orrs	r2, r1
 8008ef2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008ef4:	687b      	ldr	r3, [r7, #4]
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	69da      	ldr	r2, [r3, #28]
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008f02:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2200      	movs	r2, #0
 8008f08:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	2201      	movs	r2, #1
 8008f0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3708      	adds	r7, #8
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}
 8008f1c:	40013000 	.word	0x40013000
 8008f20:	40003800 	.word	0x40003800
 8008f24:	40003c00 	.word	0x40003c00
 8008f28:	40013400 	.word	0x40013400
 8008f2c:	40015000 	.word	0x40015000
 8008f30:	40015400 	.word	0x40015400
 8008f34:	0800e784 	.word	0x0800e784

08008f38 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008f38:	b580      	push	{r7, lr}
 8008f3a:	b088      	sub	sp, #32
 8008f3c:	af02      	add	r7, sp, #8
 8008f3e:	60f8      	str	r0, [r7, #12]
 8008f40:	60b9      	str	r1, [r7, #8]
 8008f42:	603b      	str	r3, [r7, #0]
 8008f44:	4613      	mov	r3, r2
 8008f46:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008f48:	2300      	movs	r3, #0
 8008f4a:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	685b      	ldr	r3, [r3, #4]
 8008f50:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008f54:	d112      	bne.n	8008f7c <HAL_SPI_Receive+0x44>
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	689b      	ldr	r3, [r3, #8]
 8008f5a:	2b00      	cmp	r3, #0
 8008f5c:	d10e      	bne.n	8008f7c <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	2204      	movs	r2, #4
 8008f62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008f66:	88fa      	ldrh	r2, [r7, #6]
 8008f68:	683b      	ldr	r3, [r7, #0]
 8008f6a:	9300      	str	r3, [sp, #0]
 8008f6c:	4613      	mov	r3, r2
 8008f6e:	68ba      	ldr	r2, [r7, #8]
 8008f70:	68b9      	ldr	r1, [r7, #8]
 8008f72:	68f8      	ldr	r0, [r7, #12]
 8008f74:	f000 f8ea 	bl	800914c <HAL_SPI_TransmitReceive>
 8008f78:	4603      	mov	r3, r0
 8008f7a:	e0e2      	b.n	8009142 <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008f82:	2b01      	cmp	r3, #1
 8008f84:	d101      	bne.n	8008f8a <HAL_SPI_Receive+0x52>
 8008f86:	2302      	movs	r3, #2
 8008f88:	e0db      	b.n	8009142 <HAL_SPI_Receive+0x20a>
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2201      	movs	r2, #1
 8008f8e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008f92:	f7fb fce1 	bl	8004958 <HAL_GetTick>
 8008f96:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008f9e:	b2db      	uxtb	r3, r3
 8008fa0:	2b01      	cmp	r3, #1
 8008fa2:	d002      	beq.n	8008faa <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8008fa4:	2302      	movs	r3, #2
 8008fa6:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008fa8:	e0c2      	b.n	8009130 <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8008faa:	68bb      	ldr	r3, [r7, #8]
 8008fac:	2b00      	cmp	r3, #0
 8008fae:	d002      	beq.n	8008fb6 <HAL_SPI_Receive+0x7e>
 8008fb0:	88fb      	ldrh	r3, [r7, #6]
 8008fb2:	2b00      	cmp	r3, #0
 8008fb4:	d102      	bne.n	8008fbc <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8008fb6:	2301      	movs	r3, #1
 8008fb8:	75fb      	strb	r3, [r7, #23]
    goto error;
 8008fba:	e0b9      	b.n	8009130 <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	2204      	movs	r2, #4
 8008fc0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2200      	movs	r2, #0
 8008fc8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	68ba      	ldr	r2, [r7, #8]
 8008fce:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	88fa      	ldrh	r2, [r7, #6]
 8008fd4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	88fa      	ldrh	r2, [r7, #6]
 8008fda:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	2200      	movs	r2, #0
 8008fe0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	2200      	movs	r2, #0
 8008fec:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	2200      	movs	r2, #0
 8008ff2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	2200      	movs	r2, #0
 8008ff8:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	689b      	ldr	r3, [r3, #8]
 8008ffe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009002:	d107      	bne.n	8009014 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	681b      	ldr	r3, [r3, #0]
 8009008:	681a      	ldr	r2, [r3, #0]
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009012:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	681b      	ldr	r3, [r3, #0]
 8009018:	681b      	ldr	r3, [r3, #0]
 800901a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800901e:	2b40      	cmp	r3, #64	; 0x40
 8009020:	d007      	beq.n	8009032 <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	681a      	ldr	r2, [r3, #0]
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009030:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	68db      	ldr	r3, [r3, #12]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d162      	bne.n	8009100 <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800903a:	e02e      	b.n	800909a <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	689b      	ldr	r3, [r3, #8]
 8009042:	f003 0301 	and.w	r3, r3, #1
 8009046:	2b01      	cmp	r3, #1
 8009048:	d115      	bne.n	8009076 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	f103 020c 	add.w	r2, r3, #12
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009056:	7812      	ldrb	r2, [r2, #0]
 8009058:	b2d2      	uxtb	r2, r2
 800905a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800905c:	68fb      	ldr	r3, [r7, #12]
 800905e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009060:	1c5a      	adds	r2, r3, #1
 8009062:	68fb      	ldr	r3, [r7, #12]
 8009064:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800906a:	b29b      	uxth	r3, r3
 800906c:	3b01      	subs	r3, #1
 800906e:	b29a      	uxth	r2, r3
 8009070:	68fb      	ldr	r3, [r7, #12]
 8009072:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009074:	e011      	b.n	800909a <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009076:	f7fb fc6f 	bl	8004958 <HAL_GetTick>
 800907a:	4602      	mov	r2, r0
 800907c:	693b      	ldr	r3, [r7, #16]
 800907e:	1ad3      	subs	r3, r2, r3
 8009080:	683a      	ldr	r2, [r7, #0]
 8009082:	429a      	cmp	r2, r3
 8009084:	d803      	bhi.n	800908e <HAL_SPI_Receive+0x156>
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800908c:	d102      	bne.n	8009094 <HAL_SPI_Receive+0x15c>
 800908e:	683b      	ldr	r3, [r7, #0]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d102      	bne.n	800909a <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8009094:	2303      	movs	r3, #3
 8009096:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009098:	e04a      	b.n	8009130 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800909e:	b29b      	uxth	r3, r3
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d1cb      	bne.n	800903c <HAL_SPI_Receive+0x104>
 80090a4:	e031      	b.n	800910a <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	689b      	ldr	r3, [r3, #8]
 80090ac:	f003 0301 	and.w	r3, r3, #1
 80090b0:	2b01      	cmp	r3, #1
 80090b2:	d113      	bne.n	80090dc <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	68da      	ldr	r2, [r3, #12]
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090be:	b292      	uxth	r2, r2
 80090c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090c6:	1c9a      	adds	r2, r3, #2
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80090d0:	b29b      	uxth	r3, r3
 80090d2:	3b01      	subs	r3, #1
 80090d4:	b29a      	uxth	r2, r3
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	87da      	strh	r2, [r3, #62]	; 0x3e
 80090da:	e011      	b.n	8009100 <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80090dc:	f7fb fc3c 	bl	8004958 <HAL_GetTick>
 80090e0:	4602      	mov	r2, r0
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	1ad3      	subs	r3, r2, r3
 80090e6:	683a      	ldr	r2, [r7, #0]
 80090e8:	429a      	cmp	r2, r3
 80090ea:	d803      	bhi.n	80090f4 <HAL_SPI_Receive+0x1bc>
 80090ec:	683b      	ldr	r3, [r7, #0]
 80090ee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80090f2:	d102      	bne.n	80090fa <HAL_SPI_Receive+0x1c2>
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d102      	bne.n	8009100 <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 80090fa:	2303      	movs	r3, #3
 80090fc:	75fb      	strb	r3, [r7, #23]
          goto error;
 80090fe:	e017      	b.n	8009130 <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8009100:	68fb      	ldr	r3, [r7, #12]
 8009102:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009104:	b29b      	uxth	r3, r3
 8009106:	2b00      	cmp	r3, #0
 8009108:	d1cd      	bne.n	80090a6 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800910a:	693a      	ldr	r2, [r7, #16]
 800910c:	6839      	ldr	r1, [r7, #0]
 800910e:	68f8      	ldr	r0, [r7, #12]
 8009110:	f000 fa34 	bl	800957c <SPI_EndRxTransaction>
 8009114:	4603      	mov	r3, r0
 8009116:	2b00      	cmp	r3, #0
 8009118:	d002      	beq.n	8009120 <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800911a:	68fb      	ldr	r3, [r7, #12]
 800911c:	2220      	movs	r2, #32
 800911e:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009120:	68fb      	ldr	r3, [r7, #12]
 8009122:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009124:	2b00      	cmp	r3, #0
 8009126:	d002      	beq.n	800912e <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 8009128:	2301      	movs	r3, #1
 800912a:	75fb      	strb	r3, [r7, #23]
 800912c:	e000      	b.n	8009130 <HAL_SPI_Receive+0x1f8>
  }

error :
 800912e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009130:	68fb      	ldr	r3, [r7, #12]
 8009132:	2201      	movs	r2, #1
 8009134:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009138:	68fb      	ldr	r3, [r7, #12]
 800913a:	2200      	movs	r2, #0
 800913c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009140:	7dfb      	ldrb	r3, [r7, #23]
}
 8009142:	4618      	mov	r0, r3
 8009144:	3718      	adds	r7, #24
 8009146:	46bd      	mov	sp, r7
 8009148:	bd80      	pop	{r7, pc}
	...

0800914c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800914c:	b580      	push	{r7, lr}
 800914e:	b08c      	sub	sp, #48	; 0x30
 8009150:	af00      	add	r7, sp, #0
 8009152:	60f8      	str	r0, [r7, #12]
 8009154:	60b9      	str	r1, [r7, #8]
 8009156:	607a      	str	r2, [r7, #4]
 8009158:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800915a:	2301      	movs	r3, #1
 800915c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800915e:	2300      	movs	r3, #0
 8009160:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	689b      	ldr	r3, [r3, #8]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d004      	beq.n	8009176 <HAL_SPI_TransmitReceive+0x2a>
 800916c:	f240 415a 	movw	r1, #1114	; 0x45a
 8009170:	4884      	ldr	r0, [pc, #528]	; (8009384 <HAL_SPI_TransmitReceive+0x238>)
 8009172:	f7fa fa98 	bl	80036a6 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800917c:	2b01      	cmp	r3, #1
 800917e:	d101      	bne.n	8009184 <HAL_SPI_TransmitReceive+0x38>
 8009180:	2302      	movs	r3, #2
 8009182:	e18d      	b.n	80094a0 <HAL_SPI_TransmitReceive+0x354>
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	2201      	movs	r2, #1
 8009188:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800918c:	f7fb fbe4 	bl	8004958 <HAL_GetTick>
 8009190:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009192:	68fb      	ldr	r3, [r7, #12]
 8009194:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009198:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	685b      	ldr	r3, [r3, #4]
 80091a0:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80091a2:	887b      	ldrh	r3, [r7, #2]
 80091a4:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80091a6:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80091aa:	2b01      	cmp	r3, #1
 80091ac:	d00f      	beq.n	80091ce <HAL_SPI_TransmitReceive+0x82>
 80091ae:	69fb      	ldr	r3, [r7, #28]
 80091b0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80091b4:	d107      	bne.n	80091c6 <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	689b      	ldr	r3, [r3, #8]
 80091ba:	2b00      	cmp	r3, #0
 80091bc:	d103      	bne.n	80091c6 <HAL_SPI_TransmitReceive+0x7a>
 80091be:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80091c2:	2b04      	cmp	r3, #4
 80091c4:	d003      	beq.n	80091ce <HAL_SPI_TransmitReceive+0x82>
  {
    errorcode = HAL_BUSY;
 80091c6:	2302      	movs	r3, #2
 80091c8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80091cc:	e15e      	b.n	800948c <HAL_SPI_TransmitReceive+0x340>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80091ce:	68bb      	ldr	r3, [r7, #8]
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d005      	beq.n	80091e0 <HAL_SPI_TransmitReceive+0x94>
 80091d4:	687b      	ldr	r3, [r7, #4]
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d002      	beq.n	80091e0 <HAL_SPI_TransmitReceive+0x94>
 80091da:	887b      	ldrh	r3, [r7, #2]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d103      	bne.n	80091e8 <HAL_SPI_TransmitReceive+0x9c>
  {
    errorcode = HAL_ERROR;
 80091e0:	2301      	movs	r3, #1
 80091e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80091e6:	e151      	b.n	800948c <HAL_SPI_TransmitReceive+0x340>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80091ee:	b2db      	uxtb	r3, r3
 80091f0:	2b04      	cmp	r3, #4
 80091f2:	d003      	beq.n	80091fc <HAL_SPI_TransmitReceive+0xb0>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	2205      	movs	r2, #5
 80091f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	2200      	movs	r2, #0
 8009200:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	687a      	ldr	r2, [r7, #4]
 8009206:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	887a      	ldrh	r2, [r7, #2]
 800920c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	887a      	ldrh	r2, [r7, #2]
 8009212:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	68ba      	ldr	r2, [r7, #8]
 8009218:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	887a      	ldrh	r2, [r7, #2]
 800921e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8009220:	68fb      	ldr	r3, [r7, #12]
 8009222:	887a      	ldrh	r2, [r7, #2]
 8009224:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009226:	68fb      	ldr	r3, [r7, #12]
 8009228:	2200      	movs	r2, #0
 800922a:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	2200      	movs	r2, #0
 8009230:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009232:	68fb      	ldr	r3, [r7, #12]
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800923c:	2b40      	cmp	r3, #64	; 0x40
 800923e:	d007      	beq.n	8009250 <HAL_SPI_TransmitReceive+0x104>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009240:	68fb      	ldr	r3, [r7, #12]
 8009242:	681b      	ldr	r3, [r3, #0]
 8009244:	681a      	ldr	r2, [r3, #0]
 8009246:	68fb      	ldr	r3, [r7, #12]
 8009248:	681b      	ldr	r3, [r3, #0]
 800924a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800924e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009250:	68fb      	ldr	r3, [r7, #12]
 8009252:	68db      	ldr	r3, [r3, #12]
 8009254:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009258:	d178      	bne.n	800934c <HAL_SPI_TransmitReceive+0x200>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800925a:	68fb      	ldr	r3, [r7, #12]
 800925c:	685b      	ldr	r3, [r3, #4]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d002      	beq.n	8009268 <HAL_SPI_TransmitReceive+0x11c>
 8009262:	8b7b      	ldrh	r3, [r7, #26]
 8009264:	2b01      	cmp	r3, #1
 8009266:	d166      	bne.n	8009336 <HAL_SPI_TransmitReceive+0x1ea>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800926c:	881a      	ldrh	r2, [r3, #0]
 800926e:	68fb      	ldr	r3, [r7, #12]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009278:	1c9a      	adds	r2, r3, #2
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009282:	b29b      	uxth	r3, r3
 8009284:	3b01      	subs	r3, #1
 8009286:	b29a      	uxth	r2, r3
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800928c:	e053      	b.n	8009336 <HAL_SPI_TransmitReceive+0x1ea>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	681b      	ldr	r3, [r3, #0]
 8009292:	689b      	ldr	r3, [r3, #8]
 8009294:	f003 0302 	and.w	r3, r3, #2
 8009298:	2b02      	cmp	r3, #2
 800929a:	d11b      	bne.n	80092d4 <HAL_SPI_TransmitReceive+0x188>
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092a0:	b29b      	uxth	r3, r3
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d016      	beq.n	80092d4 <HAL_SPI_TransmitReceive+0x188>
 80092a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d113      	bne.n	80092d4 <HAL_SPI_TransmitReceive+0x188>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092b0:	881a      	ldrh	r2, [r3, #0]
 80092b2:	68fb      	ldr	r3, [r7, #12]
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092bc:	1c9a      	adds	r2, r3, #2
 80092be:	68fb      	ldr	r3, [r7, #12]
 80092c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80092c2:	68fb      	ldr	r3, [r7, #12]
 80092c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	3b01      	subs	r3, #1
 80092ca:	b29a      	uxth	r2, r3
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80092d0:	2300      	movs	r3, #0
 80092d2:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	681b      	ldr	r3, [r3, #0]
 80092d8:	689b      	ldr	r3, [r3, #8]
 80092da:	f003 0301 	and.w	r3, r3, #1
 80092de:	2b01      	cmp	r3, #1
 80092e0:	d119      	bne.n	8009316 <HAL_SPI_TransmitReceive+0x1ca>
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80092e6:	b29b      	uxth	r3, r3
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d014      	beq.n	8009316 <HAL_SPI_TransmitReceive+0x1ca>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	681b      	ldr	r3, [r3, #0]
 80092f0:	68da      	ldr	r2, [r3, #12]
 80092f2:	68fb      	ldr	r3, [r7, #12]
 80092f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092f6:	b292      	uxth	r2, r2
 80092f8:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80092fe:	1c9a      	adds	r2, r3, #2
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009308:	b29b      	uxth	r3, r3
 800930a:	3b01      	subs	r3, #1
 800930c:	b29a      	uxth	r2, r3
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009312:	2301      	movs	r3, #1
 8009314:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009316:	f7fb fb1f 	bl	8004958 <HAL_GetTick>
 800931a:	4602      	mov	r2, r0
 800931c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800931e:	1ad3      	subs	r3, r2, r3
 8009320:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009322:	429a      	cmp	r2, r3
 8009324:	d807      	bhi.n	8009336 <HAL_SPI_TransmitReceive+0x1ea>
 8009326:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009328:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800932c:	d003      	beq.n	8009336 <HAL_SPI_TransmitReceive+0x1ea>
      {
        errorcode = HAL_TIMEOUT;
 800932e:	2303      	movs	r3, #3
 8009330:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009334:	e0aa      	b.n	800948c <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009336:	68fb      	ldr	r3, [r7, #12]
 8009338:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800933a:	b29b      	uxth	r3, r3
 800933c:	2b00      	cmp	r3, #0
 800933e:	d1a6      	bne.n	800928e <HAL_SPI_TransmitReceive+0x142>
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009344:	b29b      	uxth	r3, r3
 8009346:	2b00      	cmp	r3, #0
 8009348:	d1a1      	bne.n	800928e <HAL_SPI_TransmitReceive+0x142>
 800934a:	e07f      	b.n	800944c <HAL_SPI_TransmitReceive+0x300>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	685b      	ldr	r3, [r3, #4]
 8009350:	2b00      	cmp	r3, #0
 8009352:	d002      	beq.n	800935a <HAL_SPI_TransmitReceive+0x20e>
 8009354:	8b7b      	ldrh	r3, [r7, #26]
 8009356:	2b01      	cmp	r3, #1
 8009358:	d16e      	bne.n	8009438 <HAL_SPI_TransmitReceive+0x2ec>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	681b      	ldr	r3, [r3, #0]
 8009362:	330c      	adds	r3, #12
 8009364:	7812      	ldrb	r2, [r2, #0]
 8009366:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009368:	68fb      	ldr	r3, [r7, #12]
 800936a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800936c:	1c5a      	adds	r2, r3, #1
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009372:	68fb      	ldr	r3, [r7, #12]
 8009374:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009376:	b29b      	uxth	r3, r3
 8009378:	3b01      	subs	r3, #1
 800937a:	b29a      	uxth	r2, r3
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009380:	e05a      	b.n	8009438 <HAL_SPI_TransmitReceive+0x2ec>
 8009382:	bf00      	nop
 8009384:	0800e784 	.word	0x0800e784
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	681b      	ldr	r3, [r3, #0]
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	f003 0302 	and.w	r3, r3, #2
 8009392:	2b02      	cmp	r3, #2
 8009394:	d11c      	bne.n	80093d0 <HAL_SPI_TransmitReceive+0x284>
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800939a:	b29b      	uxth	r3, r3
 800939c:	2b00      	cmp	r3, #0
 800939e:	d017      	beq.n	80093d0 <HAL_SPI_TransmitReceive+0x284>
 80093a0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093a2:	2b01      	cmp	r3, #1
 80093a4:	d114      	bne.n	80093d0 <HAL_SPI_TransmitReceive+0x284>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	330c      	adds	r3, #12
 80093b0:	7812      	ldrb	r2, [r2, #0]
 80093b2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093b8:	1c5a      	adds	r2, r3, #1
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093c2:	b29b      	uxth	r3, r3
 80093c4:	3b01      	subs	r3, #1
 80093c6:	b29a      	uxth	r2, r3
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80093cc:	2300      	movs	r3, #0
 80093ce:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	f003 0301 	and.w	r3, r3, #1
 80093da:	2b01      	cmp	r3, #1
 80093dc:	d119      	bne.n	8009412 <HAL_SPI_TransmitReceive+0x2c6>
 80093de:	68fb      	ldr	r3, [r7, #12]
 80093e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093e2:	b29b      	uxth	r3, r3
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d014      	beq.n	8009412 <HAL_SPI_TransmitReceive+0x2c6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80093e8:	68fb      	ldr	r3, [r7, #12]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	68da      	ldr	r2, [r3, #12]
 80093ee:	68fb      	ldr	r3, [r7, #12]
 80093f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093f2:	b2d2      	uxtb	r2, r2
 80093f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80093fa:	1c5a      	adds	r2, r3, #1
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009400:	68fb      	ldr	r3, [r7, #12]
 8009402:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009404:	b29b      	uxth	r3, r3
 8009406:	3b01      	subs	r3, #1
 8009408:	b29a      	uxth	r2, r3
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800940e:	2301      	movs	r3, #1
 8009410:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009412:	f7fb faa1 	bl	8004958 <HAL_GetTick>
 8009416:	4602      	mov	r2, r0
 8009418:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800941a:	1ad3      	subs	r3, r2, r3
 800941c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800941e:	429a      	cmp	r2, r3
 8009420:	d803      	bhi.n	800942a <HAL_SPI_TransmitReceive+0x2de>
 8009422:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009424:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009428:	d102      	bne.n	8009430 <HAL_SPI_TransmitReceive+0x2e4>
 800942a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800942c:	2b00      	cmp	r3, #0
 800942e:	d103      	bne.n	8009438 <HAL_SPI_TransmitReceive+0x2ec>
      {
        errorcode = HAL_TIMEOUT;
 8009430:	2303      	movs	r3, #3
 8009432:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009436:	e029      	b.n	800948c <HAL_SPI_TransmitReceive+0x340>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800943c:	b29b      	uxth	r3, r3
 800943e:	2b00      	cmp	r3, #0
 8009440:	d1a2      	bne.n	8009388 <HAL_SPI_TransmitReceive+0x23c>
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009446:	b29b      	uxth	r3, r3
 8009448:	2b00      	cmp	r3, #0
 800944a:	d19d      	bne.n	8009388 <HAL_SPI_TransmitReceive+0x23c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800944c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800944e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009450:	68f8      	ldr	r0, [r7, #12]
 8009452:	f000 f8f9 	bl	8009648 <SPI_EndRxTxTransaction>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	d006      	beq.n	800946a <HAL_SPI_TransmitReceive+0x31e>
  {
    errorcode = HAL_ERROR;
 800945c:	2301      	movs	r3, #1
 800945e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	2220      	movs	r2, #32
 8009466:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009468:	e010      	b.n	800948c <HAL_SPI_TransmitReceive+0x340>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	689b      	ldr	r3, [r3, #8]
 800946e:	2b00      	cmp	r3, #0
 8009470:	d10b      	bne.n	800948a <HAL_SPI_TransmitReceive+0x33e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009472:	2300      	movs	r3, #0
 8009474:	617b      	str	r3, [r7, #20]
 8009476:	68fb      	ldr	r3, [r7, #12]
 8009478:	681b      	ldr	r3, [r3, #0]
 800947a:	68db      	ldr	r3, [r3, #12]
 800947c:	617b      	str	r3, [r7, #20]
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	689b      	ldr	r3, [r3, #8]
 8009484:	617b      	str	r3, [r7, #20]
 8009486:	697b      	ldr	r3, [r7, #20]
 8009488:	e000      	b.n	800948c <HAL_SPI_TransmitReceive+0x340>
  }

error :
 800948a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	2201      	movs	r2, #1
 8009490:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	2200      	movs	r2, #0
 8009498:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800949c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 80094a0:	4618      	mov	r0, r3
 80094a2:	3730      	adds	r7, #48	; 0x30
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bd80      	pop	{r7, pc}

080094a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80094a8:	b580      	push	{r7, lr}
 80094aa:	b084      	sub	sp, #16
 80094ac:	af00      	add	r7, sp, #0
 80094ae:	60f8      	str	r0, [r7, #12]
 80094b0:	60b9      	str	r1, [r7, #8]
 80094b2:	603b      	str	r3, [r7, #0]
 80094b4:	4613      	mov	r3, r2
 80094b6:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80094b8:	e04c      	b.n	8009554 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094c0:	d048      	beq.n	8009554 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 80094c2:	f7fb fa49 	bl	8004958 <HAL_GetTick>
 80094c6:	4602      	mov	r2, r0
 80094c8:	69bb      	ldr	r3, [r7, #24]
 80094ca:	1ad3      	subs	r3, r2, r3
 80094cc:	683a      	ldr	r2, [r7, #0]
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d902      	bls.n	80094d8 <SPI_WaitFlagStateUntilTimeout+0x30>
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d13d      	bne.n	8009554 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80094d8:	68fb      	ldr	r3, [r7, #12]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	685a      	ldr	r2, [r3, #4]
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	681b      	ldr	r3, [r3, #0]
 80094e2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80094e6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80094e8:	68fb      	ldr	r3, [r7, #12]
 80094ea:	685b      	ldr	r3, [r3, #4]
 80094ec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80094f0:	d111      	bne.n	8009516 <SPI_WaitFlagStateUntilTimeout+0x6e>
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80094fa:	d004      	beq.n	8009506 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80094fc:	68fb      	ldr	r3, [r7, #12]
 80094fe:	689b      	ldr	r3, [r3, #8]
 8009500:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009504:	d107      	bne.n	8009516 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	681b      	ldr	r3, [r3, #0]
 800950a:	681a      	ldr	r2, [r3, #0]
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009514:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800951a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800951e:	d10f      	bne.n	8009540 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	681a      	ldr	r2, [r3, #0]
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800952e:	601a      	str	r2, [r3, #0]
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	681b      	ldr	r3, [r3, #0]
 8009534:	681a      	ldr	r2, [r3, #0]
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	681b      	ldr	r3, [r3, #0]
 800953a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800953e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	2201      	movs	r2, #1
 8009544:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	2200      	movs	r2, #0
 800954c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009550:	2303      	movs	r3, #3
 8009552:	e00f      	b.n	8009574 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	681b      	ldr	r3, [r3, #0]
 8009558:	689a      	ldr	r2, [r3, #8]
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	4013      	ands	r3, r2
 800955e:	68ba      	ldr	r2, [r7, #8]
 8009560:	429a      	cmp	r2, r3
 8009562:	bf0c      	ite	eq
 8009564:	2301      	moveq	r3, #1
 8009566:	2300      	movne	r3, #0
 8009568:	b2db      	uxtb	r3, r3
 800956a:	461a      	mov	r2, r3
 800956c:	79fb      	ldrb	r3, [r7, #7]
 800956e:	429a      	cmp	r2, r3
 8009570:	d1a3      	bne.n	80094ba <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8009572:	2300      	movs	r3, #0
}
 8009574:	4618      	mov	r0, r3
 8009576:	3710      	adds	r7, #16
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b086      	sub	sp, #24
 8009580:	af02      	add	r7, sp, #8
 8009582:	60f8      	str	r0, [r7, #12]
 8009584:	60b9      	str	r1, [r7, #8]
 8009586:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	685b      	ldr	r3, [r3, #4]
 800958c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009590:	d111      	bne.n	80095b6 <SPI_EndRxTransaction+0x3a>
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	689b      	ldr	r3, [r3, #8]
 8009596:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800959a:	d004      	beq.n	80095a6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800959c:	68fb      	ldr	r3, [r7, #12]
 800959e:	689b      	ldr	r3, [r3, #8]
 80095a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095a4:	d107      	bne.n	80095b6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	681a      	ldr	r2, [r3, #0]
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80095b4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	685b      	ldr	r3, [r3, #4]
 80095ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80095be:	d12a      	bne.n	8009616 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80095c0:	68fb      	ldr	r3, [r7, #12]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095c8:	d012      	beq.n	80095f0 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	9300      	str	r3, [sp, #0]
 80095ce:	68bb      	ldr	r3, [r7, #8]
 80095d0:	2200      	movs	r2, #0
 80095d2:	2180      	movs	r1, #128	; 0x80
 80095d4:	68f8      	ldr	r0, [r7, #12]
 80095d6:	f7ff ff67 	bl	80094a8 <SPI_WaitFlagStateUntilTimeout>
 80095da:	4603      	mov	r3, r0
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d02d      	beq.n	800963c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80095e0:	68fb      	ldr	r3, [r7, #12]
 80095e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80095e4:	f043 0220 	orr.w	r2, r3, #32
 80095e8:	68fb      	ldr	r3, [r7, #12]
 80095ea:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80095ec:	2303      	movs	r3, #3
 80095ee:	e026      	b.n	800963e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	9300      	str	r3, [sp, #0]
 80095f4:	68bb      	ldr	r3, [r7, #8]
 80095f6:	2200      	movs	r2, #0
 80095f8:	2101      	movs	r1, #1
 80095fa:	68f8      	ldr	r0, [r7, #12]
 80095fc:	f7ff ff54 	bl	80094a8 <SPI_WaitFlagStateUntilTimeout>
 8009600:	4603      	mov	r3, r0
 8009602:	2b00      	cmp	r3, #0
 8009604:	d01a      	beq.n	800963c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800960a:	f043 0220 	orr.w	r2, r3, #32
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009612:	2303      	movs	r3, #3
 8009614:	e013      	b.n	800963e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	9300      	str	r3, [sp, #0]
 800961a:	68bb      	ldr	r3, [r7, #8]
 800961c:	2200      	movs	r2, #0
 800961e:	2101      	movs	r1, #1
 8009620:	68f8      	ldr	r0, [r7, #12]
 8009622:	f7ff ff41 	bl	80094a8 <SPI_WaitFlagStateUntilTimeout>
 8009626:	4603      	mov	r3, r0
 8009628:	2b00      	cmp	r3, #0
 800962a:	d007      	beq.n	800963c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800962c:	68fb      	ldr	r3, [r7, #12]
 800962e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009630:	f043 0220 	orr.w	r2, r3, #32
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009638:	2303      	movs	r3, #3
 800963a:	e000      	b.n	800963e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800963c:	2300      	movs	r3, #0
}
 800963e:	4618      	mov	r0, r3
 8009640:	3710      	adds	r7, #16
 8009642:	46bd      	mov	sp, r7
 8009644:	bd80      	pop	{r7, pc}
	...

08009648 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009648:	b580      	push	{r7, lr}
 800964a:	b088      	sub	sp, #32
 800964c:	af02      	add	r7, sp, #8
 800964e:	60f8      	str	r0, [r7, #12]
 8009650:	60b9      	str	r1, [r7, #8]
 8009652:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009654:	4b1b      	ldr	r3, [pc, #108]	; (80096c4 <SPI_EndRxTxTransaction+0x7c>)
 8009656:	681b      	ldr	r3, [r3, #0]
 8009658:	4a1b      	ldr	r2, [pc, #108]	; (80096c8 <SPI_EndRxTxTransaction+0x80>)
 800965a:	fba2 2303 	umull	r2, r3, r2, r3
 800965e:	0d5b      	lsrs	r3, r3, #21
 8009660:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009664:	fb02 f303 	mul.w	r3, r2, r3
 8009668:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	685b      	ldr	r3, [r3, #4]
 800966e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009672:	d112      	bne.n	800969a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009674:	687b      	ldr	r3, [r7, #4]
 8009676:	9300      	str	r3, [sp, #0]
 8009678:	68bb      	ldr	r3, [r7, #8]
 800967a:	2200      	movs	r2, #0
 800967c:	2180      	movs	r1, #128	; 0x80
 800967e:	68f8      	ldr	r0, [r7, #12]
 8009680:	f7ff ff12 	bl	80094a8 <SPI_WaitFlagStateUntilTimeout>
 8009684:	4603      	mov	r3, r0
 8009686:	2b00      	cmp	r3, #0
 8009688:	d016      	beq.n	80096b8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800968a:	68fb      	ldr	r3, [r7, #12]
 800968c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800968e:	f043 0220 	orr.w	r2, r3, #32
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009696:	2303      	movs	r3, #3
 8009698:	e00f      	b.n	80096ba <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800969a:	697b      	ldr	r3, [r7, #20]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d00a      	beq.n	80096b6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80096a0:	697b      	ldr	r3, [r7, #20]
 80096a2:	3b01      	subs	r3, #1
 80096a4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80096a6:	68fb      	ldr	r3, [r7, #12]
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	689b      	ldr	r3, [r3, #8]
 80096ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80096b0:	2b80      	cmp	r3, #128	; 0x80
 80096b2:	d0f2      	beq.n	800969a <SPI_EndRxTxTransaction+0x52>
 80096b4:	e000      	b.n	80096b8 <SPI_EndRxTxTransaction+0x70>
        break;
 80096b6:	bf00      	nop
  }

  return HAL_OK;
 80096b8:	2300      	movs	r3, #0
}
 80096ba:	4618      	mov	r0, r3
 80096bc:	3718      	adds	r7, #24
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	20000200 	.word	0x20000200
 80096c8:	165e9f81 	.word	0x165e9f81

080096cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80096cc:	b580      	push	{r7, lr}
 80096ce:	b082      	sub	sp, #8
 80096d0:	af00      	add	r7, sp, #0
 80096d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	2b00      	cmp	r3, #0
 80096d8:	d101      	bne.n	80096de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80096da:	2301      	movs	r3, #1
 80096dc:	e0a1      	b.n	8009822 <HAL_TIM_Base_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 80096de:	687b      	ldr	r3, [r7, #4]
 80096e0:	681b      	ldr	r3, [r3, #0]
 80096e2:	4a52      	ldr	r2, [pc, #328]	; (800982c <HAL_TIM_Base_Init+0x160>)
 80096e4:	4293      	cmp	r3, r2
 80096e6:	d045      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80096f0:	d040      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	4a4e      	ldr	r2, [pc, #312]	; (8009830 <HAL_TIM_Base_Init+0x164>)
 80096f8:	4293      	cmp	r3, r2
 80096fa:	d03b      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	4a4c      	ldr	r2, [pc, #304]	; (8009834 <HAL_TIM_Base_Init+0x168>)
 8009702:	4293      	cmp	r3, r2
 8009704:	d036      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	4a4b      	ldr	r2, [pc, #300]	; (8009838 <HAL_TIM_Base_Init+0x16c>)
 800970c:	4293      	cmp	r3, r2
 800970e:	d031      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	4a49      	ldr	r2, [pc, #292]	; (800983c <HAL_TIM_Base_Init+0x170>)
 8009716:	4293      	cmp	r3, r2
 8009718:	d02c      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	4a48      	ldr	r2, [pc, #288]	; (8009840 <HAL_TIM_Base_Init+0x174>)
 8009720:	4293      	cmp	r3, r2
 8009722:	d027      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	4a46      	ldr	r2, [pc, #280]	; (8009844 <HAL_TIM_Base_Init+0x178>)
 800972a:	4293      	cmp	r3, r2
 800972c:	d022      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 800972e:	687b      	ldr	r3, [r7, #4]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	4a45      	ldr	r2, [pc, #276]	; (8009848 <HAL_TIM_Base_Init+0x17c>)
 8009734:	4293      	cmp	r3, r2
 8009736:	d01d      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	681b      	ldr	r3, [r3, #0]
 800973c:	4a43      	ldr	r2, [pc, #268]	; (800984c <HAL_TIM_Base_Init+0x180>)
 800973e:	4293      	cmp	r3, r2
 8009740:	d018      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	681b      	ldr	r3, [r3, #0]
 8009746:	4a42      	ldr	r2, [pc, #264]	; (8009850 <HAL_TIM_Base_Init+0x184>)
 8009748:	4293      	cmp	r3, r2
 800974a:	d013      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 800974c:	687b      	ldr	r3, [r7, #4]
 800974e:	681b      	ldr	r3, [r3, #0]
 8009750:	4a40      	ldr	r2, [pc, #256]	; (8009854 <HAL_TIM_Base_Init+0x188>)
 8009752:	4293      	cmp	r3, r2
 8009754:	d00e      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	4a3f      	ldr	r2, [pc, #252]	; (8009858 <HAL_TIM_Base_Init+0x18c>)
 800975c:	4293      	cmp	r3, r2
 800975e:	d009      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a3d      	ldr	r2, [pc, #244]	; (800985c <HAL_TIM_Base_Init+0x190>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d004      	beq.n	8009774 <HAL_TIM_Base_Init+0xa8>
 800976a:	f44f 7189 	mov.w	r1, #274	; 0x112
 800976e:	483c      	ldr	r0, [pc, #240]	; (8009860 <HAL_TIM_Base_Init+0x194>)
 8009770:	f7f9 ff99 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	689b      	ldr	r3, [r3, #8]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d014      	beq.n	80097a6 <HAL_TIM_Base_Init+0xda>
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	2b10      	cmp	r3, #16
 8009782:	d010      	beq.n	80097a6 <HAL_TIM_Base_Init+0xda>
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	689b      	ldr	r3, [r3, #8]
 8009788:	2b20      	cmp	r3, #32
 800978a:	d00c      	beq.n	80097a6 <HAL_TIM_Base_Init+0xda>
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	689b      	ldr	r3, [r3, #8]
 8009790:	2b40      	cmp	r3, #64	; 0x40
 8009792:	d008      	beq.n	80097a6 <HAL_TIM_Base_Init+0xda>
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	689b      	ldr	r3, [r3, #8]
 8009798:	2b60      	cmp	r3, #96	; 0x60
 800979a:	d004      	beq.n	80097a6 <HAL_TIM_Base_Init+0xda>
 800979c:	f240 1113 	movw	r1, #275	; 0x113
 80097a0:	482f      	ldr	r0, [pc, #188]	; (8009860 <HAL_TIM_Base_Init+0x194>)
 80097a2:	f7f9 ff80 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	691b      	ldr	r3, [r3, #16]
 80097aa:	2b00      	cmp	r3, #0
 80097ac:	d00e      	beq.n	80097cc <HAL_TIM_Base_Init+0x100>
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	691b      	ldr	r3, [r3, #16]
 80097b2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80097b6:	d009      	beq.n	80097cc <HAL_TIM_Base_Init+0x100>
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	691b      	ldr	r3, [r3, #16]
 80097bc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80097c0:	d004      	beq.n	80097cc <HAL_TIM_Base_Init+0x100>
 80097c2:	f44f 718a 	mov.w	r1, #276	; 0x114
 80097c6:	4826      	ldr	r0, [pc, #152]	; (8009860 <HAL_TIM_Base_Init+0x194>)
 80097c8:	f7f9 ff6d 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	699b      	ldr	r3, [r3, #24]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d008      	beq.n	80097e6 <HAL_TIM_Base_Init+0x11a>
 80097d4:	687b      	ldr	r3, [r7, #4]
 80097d6:	699b      	ldr	r3, [r3, #24]
 80097d8:	2b80      	cmp	r3, #128	; 0x80
 80097da:	d004      	beq.n	80097e6 <HAL_TIM_Base_Init+0x11a>
 80097dc:	f240 1115 	movw	r1, #277	; 0x115
 80097e0:	481f      	ldr	r0, [pc, #124]	; (8009860 <HAL_TIM_Base_Init+0x194>)
 80097e2:	f7f9 ff60 	bl	80036a6 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 80097e6:	687b      	ldr	r3, [r7, #4]
 80097e8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80097ec:	b2db      	uxtb	r3, r3
 80097ee:	2b00      	cmp	r3, #0
 80097f0:	d106      	bne.n	8009800 <HAL_TIM_Base_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2200      	movs	r2, #0
 80097f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80097fa:	6878      	ldr	r0, [r7, #4]
 80097fc:	f7fa fe3c 	bl	8004478 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2202      	movs	r2, #2
 8009804:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	681a      	ldr	r2, [r3, #0]
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	3304      	adds	r3, #4
 8009810:	4619      	mov	r1, r3
 8009812:	4610      	mov	r0, r2
 8009814:	f001 fa62 	bl	800acdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	2201      	movs	r2, #1
 800981c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009820:	2300      	movs	r3, #0
}
 8009822:	4618      	mov	r0, r3
 8009824:	3708      	adds	r7, #8
 8009826:	46bd      	mov	sp, r7
 8009828:	bd80      	pop	{r7, pc}
 800982a:	bf00      	nop
 800982c:	40010000 	.word	0x40010000
 8009830:	40000400 	.word	0x40000400
 8009834:	40000800 	.word	0x40000800
 8009838:	40000c00 	.word	0x40000c00
 800983c:	40001000 	.word	0x40001000
 8009840:	40001400 	.word	0x40001400
 8009844:	40010400 	.word	0x40010400
 8009848:	40014000 	.word	0x40014000
 800984c:	40014400 	.word	0x40014400
 8009850:	40014800 	.word	0x40014800
 8009854:	40001800 	.word	0x40001800
 8009858:	40001c00 	.word	0x40001c00
 800985c:	40002000 	.word	0x40002000
 8009860:	0800e7bc 	.word	0x0800e7bc

08009864 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009864:	b580      	push	{r7, lr}
 8009866:	b084      	sub	sp, #16
 8009868:	af00      	add	r7, sp, #0
 800986a:	6078      	str	r0, [r7, #4]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	4a33      	ldr	r2, [pc, #204]	; (8009940 <HAL_TIM_Base_Start+0xdc>)
 8009872:	4293      	cmp	r3, r2
 8009874:	d045      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800987e:	d040      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a2f      	ldr	r2, [pc, #188]	; (8009944 <HAL_TIM_Base_Start+0xe0>)
 8009886:	4293      	cmp	r3, r2
 8009888:	d03b      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 800988a:	687b      	ldr	r3, [r7, #4]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	4a2e      	ldr	r2, [pc, #184]	; (8009948 <HAL_TIM_Base_Start+0xe4>)
 8009890:	4293      	cmp	r3, r2
 8009892:	d036      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	4a2c      	ldr	r2, [pc, #176]	; (800994c <HAL_TIM_Base_Start+0xe8>)
 800989a:	4293      	cmp	r3, r2
 800989c:	d031      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	4a2b      	ldr	r2, [pc, #172]	; (8009950 <HAL_TIM_Base_Start+0xec>)
 80098a4:	4293      	cmp	r3, r2
 80098a6:	d02c      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 80098a8:	687b      	ldr	r3, [r7, #4]
 80098aa:	681b      	ldr	r3, [r3, #0]
 80098ac:	4a29      	ldr	r2, [pc, #164]	; (8009954 <HAL_TIM_Base_Start+0xf0>)
 80098ae:	4293      	cmp	r3, r2
 80098b0:	d027      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 80098b2:	687b      	ldr	r3, [r7, #4]
 80098b4:	681b      	ldr	r3, [r3, #0]
 80098b6:	4a28      	ldr	r2, [pc, #160]	; (8009958 <HAL_TIM_Base_Start+0xf4>)
 80098b8:	4293      	cmp	r3, r2
 80098ba:	d022      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	681b      	ldr	r3, [r3, #0]
 80098c0:	4a26      	ldr	r2, [pc, #152]	; (800995c <HAL_TIM_Base_Start+0xf8>)
 80098c2:	4293      	cmp	r3, r2
 80098c4:	d01d      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	4a25      	ldr	r2, [pc, #148]	; (8009960 <HAL_TIM_Base_Start+0xfc>)
 80098cc:	4293      	cmp	r3, r2
 80098ce:	d018      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	681b      	ldr	r3, [r3, #0]
 80098d4:	4a23      	ldr	r2, [pc, #140]	; (8009964 <HAL_TIM_Base_Start+0x100>)
 80098d6:	4293      	cmp	r3, r2
 80098d8:	d013      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	681b      	ldr	r3, [r3, #0]
 80098de:	4a22      	ldr	r2, [pc, #136]	; (8009968 <HAL_TIM_Base_Start+0x104>)
 80098e0:	4293      	cmp	r3, r2
 80098e2:	d00e      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 80098e4:	687b      	ldr	r3, [r7, #4]
 80098e6:	681b      	ldr	r3, [r3, #0]
 80098e8:	4a20      	ldr	r2, [pc, #128]	; (800996c <HAL_TIM_Base_Start+0x108>)
 80098ea:	4293      	cmp	r3, r2
 80098ec:	d009      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	4a1f      	ldr	r2, [pc, #124]	; (8009970 <HAL_TIM_Base_Start+0x10c>)
 80098f4:	4293      	cmp	r3, r2
 80098f6:	d004      	beq.n	8009902 <HAL_TIM_Base_Start+0x9e>
 80098f8:	f240 1185 	movw	r1, #389	; 0x185
 80098fc:	481d      	ldr	r0, [pc, #116]	; (8009974 <HAL_TIM_Base_Start+0x110>)
 80098fe:	f7f9 fed2 	bl	80036a6 <assert_failed>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	2202      	movs	r2, #2
 8009906:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	689b      	ldr	r3, [r3, #8]
 8009910:	f003 0307 	and.w	r3, r3, #7
 8009914:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	2b06      	cmp	r3, #6
 800991a:	d007      	beq.n	800992c <HAL_TIM_Base_Start+0xc8>
  {
    __HAL_TIM_ENABLE(htim);
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	681b      	ldr	r3, [r3, #0]
 8009920:	681a      	ldr	r2, [r3, #0]
 8009922:	687b      	ldr	r3, [r7, #4]
 8009924:	681b      	ldr	r3, [r3, #0]
 8009926:	f042 0201 	orr.w	r2, r2, #1
 800992a:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2201      	movs	r2, #1
 8009930:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8009934:	2300      	movs	r3, #0
}
 8009936:	4618      	mov	r0, r3
 8009938:	3710      	adds	r7, #16
 800993a:	46bd      	mov	sp, r7
 800993c:	bd80      	pop	{r7, pc}
 800993e:	bf00      	nop
 8009940:	40010000 	.word	0x40010000
 8009944:	40000400 	.word	0x40000400
 8009948:	40000800 	.word	0x40000800
 800994c:	40000c00 	.word	0x40000c00
 8009950:	40001000 	.word	0x40001000
 8009954:	40001400 	.word	0x40001400
 8009958:	40010400 	.word	0x40010400
 800995c:	40014000 	.word	0x40014000
 8009960:	40014400 	.word	0x40014400
 8009964:	40014800 	.word	0x40014800
 8009968:	40001800 	.word	0x40001800
 800996c:	40001c00 	.word	0x40001c00
 8009970:	40002000 	.word	0x40002000
 8009974:	0800e7bc 	.word	0x0800e7bc

08009978 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009978:	b580      	push	{r7, lr}
 800997a:	b082      	sub	sp, #8
 800997c:	af00      	add	r7, sp, #0
 800997e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009980:	687b      	ldr	r3, [r7, #4]
 8009982:	2b00      	cmp	r3, #0
 8009984:	d101      	bne.n	800998a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009986:	2301      	movs	r3, #1
 8009988:	e0a1      	b.n	8009ace <HAL_TIM_PWM_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	4a52      	ldr	r2, [pc, #328]	; (8009ad8 <HAL_TIM_PWM_Init+0x160>)
 8009990:	4293      	cmp	r3, r2
 8009992:	d045      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 8009994:	687b      	ldr	r3, [r7, #4]
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800999c:	d040      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	4a4e      	ldr	r2, [pc, #312]	; (8009adc <HAL_TIM_PWM_Init+0x164>)
 80099a4:	4293      	cmp	r3, r2
 80099a6:	d03b      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	681b      	ldr	r3, [r3, #0]
 80099ac:	4a4c      	ldr	r2, [pc, #304]	; (8009ae0 <HAL_TIM_PWM_Init+0x168>)
 80099ae:	4293      	cmp	r3, r2
 80099b0:	d036      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	681b      	ldr	r3, [r3, #0]
 80099b6:	4a4b      	ldr	r2, [pc, #300]	; (8009ae4 <HAL_TIM_PWM_Init+0x16c>)
 80099b8:	4293      	cmp	r3, r2
 80099ba:	d031      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	4a49      	ldr	r2, [pc, #292]	; (8009ae8 <HAL_TIM_PWM_Init+0x170>)
 80099c2:	4293      	cmp	r3, r2
 80099c4:	d02c      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	4a48      	ldr	r2, [pc, #288]	; (8009aec <HAL_TIM_PWM_Init+0x174>)
 80099cc:	4293      	cmp	r3, r2
 80099ce:	d027      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	681b      	ldr	r3, [r3, #0]
 80099d4:	4a46      	ldr	r2, [pc, #280]	; (8009af0 <HAL_TIM_PWM_Init+0x178>)
 80099d6:	4293      	cmp	r3, r2
 80099d8:	d022      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	4a45      	ldr	r2, [pc, #276]	; (8009af4 <HAL_TIM_PWM_Init+0x17c>)
 80099e0:	4293      	cmp	r3, r2
 80099e2:	d01d      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	4a43      	ldr	r2, [pc, #268]	; (8009af8 <HAL_TIM_PWM_Init+0x180>)
 80099ea:	4293      	cmp	r3, r2
 80099ec:	d018      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	4a42      	ldr	r2, [pc, #264]	; (8009afc <HAL_TIM_PWM_Init+0x184>)
 80099f4:	4293      	cmp	r3, r2
 80099f6:	d013      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	681b      	ldr	r3, [r3, #0]
 80099fc:	4a40      	ldr	r2, [pc, #256]	; (8009b00 <HAL_TIM_PWM_Init+0x188>)
 80099fe:	4293      	cmp	r3, r2
 8009a00:	d00e      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	4a3f      	ldr	r2, [pc, #252]	; (8009b04 <HAL_TIM_PWM_Init+0x18c>)
 8009a08:	4293      	cmp	r3, r2
 8009a0a:	d009      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	4a3d      	ldr	r2, [pc, #244]	; (8009b08 <HAL_TIM_PWM_Init+0x190>)
 8009a12:	4293      	cmp	r3, r2
 8009a14:	d004      	beq.n	8009a20 <HAL_TIM_PWM_Init+0xa8>
 8009a16:	f240 419b 	movw	r1, #1179	; 0x49b
 8009a1a:	483c      	ldr	r0, [pc, #240]	; (8009b0c <HAL_TIM_PWM_Init+0x194>)
 8009a1c:	f7f9 fe43 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	689b      	ldr	r3, [r3, #8]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d014      	beq.n	8009a52 <HAL_TIM_PWM_Init+0xda>
 8009a28:	687b      	ldr	r3, [r7, #4]
 8009a2a:	689b      	ldr	r3, [r3, #8]
 8009a2c:	2b10      	cmp	r3, #16
 8009a2e:	d010      	beq.n	8009a52 <HAL_TIM_PWM_Init+0xda>
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	689b      	ldr	r3, [r3, #8]
 8009a34:	2b20      	cmp	r3, #32
 8009a36:	d00c      	beq.n	8009a52 <HAL_TIM_PWM_Init+0xda>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	689b      	ldr	r3, [r3, #8]
 8009a3c:	2b40      	cmp	r3, #64	; 0x40
 8009a3e:	d008      	beq.n	8009a52 <HAL_TIM_PWM_Init+0xda>
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	2b60      	cmp	r3, #96	; 0x60
 8009a46:	d004      	beq.n	8009a52 <HAL_TIM_PWM_Init+0xda>
 8009a48:	f240 419c 	movw	r1, #1180	; 0x49c
 8009a4c:	482f      	ldr	r0, [pc, #188]	; (8009b0c <HAL_TIM_PWM_Init+0x194>)
 8009a4e:	f7f9 fe2a 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009a52:	687b      	ldr	r3, [r7, #4]
 8009a54:	691b      	ldr	r3, [r3, #16]
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d00e      	beq.n	8009a78 <HAL_TIM_PWM_Init+0x100>
 8009a5a:	687b      	ldr	r3, [r7, #4]
 8009a5c:	691b      	ldr	r3, [r3, #16]
 8009a5e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009a62:	d009      	beq.n	8009a78 <HAL_TIM_PWM_Init+0x100>
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a6c:	d004      	beq.n	8009a78 <HAL_TIM_PWM_Init+0x100>
 8009a6e:	f240 419d 	movw	r1, #1181	; 0x49d
 8009a72:	4826      	ldr	r0, [pc, #152]	; (8009b0c <HAL_TIM_PWM_Init+0x194>)
 8009a74:	f7f9 fe17 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	699b      	ldr	r3, [r3, #24]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d008      	beq.n	8009a92 <HAL_TIM_PWM_Init+0x11a>
 8009a80:	687b      	ldr	r3, [r7, #4]
 8009a82:	699b      	ldr	r3, [r3, #24]
 8009a84:	2b80      	cmp	r3, #128	; 0x80
 8009a86:	d004      	beq.n	8009a92 <HAL_TIM_PWM_Init+0x11a>
 8009a88:	f240 419e 	movw	r1, #1182	; 0x49e
 8009a8c:	481f      	ldr	r0, [pc, #124]	; (8009b0c <HAL_TIM_PWM_Init+0x194>)
 8009a8e:	f7f9 fe0a 	bl	80036a6 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d106      	bne.n	8009aac <HAL_TIM_PWM_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	2200      	movs	r2, #0
 8009aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009aa6:	6878      	ldr	r0, [r7, #4]
 8009aa8:	f000 f832 	bl	8009b10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009aac:	687b      	ldr	r3, [r7, #4]
 8009aae:	2202      	movs	r2, #2
 8009ab0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009ab4:	687b      	ldr	r3, [r7, #4]
 8009ab6:	681a      	ldr	r2, [r3, #0]
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	3304      	adds	r3, #4
 8009abc:	4619      	mov	r1, r3
 8009abe:	4610      	mov	r0, r2
 8009ac0:	f001 f90c 	bl	800acdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2201      	movs	r2, #1
 8009ac8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3708      	adds	r7, #8
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}
 8009ad6:	bf00      	nop
 8009ad8:	40010000 	.word	0x40010000
 8009adc:	40000400 	.word	0x40000400
 8009ae0:	40000800 	.word	0x40000800
 8009ae4:	40000c00 	.word	0x40000c00
 8009ae8:	40001000 	.word	0x40001000
 8009aec:	40001400 	.word	0x40001400
 8009af0:	40010400 	.word	0x40010400
 8009af4:	40014000 	.word	0x40014000
 8009af8:	40014400 	.word	0x40014400
 8009afc:	40014800 	.word	0x40014800
 8009b00:	40001800 	.word	0x40001800
 8009b04:	40001c00 	.word	0x40001c00
 8009b08:	40002000 	.word	0x40002000
 8009b0c:	0800e7bc 	.word	0x0800e7bc

08009b10 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009b10:	b480      	push	{r7}
 8009b12:	b083      	sub	sp, #12
 8009b14:	af00      	add	r7, sp, #0
 8009b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009b18:	bf00      	nop
 8009b1a:	370c      	adds	r7, #12
 8009b1c:	46bd      	mov	sp, r7
 8009b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b22:	4770      	bx	lr

08009b24 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009b24:	b580      	push	{r7, lr}
 8009b26:	b084      	sub	sp, #16
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	6078      	str	r0, [r7, #4]
 8009b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	4a6d      	ldr	r2, [pc, #436]	; (8009ce8 <HAL_TIM_PWM_Start+0x1c4>)
 8009b34:	4293      	cmp	r3, r2
 8009b36:	d10f      	bne.n	8009b58 <HAL_TIM_PWM_Start+0x34>
 8009b38:	683b      	ldr	r3, [r7, #0]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	f000 809f 	beq.w	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b40:	683b      	ldr	r3, [r7, #0]
 8009b42:	2b04      	cmp	r3, #4
 8009b44:	f000 809b 	beq.w	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b48:	683b      	ldr	r3, [r7, #0]
 8009b4a:	2b08      	cmp	r3, #8
 8009b4c:	f000 8097 	beq.w	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b50:	683b      	ldr	r3, [r7, #0]
 8009b52:	2b0c      	cmp	r3, #12
 8009b54:	f000 8093 	beq.w	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009b60:	d10e      	bne.n	8009b80 <HAL_TIM_PWM_Start+0x5c>
 8009b62:	683b      	ldr	r3, [r7, #0]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	f000 808a 	beq.w	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b6a:	683b      	ldr	r3, [r7, #0]
 8009b6c:	2b04      	cmp	r3, #4
 8009b6e:	f000 8086 	beq.w	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b72:	683b      	ldr	r3, [r7, #0]
 8009b74:	2b08      	cmp	r3, #8
 8009b76:	f000 8082 	beq.w	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b7a:	683b      	ldr	r3, [r7, #0]
 8009b7c:	2b0c      	cmp	r3, #12
 8009b7e:	d07e      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	4a59      	ldr	r2, [pc, #356]	; (8009cec <HAL_TIM_PWM_Start+0x1c8>)
 8009b86:	4293      	cmp	r3, r2
 8009b88:	d10b      	bne.n	8009ba2 <HAL_TIM_PWM_Start+0x7e>
 8009b8a:	683b      	ldr	r3, [r7, #0]
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d076      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b90:	683b      	ldr	r3, [r7, #0]
 8009b92:	2b04      	cmp	r3, #4
 8009b94:	d073      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	2b08      	cmp	r3, #8
 8009b9a:	d070      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009b9c:	683b      	ldr	r3, [r7, #0]
 8009b9e:	2b0c      	cmp	r3, #12
 8009ba0:	d06d      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	4a52      	ldr	r2, [pc, #328]	; (8009cf0 <HAL_TIM_PWM_Start+0x1cc>)
 8009ba8:	4293      	cmp	r3, r2
 8009baa:	d10b      	bne.n	8009bc4 <HAL_TIM_PWM_Start+0xa0>
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d065      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	2b04      	cmp	r3, #4
 8009bb6:	d062      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009bb8:	683b      	ldr	r3, [r7, #0]
 8009bba:	2b08      	cmp	r3, #8
 8009bbc:	d05f      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	2b0c      	cmp	r3, #12
 8009bc2:	d05c      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	4a4a      	ldr	r2, [pc, #296]	; (8009cf4 <HAL_TIM_PWM_Start+0x1d0>)
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	d10b      	bne.n	8009be6 <HAL_TIM_PWM_Start+0xc2>
 8009bce:	683b      	ldr	r3, [r7, #0]
 8009bd0:	2b00      	cmp	r3, #0
 8009bd2:	d054      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	2b04      	cmp	r3, #4
 8009bd8:	d051      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	2b08      	cmp	r3, #8
 8009bde:	d04e      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009be0:	683b      	ldr	r3, [r7, #0]
 8009be2:	2b0c      	cmp	r3, #12
 8009be4:	d04b      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	681b      	ldr	r3, [r3, #0]
 8009bea:	4a43      	ldr	r2, [pc, #268]	; (8009cf8 <HAL_TIM_PWM_Start+0x1d4>)
 8009bec:	4293      	cmp	r3, r2
 8009bee:	d10b      	bne.n	8009c08 <HAL_TIM_PWM_Start+0xe4>
 8009bf0:	683b      	ldr	r3, [r7, #0]
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d043      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009bf6:	683b      	ldr	r3, [r7, #0]
 8009bf8:	2b04      	cmp	r3, #4
 8009bfa:	d040      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009bfc:	683b      	ldr	r3, [r7, #0]
 8009bfe:	2b08      	cmp	r3, #8
 8009c00:	d03d      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	2b0c      	cmp	r3, #12
 8009c06:	d03a      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	681b      	ldr	r3, [r3, #0]
 8009c0c:	4a3b      	ldr	r2, [pc, #236]	; (8009cfc <HAL_TIM_PWM_Start+0x1d8>)
 8009c0e:	4293      	cmp	r3, r2
 8009c10:	d105      	bne.n	8009c1e <HAL_TIM_PWM_Start+0xfa>
 8009c12:	683b      	ldr	r3, [r7, #0]
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d032      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c18:	683b      	ldr	r3, [r7, #0]
 8009c1a:	2b04      	cmp	r3, #4
 8009c1c:	d02f      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	4a37      	ldr	r2, [pc, #220]	; (8009d00 <HAL_TIM_PWM_Start+0x1dc>)
 8009c24:	4293      	cmp	r3, r2
 8009c26:	d102      	bne.n	8009c2e <HAL_TIM_PWM_Start+0x10a>
 8009c28:	683b      	ldr	r3, [r7, #0]
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d027      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	4a34      	ldr	r2, [pc, #208]	; (8009d04 <HAL_TIM_PWM_Start+0x1e0>)
 8009c34:	4293      	cmp	r3, r2
 8009c36:	d102      	bne.n	8009c3e <HAL_TIM_PWM_Start+0x11a>
 8009c38:	683b      	ldr	r3, [r7, #0]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d01f      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	4a31      	ldr	r2, [pc, #196]	; (8009d08 <HAL_TIM_PWM_Start+0x1e4>)
 8009c44:	4293      	cmp	r3, r2
 8009c46:	d105      	bne.n	8009c54 <HAL_TIM_PWM_Start+0x130>
 8009c48:	683b      	ldr	r3, [r7, #0]
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d017      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	2b04      	cmp	r3, #4
 8009c52:	d014      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	681b      	ldr	r3, [r3, #0]
 8009c58:	4a2c      	ldr	r2, [pc, #176]	; (8009d0c <HAL_TIM_PWM_Start+0x1e8>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d102      	bne.n	8009c64 <HAL_TIM_PWM_Start+0x140>
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d00c      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	681b      	ldr	r3, [r3, #0]
 8009c68:	4a29      	ldr	r2, [pc, #164]	; (8009d10 <HAL_TIM_PWM_Start+0x1ec>)
 8009c6a:	4293      	cmp	r3, r2
 8009c6c:	d102      	bne.n	8009c74 <HAL_TIM_PWM_Start+0x150>
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	2b00      	cmp	r3, #0
 8009c72:	d004      	beq.n	8009c7e <HAL_TIM_PWM_Start+0x15a>
 8009c74:	f240 5113 	movw	r1, #1299	; 0x513
 8009c78:	4826      	ldr	r0, [pc, #152]	; (8009d14 <HAL_TIM_PWM_Start+0x1f0>)
 8009c7a:	f7f9 fd14 	bl	80036a6 <assert_failed>

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	2201      	movs	r2, #1
 8009c84:	6839      	ldr	r1, [r7, #0]
 8009c86:	4618      	mov	r0, r3
 8009c88:	f001 fcc6 	bl	800b618 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	4a15      	ldr	r2, [pc, #84]	; (8009ce8 <HAL_TIM_PWM_Start+0x1c4>)
 8009c92:	4293      	cmp	r3, r2
 8009c94:	d004      	beq.n	8009ca0 <HAL_TIM_PWM_Start+0x17c>
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	681b      	ldr	r3, [r3, #0]
 8009c9a:	4a17      	ldr	r2, [pc, #92]	; (8009cf8 <HAL_TIM_PWM_Start+0x1d4>)
 8009c9c:	4293      	cmp	r3, r2
 8009c9e:	d101      	bne.n	8009ca4 <HAL_TIM_PWM_Start+0x180>
 8009ca0:	2301      	movs	r3, #1
 8009ca2:	e000      	b.n	8009ca6 <HAL_TIM_PWM_Start+0x182>
 8009ca4:	2300      	movs	r3, #0
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d007      	beq.n	8009cba <HAL_TIM_PWM_Start+0x196>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009cb8:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009cba:	687b      	ldr	r3, [r7, #4]
 8009cbc:	681b      	ldr	r3, [r3, #0]
 8009cbe:	689b      	ldr	r3, [r3, #8]
 8009cc0:	f003 0307 	and.w	r3, r3, #7
 8009cc4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009cc6:	68fb      	ldr	r3, [r7, #12]
 8009cc8:	2b06      	cmp	r3, #6
 8009cca:	d007      	beq.n	8009cdc <HAL_TIM_PWM_Start+0x1b8>
  {
    __HAL_TIM_ENABLE(htim);
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	681a      	ldr	r2, [r3, #0]
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f042 0201 	orr.w	r2, r2, #1
 8009cda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009cdc:	2300      	movs	r3, #0
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3710      	adds	r7, #16
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	40010000 	.word	0x40010000
 8009cec:	40000400 	.word	0x40000400
 8009cf0:	40000800 	.word	0x40000800
 8009cf4:	40000c00 	.word	0x40000c00
 8009cf8:	40010400 	.word	0x40010400
 8009cfc:	40014000 	.word	0x40014000
 8009d00:	40014400 	.word	0x40014400
 8009d04:	40014800 	.word	0x40014800
 8009d08:	40001800 	.word	0x40001800
 8009d0c:	40001c00 	.word	0x40001c00
 8009d10:	40002000 	.word	0x40002000
 8009d14:	0800e7bc 	.word	0x0800e7bc

08009d18 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8009d18:	b580      	push	{r7, lr}
 8009d1a:	b082      	sub	sp, #8
 8009d1c:	af00      	add	r7, sp, #0
 8009d1e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009d20:	687b      	ldr	r3, [r7, #4]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d101      	bne.n	8009d2a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	e0a1      	b.n	8009e6e <HAL_TIM_IC_Init+0x156>
  }

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	681b      	ldr	r3, [r3, #0]
 8009d2e:	4a52      	ldr	r2, [pc, #328]	; (8009e78 <HAL_TIM_IC_Init+0x160>)
 8009d30:	4293      	cmp	r3, r2
 8009d32:	d045      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	681b      	ldr	r3, [r3, #0]
 8009d38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d3c:	d040      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	4a4e      	ldr	r2, [pc, #312]	; (8009e7c <HAL_TIM_IC_Init+0x164>)
 8009d44:	4293      	cmp	r3, r2
 8009d46:	d03b      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	4a4c      	ldr	r2, [pc, #304]	; (8009e80 <HAL_TIM_IC_Init+0x168>)
 8009d4e:	4293      	cmp	r3, r2
 8009d50:	d036      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	4a4b      	ldr	r2, [pc, #300]	; (8009e84 <HAL_TIM_IC_Init+0x16c>)
 8009d58:	4293      	cmp	r3, r2
 8009d5a:	d031      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	4a49      	ldr	r2, [pc, #292]	; (8009e88 <HAL_TIM_IC_Init+0x170>)
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d02c      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d66:	687b      	ldr	r3, [r7, #4]
 8009d68:	681b      	ldr	r3, [r3, #0]
 8009d6a:	4a48      	ldr	r2, [pc, #288]	; (8009e8c <HAL_TIM_IC_Init+0x174>)
 8009d6c:	4293      	cmp	r3, r2
 8009d6e:	d027      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d70:	687b      	ldr	r3, [r7, #4]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	4a46      	ldr	r2, [pc, #280]	; (8009e90 <HAL_TIM_IC_Init+0x178>)
 8009d76:	4293      	cmp	r3, r2
 8009d78:	d022      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	4a45      	ldr	r2, [pc, #276]	; (8009e94 <HAL_TIM_IC_Init+0x17c>)
 8009d80:	4293      	cmp	r3, r2
 8009d82:	d01d      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	4a43      	ldr	r2, [pc, #268]	; (8009e98 <HAL_TIM_IC_Init+0x180>)
 8009d8a:	4293      	cmp	r3, r2
 8009d8c:	d018      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	4a42      	ldr	r2, [pc, #264]	; (8009e9c <HAL_TIM_IC_Init+0x184>)
 8009d94:	4293      	cmp	r3, r2
 8009d96:	d013      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	4a40      	ldr	r2, [pc, #256]	; (8009ea0 <HAL_TIM_IC_Init+0x188>)
 8009d9e:	4293      	cmp	r3, r2
 8009da0:	d00e      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	681b      	ldr	r3, [r3, #0]
 8009da6:	4a3f      	ldr	r2, [pc, #252]	; (8009ea4 <HAL_TIM_IC_Init+0x18c>)
 8009da8:	4293      	cmp	r3, r2
 8009daa:	d009      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009dac:	687b      	ldr	r3, [r7, #4]
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	4a3d      	ldr	r2, [pc, #244]	; (8009ea8 <HAL_TIM_IC_Init+0x190>)
 8009db2:	4293      	cmp	r3, r2
 8009db4:	d004      	beq.n	8009dc0 <HAL_TIM_IC_Init+0xa8>
 8009db6:	f240 61d9 	movw	r1, #1753	; 0x6d9
 8009dba:	483c      	ldr	r0, [pc, #240]	; (8009eac <HAL_TIM_IC_Init+0x194>)
 8009dbc:	f7f9 fc73 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	689b      	ldr	r3, [r3, #8]
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	d014      	beq.n	8009df2 <HAL_TIM_IC_Init+0xda>
 8009dc8:	687b      	ldr	r3, [r7, #4]
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	2b10      	cmp	r3, #16
 8009dce:	d010      	beq.n	8009df2 <HAL_TIM_IC_Init+0xda>
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	689b      	ldr	r3, [r3, #8]
 8009dd4:	2b20      	cmp	r3, #32
 8009dd6:	d00c      	beq.n	8009df2 <HAL_TIM_IC_Init+0xda>
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	2b40      	cmp	r3, #64	; 0x40
 8009dde:	d008      	beq.n	8009df2 <HAL_TIM_IC_Init+0xda>
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	689b      	ldr	r3, [r3, #8]
 8009de4:	2b60      	cmp	r3, #96	; 0x60
 8009de6:	d004      	beq.n	8009df2 <HAL_TIM_IC_Init+0xda>
 8009de8:	f240 61da 	movw	r1, #1754	; 0x6da
 8009dec:	482f      	ldr	r0, [pc, #188]	; (8009eac <HAL_TIM_IC_Init+0x194>)
 8009dee:	f7f9 fc5a 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	691b      	ldr	r3, [r3, #16]
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d00e      	beq.n	8009e18 <HAL_TIM_IC_Init+0x100>
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	691b      	ldr	r3, [r3, #16]
 8009dfe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009e02:	d009      	beq.n	8009e18 <HAL_TIM_IC_Init+0x100>
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	691b      	ldr	r3, [r3, #16]
 8009e08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009e0c:	d004      	beq.n	8009e18 <HAL_TIM_IC_Init+0x100>
 8009e0e:	f240 61db 	movw	r1, #1755	; 0x6db
 8009e12:	4826      	ldr	r0, [pc, #152]	; (8009eac <HAL_TIM_IC_Init+0x194>)
 8009e14:	f7f9 fc47 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	699b      	ldr	r3, [r3, #24]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d008      	beq.n	8009e32 <HAL_TIM_IC_Init+0x11a>
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	699b      	ldr	r3, [r3, #24]
 8009e24:	2b80      	cmp	r3, #128	; 0x80
 8009e26:	d004      	beq.n	8009e32 <HAL_TIM_IC_Init+0x11a>
 8009e28:	f240 61dc 	movw	r1, #1756	; 0x6dc
 8009e2c:	481f      	ldr	r0, [pc, #124]	; (8009eac <HAL_TIM_IC_Init+0x194>)
 8009e2e:	f7f9 fc3a 	bl	80036a6 <assert_failed>

  if (htim->State == HAL_TIM_STATE_RESET)
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009e38:	b2db      	uxtb	r3, r3
 8009e3a:	2b00      	cmp	r3, #0
 8009e3c:	d106      	bne.n	8009e4c <HAL_TIM_IC_Init+0x134>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2200      	movs	r2, #0
 8009e42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f000 f832 	bl	8009eb0 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	2202      	movs	r2, #2
 8009e50:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681a      	ldr	r2, [r3, #0]
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	3304      	adds	r3, #4
 8009e5c:	4619      	mov	r1, r3
 8009e5e:	4610      	mov	r0, r2
 8009e60:	f000 ff3c 	bl	800acdc <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	2201      	movs	r2, #1
 8009e68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009e6c:	2300      	movs	r3, #0
}
 8009e6e:	4618      	mov	r0, r3
 8009e70:	3708      	adds	r7, #8
 8009e72:	46bd      	mov	sp, r7
 8009e74:	bd80      	pop	{r7, pc}
 8009e76:	bf00      	nop
 8009e78:	40010000 	.word	0x40010000
 8009e7c:	40000400 	.word	0x40000400
 8009e80:	40000800 	.word	0x40000800
 8009e84:	40000c00 	.word	0x40000c00
 8009e88:	40001000 	.word	0x40001000
 8009e8c:	40001400 	.word	0x40001400
 8009e90:	40010400 	.word	0x40010400
 8009e94:	40014000 	.word	0x40014000
 8009e98:	40014400 	.word	0x40014400
 8009e9c:	40014800 	.word	0x40014800
 8009ea0:	40001800 	.word	0x40001800
 8009ea4:	40001c00 	.word	0x40001c00
 8009ea8:	40002000 	.word	0x40002000
 8009eac:	0800e7bc 	.word	0x0800e7bc

08009eb0 <HAL_TIM_IC_MspInit>:
  * @brief  Initializes the TIM Input Capture MSP.
  * @param  htim TIM Input Capture handle
  * @retval None
  */
__weak void HAL_TIM_IC_MspInit(TIM_HandleTypeDef *htim)
{
 8009eb0:	b480      	push	{r7}
 8009eb2:	b083      	sub	sp, #12
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_MspInit could be implemented in the user file
   */
}
 8009eb8:	bf00      	nop
 8009eba:	370c      	adds	r7, #12
 8009ebc:	46bd      	mov	sp, r7
 8009ebe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ec2:	4770      	bx	lr

08009ec4 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8009ec4:	b580      	push	{r7, lr}
 8009ec6:	b084      	sub	sp, #16
 8009ec8:	af00      	add	r7, sp, #0
 8009eca:	60f8      	str	r0, [r7, #12]
 8009ecc:	60b9      	str	r1, [r7, #8]
 8009ece:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	681b      	ldr	r3, [r3, #0]
 8009ed4:	4a7c      	ldr	r2, [pc, #496]	; (800a0c8 <HAL_TIM_IC_ConfigChannel+0x204>)
 8009ed6:	4293      	cmp	r3, r2
 8009ed8:	d03b      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009eda:	68fb      	ldr	r3, [r7, #12]
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009ee2:	d036      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009ee4:	68fb      	ldr	r3, [r7, #12]
 8009ee6:	681b      	ldr	r3, [r3, #0]
 8009ee8:	4a78      	ldr	r2, [pc, #480]	; (800a0cc <HAL_TIM_IC_ConfigChannel+0x208>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d031      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	681b      	ldr	r3, [r3, #0]
 8009ef2:	4a77      	ldr	r2, [pc, #476]	; (800a0d0 <HAL_TIM_IC_ConfigChannel+0x20c>)
 8009ef4:	4293      	cmp	r3, r2
 8009ef6:	d02c      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009ef8:	68fb      	ldr	r3, [r7, #12]
 8009efa:	681b      	ldr	r3, [r3, #0]
 8009efc:	4a75      	ldr	r2, [pc, #468]	; (800a0d4 <HAL_TIM_IC_ConfigChannel+0x210>)
 8009efe:	4293      	cmp	r3, r2
 8009f00:	d027      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	4a74      	ldr	r2, [pc, #464]	; (800a0d8 <HAL_TIM_IC_ConfigChannel+0x214>)
 8009f08:	4293      	cmp	r3, r2
 8009f0a:	d022      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009f0c:	68fb      	ldr	r3, [r7, #12]
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	4a72      	ldr	r2, [pc, #456]	; (800a0dc <HAL_TIM_IC_ConfigChannel+0x218>)
 8009f12:	4293      	cmp	r3, r2
 8009f14:	d01d      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	681b      	ldr	r3, [r3, #0]
 8009f1a:	4a71      	ldr	r2, [pc, #452]	; (800a0e0 <HAL_TIM_IC_ConfigChannel+0x21c>)
 8009f1c:	4293      	cmp	r3, r2
 8009f1e:	d018      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	681b      	ldr	r3, [r3, #0]
 8009f24:	4a6f      	ldr	r2, [pc, #444]	; (800a0e4 <HAL_TIM_IC_ConfigChannel+0x220>)
 8009f26:	4293      	cmp	r3, r2
 8009f28:	d013      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	681b      	ldr	r3, [r3, #0]
 8009f2e:	4a6e      	ldr	r2, [pc, #440]	; (800a0e8 <HAL_TIM_IC_ConfigChannel+0x224>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d00e      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	681b      	ldr	r3, [r3, #0]
 8009f38:	4a6c      	ldr	r2, [pc, #432]	; (800a0ec <HAL_TIM_IC_ConfigChannel+0x228>)
 8009f3a:	4293      	cmp	r3, r2
 8009f3c:	d009      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	4a6b      	ldr	r2, [pc, #428]	; (800a0f0 <HAL_TIM_IC_ConfigChannel+0x22c>)
 8009f44:	4293      	cmp	r3, r2
 8009f46:	d004      	beq.n	8009f52 <HAL_TIM_IC_ConfigChannel+0x8e>
 8009f48:	f640 5189 	movw	r1, #3465	; 0xd89
 8009f4c:	4869      	ldr	r0, [pc, #420]	; (800a0f4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8009f4e:	f7f9 fbaa 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_IC_POLARITY(sConfig->ICPolarity));
 8009f52:	68bb      	ldr	r3, [r7, #8]
 8009f54:	681b      	ldr	r3, [r3, #0]
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	d00c      	beq.n	8009f74 <HAL_TIM_IC_ConfigChannel+0xb0>
 8009f5a:	68bb      	ldr	r3, [r7, #8]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	2b02      	cmp	r3, #2
 8009f60:	d008      	beq.n	8009f74 <HAL_TIM_IC_ConfigChannel+0xb0>
 8009f62:	68bb      	ldr	r3, [r7, #8]
 8009f64:	681b      	ldr	r3, [r3, #0]
 8009f66:	2b0a      	cmp	r3, #10
 8009f68:	d004      	beq.n	8009f74 <HAL_TIM_IC_ConfigChannel+0xb0>
 8009f6a:	f640 518a 	movw	r1, #3466	; 0xd8a
 8009f6e:	4861      	ldr	r0, [pc, #388]	; (800a0f4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8009f70:	f7f9 fb99 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
 8009f74:	68bb      	ldr	r3, [r7, #8]
 8009f76:	685b      	ldr	r3, [r3, #4]
 8009f78:	2b01      	cmp	r3, #1
 8009f7a:	d00c      	beq.n	8009f96 <HAL_TIM_IC_ConfigChannel+0xd2>
 8009f7c:	68bb      	ldr	r3, [r7, #8]
 8009f7e:	685b      	ldr	r3, [r3, #4]
 8009f80:	2b02      	cmp	r3, #2
 8009f82:	d008      	beq.n	8009f96 <HAL_TIM_IC_ConfigChannel+0xd2>
 8009f84:	68bb      	ldr	r3, [r7, #8]
 8009f86:	685b      	ldr	r3, [r3, #4]
 8009f88:	2b03      	cmp	r3, #3
 8009f8a:	d004      	beq.n	8009f96 <HAL_TIM_IC_ConfigChannel+0xd2>
 8009f8c:	f640 518b 	movw	r1, #3467	; 0xd8b
 8009f90:	4858      	ldr	r0, [pc, #352]	; (800a0f4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8009f92:	f7f9 fb88 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	689b      	ldr	r3, [r3, #8]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d010      	beq.n	8009fc0 <HAL_TIM_IC_ConfigChannel+0xfc>
 8009f9e:	68bb      	ldr	r3, [r7, #8]
 8009fa0:	689b      	ldr	r3, [r3, #8]
 8009fa2:	2b04      	cmp	r3, #4
 8009fa4:	d00c      	beq.n	8009fc0 <HAL_TIM_IC_ConfigChannel+0xfc>
 8009fa6:	68bb      	ldr	r3, [r7, #8]
 8009fa8:	689b      	ldr	r3, [r3, #8]
 8009faa:	2b08      	cmp	r3, #8
 8009fac:	d008      	beq.n	8009fc0 <HAL_TIM_IC_ConfigChannel+0xfc>
 8009fae:	68bb      	ldr	r3, [r7, #8]
 8009fb0:	689b      	ldr	r3, [r3, #8]
 8009fb2:	2b0c      	cmp	r3, #12
 8009fb4:	d004      	beq.n	8009fc0 <HAL_TIM_IC_ConfigChannel+0xfc>
 8009fb6:	f640 518c 	movw	r1, #3468	; 0xd8c
 8009fba:	484e      	ldr	r0, [pc, #312]	; (800a0f4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8009fbc:	f7f9 fb73 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));
 8009fc0:	68bb      	ldr	r3, [r7, #8]
 8009fc2:	68db      	ldr	r3, [r3, #12]
 8009fc4:	2b0f      	cmp	r3, #15
 8009fc6:	d904      	bls.n	8009fd2 <HAL_TIM_IC_ConfigChannel+0x10e>
 8009fc8:	f640 518d 	movw	r1, #3469	; 0xd8d
 8009fcc:	4849      	ldr	r0, [pc, #292]	; (800a0f4 <HAL_TIM_IC_ConfigChannel+0x230>)
 8009fce:	f7f9 fb6a 	bl	80036a6 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 8009fd2:	68fb      	ldr	r3, [r7, #12]
 8009fd4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009fd8:	2b01      	cmp	r3, #1
 8009fda:	d101      	bne.n	8009fe0 <HAL_TIM_IC_ConfigChannel+0x11c>
 8009fdc:	2302      	movs	r3, #2
 8009fde:	e115      	b.n	800a20c <HAL_TIM_IC_ConfigChannel+0x348>
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	2201      	movs	r2, #1
 8009fe4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2202      	movs	r2, #2
 8009fec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (Channel == TIM_CHANNEL_1)
 8009ff0:	687b      	ldr	r3, [r7, #4]
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d11b      	bne.n	800a02e <HAL_TIM_IC_ConfigChannel+0x16a>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8009ff6:	68fb      	ldr	r3, [r7, #12]
 8009ff8:	6818      	ldr	r0, [r3, #0]
 8009ffa:	68bb      	ldr	r3, [r7, #8]
 8009ffc:	6819      	ldr	r1, [r3, #0]
 8009ffe:	68bb      	ldr	r3, [r7, #8]
 800a000:	685a      	ldr	r2, [r3, #4]
 800a002:	68bb      	ldr	r3, [r7, #8]
 800a004:	68db      	ldr	r3, [r3, #12]
 800a006:	f001 f943 	bl	800b290 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	699a      	ldr	r2, [r3, #24]
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	f022 020c 	bic.w	r2, r2, #12
 800a018:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	6999      	ldr	r1, [r3, #24]
 800a020:	68bb      	ldr	r3, [r7, #8]
 800a022:	689a      	ldr	r2, [r3, #8]
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	430a      	orrs	r2, r1
 800a02a:	619a      	str	r2, [r3, #24]
 800a02c:	e0e5      	b.n	800a1fa <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else if (Channel == TIM_CHANNEL_2)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	2b04      	cmp	r3, #4
 800a032:	d161      	bne.n	800a0f8 <HAL_TIM_IC_ConfigChannel+0x234>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	4a23      	ldr	r2, [pc, #140]	; (800a0c8 <HAL_TIM_IC_ConfigChannel+0x204>)
 800a03a:	4293      	cmp	r3, r2
 800a03c:	d027      	beq.n	800a08e <HAL_TIM_IC_ConfigChannel+0x1ca>
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	681b      	ldr	r3, [r3, #0]
 800a042:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a046:	d022      	beq.n	800a08e <HAL_TIM_IC_ConfigChannel+0x1ca>
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	681b      	ldr	r3, [r3, #0]
 800a04c:	4a1f      	ldr	r2, [pc, #124]	; (800a0cc <HAL_TIM_IC_ConfigChannel+0x208>)
 800a04e:	4293      	cmp	r3, r2
 800a050:	d01d      	beq.n	800a08e <HAL_TIM_IC_ConfigChannel+0x1ca>
 800a052:	68fb      	ldr	r3, [r7, #12]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	4a1e      	ldr	r2, [pc, #120]	; (800a0d0 <HAL_TIM_IC_ConfigChannel+0x20c>)
 800a058:	4293      	cmp	r3, r2
 800a05a:	d018      	beq.n	800a08e <HAL_TIM_IC_ConfigChannel+0x1ca>
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	681b      	ldr	r3, [r3, #0]
 800a060:	4a1c      	ldr	r2, [pc, #112]	; (800a0d4 <HAL_TIM_IC_ConfigChannel+0x210>)
 800a062:	4293      	cmp	r3, r2
 800a064:	d013      	beq.n	800a08e <HAL_TIM_IC_ConfigChannel+0x1ca>
 800a066:	68fb      	ldr	r3, [r7, #12]
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4a1b      	ldr	r2, [pc, #108]	; (800a0d8 <HAL_TIM_IC_ConfigChannel+0x214>)
 800a06c:	4293      	cmp	r3, r2
 800a06e:	d00e      	beq.n	800a08e <HAL_TIM_IC_ConfigChannel+0x1ca>
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	4a19      	ldr	r2, [pc, #100]	; (800a0dc <HAL_TIM_IC_ConfigChannel+0x218>)
 800a076:	4293      	cmp	r3, r2
 800a078:	d009      	beq.n	800a08e <HAL_TIM_IC_ConfigChannel+0x1ca>
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	4a1a      	ldr	r2, [pc, #104]	; (800a0e8 <HAL_TIM_IC_ConfigChannel+0x224>)
 800a080:	4293      	cmp	r3, r2
 800a082:	d004      	beq.n	800a08e <HAL_TIM_IC_ConfigChannel+0x1ca>
 800a084:	f640 51a5 	movw	r1, #3493	; 0xda5
 800a088:	481a      	ldr	r0, [pc, #104]	; (800a0f4 <HAL_TIM_IC_ConfigChannel+0x230>)
 800a08a:	f7f9 fb0c 	bl	80036a6 <assert_failed>

    TIM_TI2_SetConfig(htim->Instance,
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	6818      	ldr	r0, [r3, #0]
 800a092:	68bb      	ldr	r3, [r7, #8]
 800a094:	6819      	ldr	r1, [r3, #0]
 800a096:	68bb      	ldr	r3, [r7, #8]
 800a098:	685a      	ldr	r2, [r3, #4]
 800a09a:	68bb      	ldr	r3, [r7, #8]
 800a09c:	68db      	ldr	r3, [r3, #12]
 800a09e:	f001 f99a 	bl	800b3d6 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	699a      	ldr	r2, [r3, #24]
 800a0a8:	68fb      	ldr	r3, [r7, #12]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a0b0:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 800a0b2:	68fb      	ldr	r3, [r7, #12]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	6999      	ldr	r1, [r3, #24]
 800a0b8:	68bb      	ldr	r3, [r7, #8]
 800a0ba:	689b      	ldr	r3, [r3, #8]
 800a0bc:	021a      	lsls	r2, r3, #8
 800a0be:	68fb      	ldr	r3, [r7, #12]
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	430a      	orrs	r2, r1
 800a0c4:	619a      	str	r2, [r3, #24]
 800a0c6:	e098      	b.n	800a1fa <HAL_TIM_IC_ConfigChannel+0x336>
 800a0c8:	40010000 	.word	0x40010000
 800a0cc:	40000400 	.word	0x40000400
 800a0d0:	40000800 	.word	0x40000800
 800a0d4:	40000c00 	.word	0x40000c00
 800a0d8:	40010400 	.word	0x40010400
 800a0dc:	40014000 	.word	0x40014000
 800a0e0:	40014400 	.word	0x40014400
 800a0e4:	40014800 	.word	0x40014800
 800a0e8:	40001800 	.word	0x40001800
 800a0ec:	40001c00 	.word	0x40001c00
 800a0f0:	40002000 	.word	0x40002000
 800a0f4:	0800e7bc 	.word	0x0800e7bc
  }
  else if (Channel == TIM_CHANNEL_3)
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2b08      	cmp	r3, #8
 800a0fc:	d13e      	bne.n	800a17c <HAL_TIM_IC_ConfigChannel+0x2b8>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	4a44      	ldr	r2, [pc, #272]	; (800a214 <HAL_TIM_IC_ConfigChannel+0x350>)
 800a104:	4293      	cmp	r3, r2
 800a106:	d01d      	beq.n	800a144 <HAL_TIM_IC_ConfigChannel+0x280>
 800a108:	68fb      	ldr	r3, [r7, #12]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a110:	d018      	beq.n	800a144 <HAL_TIM_IC_ConfigChannel+0x280>
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	4a40      	ldr	r2, [pc, #256]	; (800a218 <HAL_TIM_IC_ConfigChannel+0x354>)
 800a118:	4293      	cmp	r3, r2
 800a11a:	d013      	beq.n	800a144 <HAL_TIM_IC_ConfigChannel+0x280>
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	4a3e      	ldr	r2, [pc, #248]	; (800a21c <HAL_TIM_IC_ConfigChannel+0x358>)
 800a122:	4293      	cmp	r3, r2
 800a124:	d00e      	beq.n	800a144 <HAL_TIM_IC_ConfigChannel+0x280>
 800a126:	68fb      	ldr	r3, [r7, #12]
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	4a3d      	ldr	r2, [pc, #244]	; (800a220 <HAL_TIM_IC_ConfigChannel+0x35c>)
 800a12c:	4293      	cmp	r3, r2
 800a12e:	d009      	beq.n	800a144 <HAL_TIM_IC_ConfigChannel+0x280>
 800a130:	68fb      	ldr	r3, [r7, #12]
 800a132:	681b      	ldr	r3, [r3, #0]
 800a134:	4a3b      	ldr	r2, [pc, #236]	; (800a224 <HAL_TIM_IC_ConfigChannel+0x360>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d004      	beq.n	800a144 <HAL_TIM_IC_ConfigChannel+0x280>
 800a13a:	f640 51b5 	movw	r1, #3509	; 0xdb5
 800a13e:	483a      	ldr	r0, [pc, #232]	; (800a228 <HAL_TIM_IC_ConfigChannel+0x364>)
 800a140:	f7f9 fab1 	bl	80036a6 <assert_failed>

    TIM_TI3_SetConfig(htim->Instance,
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	6818      	ldr	r0, [r3, #0]
 800a148:	68bb      	ldr	r3, [r7, #8]
 800a14a:	6819      	ldr	r1, [r3, #0]
 800a14c:	68bb      	ldr	r3, [r7, #8]
 800a14e:	685a      	ldr	r2, [r3, #4]
 800a150:	68bb      	ldr	r3, [r7, #8]
 800a152:	68db      	ldr	r3, [r3, #12]
 800a154:	f001 f9ac 	bl	800b4b0 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 800a158:	68fb      	ldr	r3, [r7, #12]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	69da      	ldr	r2, [r3, #28]
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f022 020c 	bic.w	r2, r2, #12
 800a166:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	681b      	ldr	r3, [r3, #0]
 800a16c:	69d9      	ldr	r1, [r3, #28]
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	689a      	ldr	r2, [r3, #8]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	430a      	orrs	r2, r1
 800a178:	61da      	str	r2, [r3, #28]
 800a17a:	e03e      	b.n	800a1fa <HAL_TIM_IC_ConfigChannel+0x336>
  }
  else
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	4a24      	ldr	r2, [pc, #144]	; (800a214 <HAL_TIM_IC_ConfigChannel+0x350>)
 800a182:	4293      	cmp	r3, r2
 800a184:	d01d      	beq.n	800a1c2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	681b      	ldr	r3, [r3, #0]
 800a18a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a18e:	d018      	beq.n	800a1c2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 800a190:	68fb      	ldr	r3, [r7, #12]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	4a20      	ldr	r2, [pc, #128]	; (800a218 <HAL_TIM_IC_ConfigChannel+0x354>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d013      	beq.n	800a1c2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	4a1f      	ldr	r2, [pc, #124]	; (800a21c <HAL_TIM_IC_ConfigChannel+0x358>)
 800a1a0:	4293      	cmp	r3, r2
 800a1a2:	d00e      	beq.n	800a1c2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 800a1a4:	68fb      	ldr	r3, [r7, #12]
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	4a1d      	ldr	r2, [pc, #116]	; (800a220 <HAL_TIM_IC_ConfigChannel+0x35c>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d009      	beq.n	800a1c2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 800a1ae:	68fb      	ldr	r3, [r7, #12]
 800a1b0:	681b      	ldr	r3, [r3, #0]
 800a1b2:	4a1c      	ldr	r2, [pc, #112]	; (800a224 <HAL_TIM_IC_ConfigChannel+0x360>)
 800a1b4:	4293      	cmp	r3, r2
 800a1b6:	d004      	beq.n	800a1c2 <HAL_TIM_IC_ConfigChannel+0x2fe>
 800a1b8:	f640 51c5 	movw	r1, #3525	; 0xdc5
 800a1bc:	481a      	ldr	r0, [pc, #104]	; (800a228 <HAL_TIM_IC_ConfigChannel+0x364>)
 800a1be:	f7f9 fa72 	bl	80036a6 <assert_failed>

    TIM_TI4_SetConfig(htim->Instance,
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	6818      	ldr	r0, [r3, #0]
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	6819      	ldr	r1, [r3, #0]
 800a1ca:	68bb      	ldr	r3, [r7, #8]
 800a1cc:	685a      	ldr	r2, [r3, #4]
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	68db      	ldr	r3, [r3, #12]
 800a1d2:	f001 f9a9 	bl	800b528 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	69da      	ldr	r2, [r3, #28]
 800a1dc:	68fb      	ldr	r3, [r7, #12]
 800a1de:	681b      	ldr	r3, [r3, #0]
 800a1e0:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800a1e4:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800a1e6:	68fb      	ldr	r3, [r7, #12]
 800a1e8:	681b      	ldr	r3, [r3, #0]
 800a1ea:	69d9      	ldr	r1, [r3, #28]
 800a1ec:	68bb      	ldr	r3, [r7, #8]
 800a1ee:	689b      	ldr	r3, [r3, #8]
 800a1f0:	021a      	lsls	r2, r3, #8
 800a1f2:	68fb      	ldr	r3, [r7, #12]
 800a1f4:	681b      	ldr	r3, [r3, #0]
 800a1f6:	430a      	orrs	r2, r1
 800a1f8:	61da      	str	r2, [r3, #28]
  }

  htim->State = HAL_TIM_STATE_READY;
 800a1fa:	68fb      	ldr	r3, [r7, #12]
 800a1fc:	2201      	movs	r2, #1
 800a1fe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a202:	68fb      	ldr	r3, [r7, #12]
 800a204:	2200      	movs	r2, #0
 800a206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a20a:	2300      	movs	r3, #0
}
 800a20c:	4618      	mov	r0, r3
 800a20e:	3710      	adds	r7, #16
 800a210:	46bd      	mov	sp, r7
 800a212:	bd80      	pop	{r7, pc}
 800a214:	40010000 	.word	0x40010000
 800a218:	40000400 	.word	0x40000400
 800a21c:	40000800 	.word	0x40000800
 800a220:	40000c00 	.word	0x40000c00
 800a224:	40010400 	.word	0x40010400
 800a228:	0800e7bc 	.word	0x0800e7bc

0800a22c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	60f8      	str	r0, [r7, #12]
 800a234:	60b9      	str	r1, [r7, #8]
 800a236:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_CHANNELS(Channel));
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d010      	beq.n	800a260 <HAL_TIM_PWM_ConfigChannel+0x34>
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	2b04      	cmp	r3, #4
 800a242:	d00d      	beq.n	800a260 <HAL_TIM_PWM_ConfigChannel+0x34>
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	2b08      	cmp	r3, #8
 800a248:	d00a      	beq.n	800a260 <HAL_TIM_PWM_ConfigChannel+0x34>
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2b0c      	cmp	r3, #12
 800a24e:	d007      	beq.n	800a260 <HAL_TIM_PWM_ConfigChannel+0x34>
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	2b3c      	cmp	r3, #60	; 0x3c
 800a254:	d004      	beq.n	800a260 <HAL_TIM_PWM_ConfigChannel+0x34>
 800a256:	f640 51ec 	movw	r1, #3564	; 0xdec
 800a25a:	4885      	ldr	r0, [pc, #532]	; (800a470 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800a25c:	f7f9 fa23 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
 800a260:	68bb      	ldr	r3, [r7, #8]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	2b60      	cmp	r3, #96	; 0x60
 800a266:	d008      	beq.n	800a27a <HAL_TIM_PWM_ConfigChannel+0x4e>
 800a268:	68bb      	ldr	r3, [r7, #8]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	2b70      	cmp	r3, #112	; 0x70
 800a26e:	d004      	beq.n	800a27a <HAL_TIM_PWM_ConfigChannel+0x4e>
 800a270:	f640 51ed 	movw	r1, #3565	; 0xded
 800a274:	487e      	ldr	r0, [pc, #504]	; (800a470 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800a276:	f7f9 fa16 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	689b      	ldr	r3, [r3, #8]
 800a27e:	2b00      	cmp	r3, #0
 800a280:	d008      	beq.n	800a294 <HAL_TIM_PWM_ConfigChannel+0x68>
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	689b      	ldr	r3, [r3, #8]
 800a286:	2b02      	cmp	r3, #2
 800a288:	d004      	beq.n	800a294 <HAL_TIM_PWM_ConfigChannel+0x68>
 800a28a:	f640 51ee 	movw	r1, #3566	; 0xdee
 800a28e:	4878      	ldr	r0, [pc, #480]	; (800a470 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800a290:	f7f9 fa09 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));
 800a294:	68bb      	ldr	r3, [r7, #8]
 800a296:	691b      	ldr	r3, [r3, #16]
 800a298:	2b00      	cmp	r3, #0
 800a29a:	d008      	beq.n	800a2ae <HAL_TIM_PWM_ConfigChannel+0x82>
 800a29c:	68bb      	ldr	r3, [r7, #8]
 800a29e:	691b      	ldr	r3, [r3, #16]
 800a2a0:	2b04      	cmp	r3, #4
 800a2a2:	d004      	beq.n	800a2ae <HAL_TIM_PWM_ConfigChannel+0x82>
 800a2a4:	f640 51ef 	movw	r1, #3567	; 0xdef
 800a2a8:	4871      	ldr	r0, [pc, #452]	; (800a470 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800a2aa:	f7f9 f9fc 	bl	80036a6 <assert_failed>

  /* Process Locked */
  __HAL_LOCK(htim);
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a2b4:	2b01      	cmp	r3, #1
 800a2b6:	d101      	bne.n	800a2bc <HAL_TIM_PWM_ConfigChannel+0x90>
 800a2b8:	2302      	movs	r3, #2
 800a2ba:	e182      	b.n	800a5c2 <HAL_TIM_PWM_ConfigChannel+0x396>
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	2201      	movs	r2, #1
 800a2c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	2202      	movs	r2, #2
 800a2c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800a2cc:	687b      	ldr	r3, [r7, #4]
 800a2ce:	2b0c      	cmp	r3, #12
 800a2d0:	f200 816d 	bhi.w	800a5ae <HAL_TIM_PWM_ConfigChannel+0x382>
 800a2d4:	a201      	add	r2, pc, #4	; (adr r2, 800a2dc <HAL_TIM_PWM_ConfigChannel+0xb0>)
 800a2d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2da:	bf00      	nop
 800a2dc:	0800a311 	.word	0x0800a311
 800a2e0:	0800a5af 	.word	0x0800a5af
 800a2e4:	0800a5af 	.word	0x0800a5af
 800a2e8:	0800a5af 	.word	0x0800a5af
 800a2ec:	0800a3d3 	.word	0x0800a3d3
 800a2f0:	0800a5af 	.word	0x0800a5af
 800a2f4:	0800a5af 	.word	0x0800a5af
 800a2f8:	0800a5af 	.word	0x0800a5af
 800a2fc:	0800a4a1 	.word	0x0800a4a1
 800a300:	0800a5af 	.word	0x0800a5af
 800a304:	0800a5af 	.word	0x0800a5af
 800a308:	0800a5af 	.word	0x0800a5af
 800a30c:	0800a527 	.word	0x0800a527
  switch (Channel)
  {
    case TIM_CHANNEL_1:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
 800a310:	68fb      	ldr	r3, [r7, #12]
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	4a57      	ldr	r2, [pc, #348]	; (800a474 <HAL_TIM_PWM_ConfigChannel+0x248>)
 800a316:	4293      	cmp	r3, r2
 800a318:	d03b      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a322:	d036      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a324:	68fb      	ldr	r3, [r7, #12]
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	4a53      	ldr	r2, [pc, #332]	; (800a478 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 800a32a:	4293      	cmp	r3, r2
 800a32c:	d031      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	4a52      	ldr	r2, [pc, #328]	; (800a47c <HAL_TIM_PWM_ConfigChannel+0x250>)
 800a334:	4293      	cmp	r3, r2
 800a336:	d02c      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a338:	68fb      	ldr	r3, [r7, #12]
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	4a50      	ldr	r2, [pc, #320]	; (800a480 <HAL_TIM_PWM_ConfigChannel+0x254>)
 800a33e:	4293      	cmp	r3, r2
 800a340:	d027      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	4a4f      	ldr	r2, [pc, #316]	; (800a484 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800a348:	4293      	cmp	r3, r2
 800a34a:	d022      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a4d      	ldr	r2, [pc, #308]	; (800a488 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 800a352:	4293      	cmp	r3, r2
 800a354:	d01d      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a356:	68fb      	ldr	r3, [r7, #12]
 800a358:	681b      	ldr	r3, [r3, #0]
 800a35a:	4a4c      	ldr	r2, [pc, #304]	; (800a48c <HAL_TIM_PWM_ConfigChannel+0x260>)
 800a35c:	4293      	cmp	r3, r2
 800a35e:	d018      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	4a4a      	ldr	r2, [pc, #296]	; (800a490 <HAL_TIM_PWM_ConfigChannel+0x264>)
 800a366:	4293      	cmp	r3, r2
 800a368:	d013      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	4a49      	ldr	r2, [pc, #292]	; (800a494 <HAL_TIM_PWM_ConfigChannel+0x268>)
 800a370:	4293      	cmp	r3, r2
 800a372:	d00e      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a374:	68fb      	ldr	r3, [r7, #12]
 800a376:	681b      	ldr	r3, [r3, #0]
 800a378:	4a47      	ldr	r2, [pc, #284]	; (800a498 <HAL_TIM_PWM_ConfigChannel+0x26c>)
 800a37a:	4293      	cmp	r3, r2
 800a37c:	d009      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	4a46      	ldr	r2, [pc, #280]	; (800a49c <HAL_TIM_PWM_ConfigChannel+0x270>)
 800a384:	4293      	cmp	r3, r2
 800a386:	d004      	beq.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x166>
 800a388:	f640 51fb 	movw	r1, #3579	; 0xdfb
 800a38c:	4838      	ldr	r0, [pc, #224]	; (800a470 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800a38e:	f7f9 f98a 	bl	80036a6 <assert_failed>

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	68b9      	ldr	r1, [r7, #8]
 800a398:	4618      	mov	r0, r3
 800a39a:	f000 fd3f 	bl	800ae1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a39e:	68fb      	ldr	r3, [r7, #12]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	699a      	ldr	r2, [r3, #24]
 800a3a4:	68fb      	ldr	r3, [r7, #12]
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	f042 0208 	orr.w	r2, r2, #8
 800a3ac:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	699a      	ldr	r2, [r3, #24]
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	681b      	ldr	r3, [r3, #0]
 800a3b8:	f022 0204 	bic.w	r2, r2, #4
 800a3bc:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	6999      	ldr	r1, [r3, #24]
 800a3c4:	68bb      	ldr	r3, [r7, #8]
 800a3c6:	691a      	ldr	r2, [r3, #16]
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	430a      	orrs	r2, r1
 800a3ce:	619a      	str	r2, [r3, #24]
      break;
 800a3d0:	e0ee      	b.n	800a5b0 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_2:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	4a27      	ldr	r2, [pc, #156]	; (800a474 <HAL_TIM_PWM_ConfigChannel+0x248>)
 800a3d8:	4293      	cmp	r3, r2
 800a3da:	d027      	beq.n	800a42c <HAL_TIM_PWM_ConfigChannel+0x200>
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a3e4:	d022      	beq.n	800a42c <HAL_TIM_PWM_ConfigChannel+0x200>
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	4a23      	ldr	r2, [pc, #140]	; (800a478 <HAL_TIM_PWM_ConfigChannel+0x24c>)
 800a3ec:	4293      	cmp	r3, r2
 800a3ee:	d01d      	beq.n	800a42c <HAL_TIM_PWM_ConfigChannel+0x200>
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	4a21      	ldr	r2, [pc, #132]	; (800a47c <HAL_TIM_PWM_ConfigChannel+0x250>)
 800a3f6:	4293      	cmp	r3, r2
 800a3f8:	d018      	beq.n	800a42c <HAL_TIM_PWM_ConfigChannel+0x200>
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	4a20      	ldr	r2, [pc, #128]	; (800a480 <HAL_TIM_PWM_ConfigChannel+0x254>)
 800a400:	4293      	cmp	r3, r2
 800a402:	d013      	beq.n	800a42c <HAL_TIM_PWM_ConfigChannel+0x200>
 800a404:	68fb      	ldr	r3, [r7, #12]
 800a406:	681b      	ldr	r3, [r3, #0]
 800a408:	4a1e      	ldr	r2, [pc, #120]	; (800a484 <HAL_TIM_PWM_ConfigChannel+0x258>)
 800a40a:	4293      	cmp	r3, r2
 800a40c:	d00e      	beq.n	800a42c <HAL_TIM_PWM_ConfigChannel+0x200>
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	681b      	ldr	r3, [r3, #0]
 800a412:	4a1d      	ldr	r2, [pc, #116]	; (800a488 <HAL_TIM_PWM_ConfigChannel+0x25c>)
 800a414:	4293      	cmp	r3, r2
 800a416:	d009      	beq.n	800a42c <HAL_TIM_PWM_ConfigChannel+0x200>
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	4a1d      	ldr	r2, [pc, #116]	; (800a494 <HAL_TIM_PWM_ConfigChannel+0x268>)
 800a41e:	4293      	cmp	r3, r2
 800a420:	d004      	beq.n	800a42c <HAL_TIM_PWM_ConfigChannel+0x200>
 800a422:	f640 610c 	movw	r1, #3596	; 0xe0c
 800a426:	4812      	ldr	r0, [pc, #72]	; (800a470 <HAL_TIM_PWM_ConfigChannel+0x244>)
 800a428:	f7f9 f93d 	bl	80036a6 <assert_failed>

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a42c:	68fb      	ldr	r3, [r7, #12]
 800a42e:	681b      	ldr	r3, [r3, #0]
 800a430:	68b9      	ldr	r1, [r7, #8]
 800a432:	4618      	mov	r0, r3
 800a434:	f000 fd8c 	bl	800af50 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	699a      	ldr	r2, [r3, #24]
 800a43e:	68fb      	ldr	r3, [r7, #12]
 800a440:	681b      	ldr	r3, [r3, #0]
 800a442:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a446:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a448:	68fb      	ldr	r3, [r7, #12]
 800a44a:	681b      	ldr	r3, [r3, #0]
 800a44c:	699a      	ldr	r2, [r3, #24]
 800a44e:	68fb      	ldr	r3, [r7, #12]
 800a450:	681b      	ldr	r3, [r3, #0]
 800a452:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a456:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	6999      	ldr	r1, [r3, #24]
 800a45e:	68bb      	ldr	r3, [r7, #8]
 800a460:	691b      	ldr	r3, [r3, #16]
 800a462:	021a      	lsls	r2, r3, #8
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	681b      	ldr	r3, [r3, #0]
 800a468:	430a      	orrs	r2, r1
 800a46a:	619a      	str	r2, [r3, #24]
      break;
 800a46c:	e0a0      	b.n	800a5b0 <HAL_TIM_PWM_ConfigChannel+0x384>
 800a46e:	bf00      	nop
 800a470:	0800e7bc 	.word	0x0800e7bc
 800a474:	40010000 	.word	0x40010000
 800a478:	40000400 	.word	0x40000400
 800a47c:	40000800 	.word	0x40000800
 800a480:	40000c00 	.word	0x40000c00
 800a484:	40010400 	.word	0x40010400
 800a488:	40014000 	.word	0x40014000
 800a48c:	40014400 	.word	0x40014400
 800a490:	40014800 	.word	0x40014800
 800a494:	40001800 	.word	0x40001800
 800a498:	40001c00 	.word	0x40001c00
 800a49c:	40002000 	.word	0x40002000
    }

    case TIM_CHANNEL_3:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	4a49      	ldr	r2, [pc, #292]	; (800a5cc <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 800a4a6:	4293      	cmp	r3, r2
 800a4a8:	d01d      	beq.n	800a4e6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a4b2:	d018      	beq.n	800a4e6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 800a4b4:	68fb      	ldr	r3, [r7, #12]
 800a4b6:	681b      	ldr	r3, [r3, #0]
 800a4b8:	4a45      	ldr	r2, [pc, #276]	; (800a5d0 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 800a4ba:	4293      	cmp	r3, r2
 800a4bc:	d013      	beq.n	800a4e6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	681b      	ldr	r3, [r3, #0]
 800a4c2:	4a44      	ldr	r2, [pc, #272]	; (800a5d4 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 800a4c4:	4293      	cmp	r3, r2
 800a4c6:	d00e      	beq.n	800a4e6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 800a4c8:	68fb      	ldr	r3, [r7, #12]
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	4a42      	ldr	r2, [pc, #264]	; (800a5d8 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 800a4ce:	4293      	cmp	r3, r2
 800a4d0:	d009      	beq.n	800a4e6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	681b      	ldr	r3, [r3, #0]
 800a4d6:	4a41      	ldr	r2, [pc, #260]	; (800a5dc <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 800a4d8:	4293      	cmp	r3, r2
 800a4da:	d004      	beq.n	800a4e6 <HAL_TIM_PWM_ConfigChannel+0x2ba>
 800a4dc:	f640 611d 	movw	r1, #3613	; 0xe1d
 800a4e0:	483f      	ldr	r0, [pc, #252]	; (800a5e0 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 800a4e2:	f7f9 f8e0 	bl	80036a6 <assert_failed>

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	681b      	ldr	r3, [r3, #0]
 800a4ea:	68b9      	ldr	r1, [r7, #8]
 800a4ec:	4618      	mov	r0, r3
 800a4ee:	f000 fdcd 	bl	800b08c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	69da      	ldr	r2, [r3, #28]
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	f042 0208 	orr.w	r2, r2, #8
 800a500:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a502:	68fb      	ldr	r3, [r7, #12]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	69da      	ldr	r2, [r3, #28]
 800a508:	68fb      	ldr	r3, [r7, #12]
 800a50a:	681b      	ldr	r3, [r3, #0]
 800a50c:	f022 0204 	bic.w	r2, r2, #4
 800a510:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a512:	68fb      	ldr	r3, [r7, #12]
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	69d9      	ldr	r1, [r3, #28]
 800a518:	68bb      	ldr	r3, [r7, #8]
 800a51a:	691a      	ldr	r2, [r3, #16]
 800a51c:	68fb      	ldr	r3, [r7, #12]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	430a      	orrs	r2, r1
 800a522:	61da      	str	r2, [r3, #28]
      break;
 800a524:	e044      	b.n	800a5b0 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    case TIM_CHANNEL_4:
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
 800a526:	68fb      	ldr	r3, [r7, #12]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	4a28      	ldr	r2, [pc, #160]	; (800a5cc <HAL_TIM_PWM_ConfigChannel+0x3a0>)
 800a52c:	4293      	cmp	r3, r2
 800a52e:	d01d      	beq.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x340>
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	681b      	ldr	r3, [r3, #0]
 800a534:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a538:	d018      	beq.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x340>
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	4a24      	ldr	r2, [pc, #144]	; (800a5d0 <HAL_TIM_PWM_ConfigChannel+0x3a4>)
 800a540:	4293      	cmp	r3, r2
 800a542:	d013      	beq.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x340>
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	4a22      	ldr	r2, [pc, #136]	; (800a5d4 <HAL_TIM_PWM_ConfigChannel+0x3a8>)
 800a54a:	4293      	cmp	r3, r2
 800a54c:	d00e      	beq.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x340>
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	4a21      	ldr	r2, [pc, #132]	; (800a5d8 <HAL_TIM_PWM_ConfigChannel+0x3ac>)
 800a554:	4293      	cmp	r3, r2
 800a556:	d009      	beq.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x340>
 800a558:	68fb      	ldr	r3, [r7, #12]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	4a1f      	ldr	r2, [pc, #124]	; (800a5dc <HAL_TIM_PWM_ConfigChannel+0x3b0>)
 800a55e:	4293      	cmp	r3, r2
 800a560:	d004      	beq.n	800a56c <HAL_TIM_PWM_ConfigChannel+0x340>
 800a562:	f640 612e 	movw	r1, #3630	; 0xe2e
 800a566:	481e      	ldr	r0, [pc, #120]	; (800a5e0 <HAL_TIM_PWM_ConfigChannel+0x3b4>)
 800a568:	f7f9 f89d 	bl	80036a6 <assert_failed>

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	68b9      	ldr	r1, [r7, #8]
 800a572:	4618      	mov	r0, r3
 800a574:	f000 fe28 	bl	800b1c8 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	69da      	ldr	r2, [r3, #28]
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	681b      	ldr	r3, [r3, #0]
 800a582:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a586:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a588:	68fb      	ldr	r3, [r7, #12]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	69da      	ldr	r2, [r3, #28]
 800a58e:	68fb      	ldr	r3, [r7, #12]
 800a590:	681b      	ldr	r3, [r3, #0]
 800a592:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a596:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	69d9      	ldr	r1, [r3, #28]
 800a59e:	68bb      	ldr	r3, [r7, #8]
 800a5a0:	691b      	ldr	r3, [r3, #16]
 800a5a2:	021a      	lsls	r2, r3, #8
 800a5a4:	68fb      	ldr	r3, [r7, #12]
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	430a      	orrs	r2, r1
 800a5aa:	61da      	str	r2, [r3, #28]
      break;
 800a5ac:	e000      	b.n	800a5b0 <HAL_TIM_PWM_ConfigChannel+0x384>
    }

    default:
      break;
 800a5ae:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800a5b0:	68fb      	ldr	r3, [r7, #12]
 800a5b2:	2201      	movs	r2, #1
 800a5b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a5c0:	2300      	movs	r3, #0
}
 800a5c2:	4618      	mov	r0, r3
 800a5c4:	3710      	adds	r7, #16
 800a5c6:	46bd      	mov	sp, r7
 800a5c8:	bd80      	pop	{r7, pc}
 800a5ca:	bf00      	nop
 800a5cc:	40010000 	.word	0x40010000
 800a5d0:	40000400 	.word	0x40000400
 800a5d4:	40000800 	.word	0x40000800
 800a5d8:	40000c00 	.word	0x40000c00
 800a5dc:	40010400 	.word	0x40010400
 800a5e0:	0800e7bc 	.word	0x0800e7bc

0800a5e4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a5e4:	b580      	push	{r7, lr}
 800a5e6:	b084      	sub	sp, #16
 800a5e8:	af00      	add	r7, sp, #0
 800a5ea:	6078      	str	r0, [r7, #4]
 800a5ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d101      	bne.n	800a5fc <HAL_TIM_ConfigClockSource+0x18>
 800a5f8:	2302      	movs	r3, #2
 800a5fa:	e35b      	b.n	800acb4 <HAL_TIM_ConfigClockSource+0x6d0>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	2201      	movs	r2, #1
 800a600:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	2202      	movs	r2, #2
 800a608:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));
 800a60c:	683b      	ldr	r3, [r7, #0]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a614:	d029      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a616:	683b      	ldr	r3, [r7, #0]
 800a618:	681b      	ldr	r3, [r3, #0]
 800a61a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a61e:	d024      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a620:	683b      	ldr	r3, [r7, #0]
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	2b00      	cmp	r3, #0
 800a626:	d020      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a628:	683b      	ldr	r3, [r7, #0]
 800a62a:	681b      	ldr	r3, [r3, #0]
 800a62c:	2b10      	cmp	r3, #16
 800a62e:	d01c      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a630:	683b      	ldr	r3, [r7, #0]
 800a632:	681b      	ldr	r3, [r3, #0]
 800a634:	2b20      	cmp	r3, #32
 800a636:	d018      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a638:	683b      	ldr	r3, [r7, #0]
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	2b30      	cmp	r3, #48	; 0x30
 800a63e:	d014      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a640:	683b      	ldr	r3, [r7, #0]
 800a642:	681b      	ldr	r3, [r3, #0]
 800a644:	2b40      	cmp	r3, #64	; 0x40
 800a646:	d010      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	2b50      	cmp	r3, #80	; 0x50
 800a64e:	d00c      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a650:	683b      	ldr	r3, [r7, #0]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	2b60      	cmp	r3, #96	; 0x60
 800a656:	d008      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	2b70      	cmp	r3, #112	; 0x70
 800a65e:	d004      	beq.n	800a66a <HAL_TIM_ConfigClockSource+0x86>
 800a660:	f241 118b 	movw	r1, #4491	; 0x118b
 800a664:	4893      	ldr	r0, [pc, #588]	; (800a8b4 <HAL_TIM_ConfigClockSource+0x2d0>)
 800a666:	f7f9 f81e 	bl	80036a6 <assert_failed>

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	689b      	ldr	r3, [r3, #8]
 800a670:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a678:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a67a:	68fb      	ldr	r3, [r7, #12]
 800a67c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a680:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	68fa      	ldr	r2, [r7, #12]
 800a688:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a68a:	683b      	ldr	r3, [r7, #0]
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a692:	f000 812b 	beq.w	800a8ec <HAL_TIM_ConfigClockSource+0x308>
 800a696:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a69a:	f200 82ff 	bhi.w	800ac9c <HAL_TIM_ConfigClockSource+0x6b8>
 800a69e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6a2:	d02e      	beq.n	800a702 <HAL_TIM_ConfigClockSource+0x11e>
 800a6a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a6a8:	f200 82f8 	bhi.w	800ac9c <HAL_TIM_ConfigClockSource+0x6b8>
 800a6ac:	2b70      	cmp	r3, #112	; 0x70
 800a6ae:	f000 8082 	beq.w	800a7b6 <HAL_TIM_ConfigClockSource+0x1d2>
 800a6b2:	2b70      	cmp	r3, #112	; 0x70
 800a6b4:	f200 82f2 	bhi.w	800ac9c <HAL_TIM_ConfigClockSource+0x6b8>
 800a6b8:	2b60      	cmp	r3, #96	; 0x60
 800a6ba:	f000 81e8 	beq.w	800aa8e <HAL_TIM_ConfigClockSource+0x4aa>
 800a6be:	2b60      	cmp	r3, #96	; 0x60
 800a6c0:	f200 82ec 	bhi.w	800ac9c <HAL_TIM_ConfigClockSource+0x6b8>
 800a6c4:	2b50      	cmp	r3, #80	; 0x50
 800a6c6:	f000 8182 	beq.w	800a9ce <HAL_TIM_ConfigClockSource+0x3ea>
 800a6ca:	2b50      	cmp	r3, #80	; 0x50
 800a6cc:	f200 82e6 	bhi.w	800ac9c <HAL_TIM_ConfigClockSource+0x6b8>
 800a6d0:	2b40      	cmp	r3, #64	; 0x40
 800a6d2:	f000 824d 	beq.w	800ab70 <HAL_TIM_ConfigClockSource+0x58c>
 800a6d6:	2b40      	cmp	r3, #64	; 0x40
 800a6d8:	f200 82e0 	bhi.w	800ac9c <HAL_TIM_ConfigClockSource+0x6b8>
 800a6dc:	2b30      	cmp	r3, #48	; 0x30
 800a6de:	f000 82a7 	beq.w	800ac30 <HAL_TIM_ConfigClockSource+0x64c>
 800a6e2:	2b30      	cmp	r3, #48	; 0x30
 800a6e4:	f200 82da 	bhi.w	800ac9c <HAL_TIM_ConfigClockSource+0x6b8>
 800a6e8:	2b20      	cmp	r3, #32
 800a6ea:	f000 82a1 	beq.w	800ac30 <HAL_TIM_ConfigClockSource+0x64c>
 800a6ee:	2b20      	cmp	r3, #32
 800a6f0:	f200 82d4 	bhi.w	800ac9c <HAL_TIM_ConfigClockSource+0x6b8>
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	f000 829b 	beq.w	800ac30 <HAL_TIM_ConfigClockSource+0x64c>
 800a6fa:	2b10      	cmp	r3, #16
 800a6fc:	f000 8298 	beq.w	800ac30 <HAL_TIM_ConfigClockSource+0x64c>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800a700:	e2cc      	b.n	800ac9c <HAL_TIM_ConfigClockSource+0x6b8>
      assert_param(IS_TIM_INSTANCE(htim->Instance));
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	681b      	ldr	r3, [r3, #0]
 800a706:	4a6c      	ldr	r2, [pc, #432]	; (800a8b8 <HAL_TIM_ConfigClockSource+0x2d4>)
 800a708:	4293      	cmp	r3, r2
 800a70a:	f000 82c9 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a716:	f000 82c3 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	4a67      	ldr	r2, [pc, #412]	; (800a8bc <HAL_TIM_ConfigClockSource+0x2d8>)
 800a720:	4293      	cmp	r3, r2
 800a722:	f000 82bd 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	4a65      	ldr	r2, [pc, #404]	; (800a8c0 <HAL_TIM_ConfigClockSource+0x2dc>)
 800a72c:	4293      	cmp	r3, r2
 800a72e:	f000 82b7 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a732:	687b      	ldr	r3, [r7, #4]
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	4a63      	ldr	r2, [pc, #396]	; (800a8c4 <HAL_TIM_ConfigClockSource+0x2e0>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	f000 82b1 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	681b      	ldr	r3, [r3, #0]
 800a742:	4a61      	ldr	r2, [pc, #388]	; (800a8c8 <HAL_TIM_ConfigClockSource+0x2e4>)
 800a744:	4293      	cmp	r3, r2
 800a746:	f000 82ab 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	681b      	ldr	r3, [r3, #0]
 800a74e:	4a5f      	ldr	r2, [pc, #380]	; (800a8cc <HAL_TIM_ConfigClockSource+0x2e8>)
 800a750:	4293      	cmp	r3, r2
 800a752:	f000 82a5 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	4a5d      	ldr	r2, [pc, #372]	; (800a8d0 <HAL_TIM_ConfigClockSource+0x2ec>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	f000 829f 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a762:	687b      	ldr	r3, [r7, #4]
 800a764:	681b      	ldr	r3, [r3, #0]
 800a766:	4a5b      	ldr	r2, [pc, #364]	; (800a8d4 <HAL_TIM_ConfigClockSource+0x2f0>)
 800a768:	4293      	cmp	r3, r2
 800a76a:	f000 8299 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a76e:	687b      	ldr	r3, [r7, #4]
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	4a59      	ldr	r2, [pc, #356]	; (800a8d8 <HAL_TIM_ConfigClockSource+0x2f4>)
 800a774:	4293      	cmp	r3, r2
 800a776:	f000 8293 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	4a57      	ldr	r2, [pc, #348]	; (800a8dc <HAL_TIM_ConfigClockSource+0x2f8>)
 800a780:	4293      	cmp	r3, r2
 800a782:	f000 828d 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a786:	687b      	ldr	r3, [r7, #4]
 800a788:	681b      	ldr	r3, [r3, #0]
 800a78a:	4a55      	ldr	r2, [pc, #340]	; (800a8e0 <HAL_TIM_ConfigClockSource+0x2fc>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	f000 8287 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	4a53      	ldr	r2, [pc, #332]	; (800a8e4 <HAL_TIM_ConfigClockSource+0x300>)
 800a798:	4293      	cmp	r3, r2
 800a79a:	f000 8281 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	4a51      	ldr	r2, [pc, #324]	; (800a8e8 <HAL_TIM_ConfigClockSource+0x304>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	f000 827b 	beq.w	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
 800a7aa:	f241 1197 	movw	r1, #4503	; 0x1197
 800a7ae:	4841      	ldr	r0, [pc, #260]	; (800a8b4 <HAL_TIM_ConfigClockSource+0x2d0>)
 800a7b0:	f7f8 ff79 	bl	80036a6 <assert_failed>
      break;
 800a7b4:	e274      	b.n	800aca0 <HAL_TIM_ConfigClockSource+0x6bc>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	681b      	ldr	r3, [r3, #0]
 800a7ba:	4a3f      	ldr	r2, [pc, #252]	; (800a8b8 <HAL_TIM_ConfigClockSource+0x2d4>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d027      	beq.n	800a810 <HAL_TIM_ConfigClockSource+0x22c>
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a7c8:	d022      	beq.n	800a810 <HAL_TIM_ConfigClockSource+0x22c>
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	681b      	ldr	r3, [r3, #0]
 800a7ce:	4a3b      	ldr	r2, [pc, #236]	; (800a8bc <HAL_TIM_ConfigClockSource+0x2d8>)
 800a7d0:	4293      	cmp	r3, r2
 800a7d2:	d01d      	beq.n	800a810 <HAL_TIM_ConfigClockSource+0x22c>
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	681b      	ldr	r3, [r3, #0]
 800a7d8:	4a39      	ldr	r2, [pc, #228]	; (800a8c0 <HAL_TIM_ConfigClockSource+0x2dc>)
 800a7da:	4293      	cmp	r3, r2
 800a7dc:	d018      	beq.n	800a810 <HAL_TIM_ConfigClockSource+0x22c>
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	4a38      	ldr	r2, [pc, #224]	; (800a8c4 <HAL_TIM_ConfigClockSource+0x2e0>)
 800a7e4:	4293      	cmp	r3, r2
 800a7e6:	d013      	beq.n	800a810 <HAL_TIM_ConfigClockSource+0x22c>
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	4a38      	ldr	r2, [pc, #224]	; (800a8d0 <HAL_TIM_ConfigClockSource+0x2ec>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d00e      	beq.n	800a810 <HAL_TIM_ConfigClockSource+0x22c>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	681b      	ldr	r3, [r3, #0]
 800a7f6:	4a37      	ldr	r2, [pc, #220]	; (800a8d4 <HAL_TIM_ConfigClockSource+0x2f0>)
 800a7f8:	4293      	cmp	r3, r2
 800a7fa:	d009      	beq.n	800a810 <HAL_TIM_ConfigClockSource+0x22c>
 800a7fc:	687b      	ldr	r3, [r7, #4]
 800a7fe:	681b      	ldr	r3, [r3, #0]
 800a800:	4a37      	ldr	r2, [pc, #220]	; (800a8e0 <HAL_TIM_ConfigClockSource+0x2fc>)
 800a802:	4293      	cmp	r3, r2
 800a804:	d004      	beq.n	800a810 <HAL_TIM_ConfigClockSource+0x22c>
 800a806:	f241 119e 	movw	r1, #4510	; 0x119e
 800a80a:	482a      	ldr	r0, [pc, #168]	; (800a8b4 <HAL_TIM_ConfigClockSource+0x2d0>)
 800a80c:	f7f8 ff4b 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800a810:	683b      	ldr	r3, [r7, #0]
 800a812:	689b      	ldr	r3, [r3, #8]
 800a814:	2b00      	cmp	r3, #0
 800a816:	d013      	beq.n	800a840 <HAL_TIM_ConfigClockSource+0x25c>
 800a818:	683b      	ldr	r3, [r7, #0]
 800a81a:	689b      	ldr	r3, [r3, #8]
 800a81c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a820:	d00e      	beq.n	800a840 <HAL_TIM_ConfigClockSource+0x25c>
 800a822:	683b      	ldr	r3, [r7, #0]
 800a824:	689b      	ldr	r3, [r3, #8]
 800a826:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a82a:	d009      	beq.n	800a840 <HAL_TIM_ConfigClockSource+0x25c>
 800a82c:	683b      	ldr	r3, [r7, #0]
 800a82e:	689b      	ldr	r3, [r3, #8]
 800a830:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a834:	d004      	beq.n	800a840 <HAL_TIM_ConfigClockSource+0x25c>
 800a836:	f241 11a1 	movw	r1, #4513	; 0x11a1
 800a83a:	481e      	ldr	r0, [pc, #120]	; (800a8b4 <HAL_TIM_ConfigClockSource+0x2d0>)
 800a83c:	f7f8 ff33 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a840:	683b      	ldr	r3, [r7, #0]
 800a842:	685b      	ldr	r3, [r3, #4]
 800a844:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a848:	d014      	beq.n	800a874 <HAL_TIM_ConfigClockSource+0x290>
 800a84a:	683b      	ldr	r3, [r7, #0]
 800a84c:	685b      	ldr	r3, [r3, #4]
 800a84e:	2b00      	cmp	r3, #0
 800a850:	d010      	beq.n	800a874 <HAL_TIM_ConfigClockSource+0x290>
 800a852:	683b      	ldr	r3, [r7, #0]
 800a854:	685b      	ldr	r3, [r3, #4]
 800a856:	2b00      	cmp	r3, #0
 800a858:	d00c      	beq.n	800a874 <HAL_TIM_ConfigClockSource+0x290>
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	685b      	ldr	r3, [r3, #4]
 800a85e:	2b02      	cmp	r3, #2
 800a860:	d008      	beq.n	800a874 <HAL_TIM_ConfigClockSource+0x290>
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	685b      	ldr	r3, [r3, #4]
 800a866:	2b0a      	cmp	r3, #10
 800a868:	d004      	beq.n	800a874 <HAL_TIM_ConfigClockSource+0x290>
 800a86a:	f241 11a2 	movw	r1, #4514	; 0x11a2
 800a86e:	4811      	ldr	r0, [pc, #68]	; (800a8b4 <HAL_TIM_ConfigClockSource+0x2d0>)
 800a870:	f7f8 ff19 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a874:	683b      	ldr	r3, [r7, #0]
 800a876:	68db      	ldr	r3, [r3, #12]
 800a878:	2b0f      	cmp	r3, #15
 800a87a:	d904      	bls.n	800a886 <HAL_TIM_ConfigClockSource+0x2a2>
 800a87c:	f241 11a3 	movw	r1, #4515	; 0x11a3
 800a880:	480c      	ldr	r0, [pc, #48]	; (800a8b4 <HAL_TIM_ConfigClockSource+0x2d0>)
 800a882:	f7f8 ff10 	bl	80036a6 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	6818      	ldr	r0, [r3, #0]
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	6899      	ldr	r1, [r3, #8]
 800a88e:	683b      	ldr	r3, [r7, #0]
 800a890:	685a      	ldr	r2, [r3, #4]
 800a892:	683b      	ldr	r3, [r7, #0]
 800a894:	68db      	ldr	r3, [r3, #12]
 800a896:	f000 fe9f 	bl	800b5d8 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	689b      	ldr	r3, [r3, #8]
 800a8a0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a8a8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	681b      	ldr	r3, [r3, #0]
 800a8ae:	68fa      	ldr	r2, [r7, #12]
 800a8b0:	609a      	str	r2, [r3, #8]
      break;
 800a8b2:	e1f6      	b.n	800aca2 <HAL_TIM_ConfigClockSource+0x6be>
 800a8b4:	0800e7bc 	.word	0x0800e7bc
 800a8b8:	40010000 	.word	0x40010000
 800a8bc:	40000400 	.word	0x40000400
 800a8c0:	40000800 	.word	0x40000800
 800a8c4:	40000c00 	.word	0x40000c00
 800a8c8:	40001000 	.word	0x40001000
 800a8cc:	40001400 	.word	0x40001400
 800a8d0:	40010400 	.word	0x40010400
 800a8d4:	40014000 	.word	0x40014000
 800a8d8:	40014400 	.word	0x40014400
 800a8dc:	40014800 	.word	0x40014800
 800a8e0:	40001800 	.word	0x40001800
 800a8e4:	40001c00 	.word	0x40001c00
 800a8e8:	40002000 	.word	0x40002000
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(htim->Instance));
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	681b      	ldr	r3, [r3, #0]
 800a8f0:	4a97      	ldr	r2, [pc, #604]	; (800ab50 <HAL_TIM_ConfigClockSource+0x56c>)
 800a8f2:	4293      	cmp	r3, r2
 800a8f4:	d01d      	beq.n	800a932 <HAL_TIM_ConfigClockSource+0x34e>
 800a8f6:	687b      	ldr	r3, [r7, #4]
 800a8f8:	681b      	ldr	r3, [r3, #0]
 800a8fa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a8fe:	d018      	beq.n	800a932 <HAL_TIM_ConfigClockSource+0x34e>
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	681b      	ldr	r3, [r3, #0]
 800a904:	4a93      	ldr	r2, [pc, #588]	; (800ab54 <HAL_TIM_ConfigClockSource+0x570>)
 800a906:	4293      	cmp	r3, r2
 800a908:	d013      	beq.n	800a932 <HAL_TIM_ConfigClockSource+0x34e>
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	4a92      	ldr	r2, [pc, #584]	; (800ab58 <HAL_TIM_ConfigClockSource+0x574>)
 800a910:	4293      	cmp	r3, r2
 800a912:	d00e      	beq.n	800a932 <HAL_TIM_ConfigClockSource+0x34e>
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	4a90      	ldr	r2, [pc, #576]	; (800ab5c <HAL_TIM_ConfigClockSource+0x578>)
 800a91a:	4293      	cmp	r3, r2
 800a91c:	d009      	beq.n	800a932 <HAL_TIM_ConfigClockSource+0x34e>
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	681b      	ldr	r3, [r3, #0]
 800a922:	4a8f      	ldr	r2, [pc, #572]	; (800ab60 <HAL_TIM_ConfigClockSource+0x57c>)
 800a924:	4293      	cmp	r3, r2
 800a926:	d004      	beq.n	800a932 <HAL_TIM_ConfigClockSource+0x34e>
 800a928:	f241 11b6 	movw	r1, #4534	; 0x11b6
 800a92c:	488d      	ldr	r0, [pc, #564]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800a92e:	f7f8 feba 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
 800a932:	683b      	ldr	r3, [r7, #0]
 800a934:	689b      	ldr	r3, [r3, #8]
 800a936:	2b00      	cmp	r3, #0
 800a938:	d013      	beq.n	800a962 <HAL_TIM_ConfigClockSource+0x37e>
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	689b      	ldr	r3, [r3, #8]
 800a93e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a942:	d00e      	beq.n	800a962 <HAL_TIM_ConfigClockSource+0x37e>
 800a944:	683b      	ldr	r3, [r7, #0]
 800a946:	689b      	ldr	r3, [r3, #8]
 800a948:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a94c:	d009      	beq.n	800a962 <HAL_TIM_ConfigClockSource+0x37e>
 800a94e:	683b      	ldr	r3, [r7, #0]
 800a950:	689b      	ldr	r3, [r3, #8]
 800a952:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800a956:	d004      	beq.n	800a962 <HAL_TIM_ConfigClockSource+0x37e>
 800a958:	f241 11b9 	movw	r1, #4537	; 0x11b9
 800a95c:	4881      	ldr	r0, [pc, #516]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800a95e:	f7f8 fea2 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a96a:	d014      	beq.n	800a996 <HAL_TIM_ConfigClockSource+0x3b2>
 800a96c:	683b      	ldr	r3, [r7, #0]
 800a96e:	685b      	ldr	r3, [r3, #4]
 800a970:	2b00      	cmp	r3, #0
 800a972:	d010      	beq.n	800a996 <HAL_TIM_ConfigClockSource+0x3b2>
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	685b      	ldr	r3, [r3, #4]
 800a978:	2b00      	cmp	r3, #0
 800a97a:	d00c      	beq.n	800a996 <HAL_TIM_ConfigClockSource+0x3b2>
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	685b      	ldr	r3, [r3, #4]
 800a980:	2b02      	cmp	r3, #2
 800a982:	d008      	beq.n	800a996 <HAL_TIM_ConfigClockSource+0x3b2>
 800a984:	683b      	ldr	r3, [r7, #0]
 800a986:	685b      	ldr	r3, [r3, #4]
 800a988:	2b0a      	cmp	r3, #10
 800a98a:	d004      	beq.n	800a996 <HAL_TIM_ConfigClockSource+0x3b2>
 800a98c:	f241 11ba 	movw	r1, #4538	; 0x11ba
 800a990:	4874      	ldr	r0, [pc, #464]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800a992:	f7f8 fe88 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	68db      	ldr	r3, [r3, #12]
 800a99a:	2b0f      	cmp	r3, #15
 800a99c:	d904      	bls.n	800a9a8 <HAL_TIM_ConfigClockSource+0x3c4>
 800a99e:	f241 11bb 	movw	r1, #4539	; 0x11bb
 800a9a2:	4870      	ldr	r0, [pc, #448]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800a9a4:	f7f8 fe7f 	bl	80036a6 <assert_failed>
      TIM_ETR_SetConfig(htim->Instance,
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	6818      	ldr	r0, [r3, #0]
 800a9ac:	683b      	ldr	r3, [r7, #0]
 800a9ae:	6899      	ldr	r1, [r3, #8]
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	685a      	ldr	r2, [r3, #4]
 800a9b4:	683b      	ldr	r3, [r7, #0]
 800a9b6:	68db      	ldr	r3, [r3, #12]
 800a9b8:	f000 fe0e 	bl	800b5d8 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a9bc:	687b      	ldr	r3, [r7, #4]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	689a      	ldr	r2, [r3, #8]
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a9ca:	609a      	str	r2, [r3, #8]
      break;
 800a9cc:	e169      	b.n	800aca2 <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800a9ce:	687b      	ldr	r3, [r7, #4]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	4a5f      	ldr	r2, [pc, #380]	; (800ab50 <HAL_TIM_ConfigClockSource+0x56c>)
 800a9d4:	4293      	cmp	r3, r2
 800a9d6:	d027      	beq.n	800aa28 <HAL_TIM_ConfigClockSource+0x444>
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	681b      	ldr	r3, [r3, #0]
 800a9dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a9e0:	d022      	beq.n	800aa28 <HAL_TIM_ConfigClockSource+0x444>
 800a9e2:	687b      	ldr	r3, [r7, #4]
 800a9e4:	681b      	ldr	r3, [r3, #0]
 800a9e6:	4a5b      	ldr	r2, [pc, #364]	; (800ab54 <HAL_TIM_ConfigClockSource+0x570>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d01d      	beq.n	800aa28 <HAL_TIM_ConfigClockSource+0x444>
 800a9ec:	687b      	ldr	r3, [r7, #4]
 800a9ee:	681b      	ldr	r3, [r3, #0]
 800a9f0:	4a59      	ldr	r2, [pc, #356]	; (800ab58 <HAL_TIM_ConfigClockSource+0x574>)
 800a9f2:	4293      	cmp	r3, r2
 800a9f4:	d018      	beq.n	800aa28 <HAL_TIM_ConfigClockSource+0x444>
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	4a58      	ldr	r2, [pc, #352]	; (800ab5c <HAL_TIM_ConfigClockSource+0x578>)
 800a9fc:	4293      	cmp	r3, r2
 800a9fe:	d013      	beq.n	800aa28 <HAL_TIM_ConfigClockSource+0x444>
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	4a56      	ldr	r2, [pc, #344]	; (800ab60 <HAL_TIM_ConfigClockSource+0x57c>)
 800aa06:	4293      	cmp	r3, r2
 800aa08:	d00e      	beq.n	800aa28 <HAL_TIM_ConfigClockSource+0x444>
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	681b      	ldr	r3, [r3, #0]
 800aa0e:	4a56      	ldr	r2, [pc, #344]	; (800ab68 <HAL_TIM_ConfigClockSource+0x584>)
 800aa10:	4293      	cmp	r3, r2
 800aa12:	d009      	beq.n	800aa28 <HAL_TIM_ConfigClockSource+0x444>
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	4a54      	ldr	r2, [pc, #336]	; (800ab6c <HAL_TIM_ConfigClockSource+0x588>)
 800aa1a:	4293      	cmp	r3, r2
 800aa1c:	d004      	beq.n	800aa28 <HAL_TIM_ConfigClockSource+0x444>
 800aa1e:	f241 11ca 	movw	r1, #4554	; 0x11ca
 800aa22:	4850      	ldr	r0, [pc, #320]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800aa24:	f7f8 fe3f 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800aa28:	683b      	ldr	r3, [r7, #0]
 800aa2a:	685b      	ldr	r3, [r3, #4]
 800aa2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa30:	d014      	beq.n	800aa5c <HAL_TIM_ConfigClockSource+0x478>
 800aa32:	683b      	ldr	r3, [r7, #0]
 800aa34:	685b      	ldr	r3, [r3, #4]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	d010      	beq.n	800aa5c <HAL_TIM_ConfigClockSource+0x478>
 800aa3a:	683b      	ldr	r3, [r7, #0]
 800aa3c:	685b      	ldr	r3, [r3, #4]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d00c      	beq.n	800aa5c <HAL_TIM_ConfigClockSource+0x478>
 800aa42:	683b      	ldr	r3, [r7, #0]
 800aa44:	685b      	ldr	r3, [r3, #4]
 800aa46:	2b02      	cmp	r3, #2
 800aa48:	d008      	beq.n	800aa5c <HAL_TIM_ConfigClockSource+0x478>
 800aa4a:	683b      	ldr	r3, [r7, #0]
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	2b0a      	cmp	r3, #10
 800aa50:	d004      	beq.n	800aa5c <HAL_TIM_ConfigClockSource+0x478>
 800aa52:	f241 11cd 	movw	r1, #4557	; 0x11cd
 800aa56:	4843      	ldr	r0, [pc, #268]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800aa58:	f7f8 fe25 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	68db      	ldr	r3, [r3, #12]
 800aa60:	2b0f      	cmp	r3, #15
 800aa62:	d904      	bls.n	800aa6e <HAL_TIM_ConfigClockSource+0x48a>
 800aa64:	f241 11ce 	movw	r1, #4558	; 0x11ce
 800aa68:	483e      	ldr	r0, [pc, #248]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800aa6a:	f7f8 fe1c 	bl	80036a6 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	6818      	ldr	r0, [r3, #0]
 800aa72:	683b      	ldr	r3, [r7, #0]
 800aa74:	6859      	ldr	r1, [r3, #4]
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	68db      	ldr	r3, [r3, #12]
 800aa7a:	461a      	mov	r2, r3
 800aa7c:	f000 fc7c 	bl	800b378 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	681b      	ldr	r3, [r3, #0]
 800aa84:	2150      	movs	r1, #80	; 0x50
 800aa86:	4618      	mov	r0, r3
 800aa88:	f000 fd8b 	bl	800b5a2 <TIM_ITRx_SetConfig>
      break;
 800aa8c:	e109      	b.n	800aca2 <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800aa8e:	687b      	ldr	r3, [r7, #4]
 800aa90:	681b      	ldr	r3, [r3, #0]
 800aa92:	4a2f      	ldr	r2, [pc, #188]	; (800ab50 <HAL_TIM_ConfigClockSource+0x56c>)
 800aa94:	4293      	cmp	r3, r2
 800aa96:	d027      	beq.n	800aae8 <HAL_TIM_ConfigClockSource+0x504>
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800aaa0:	d022      	beq.n	800aae8 <HAL_TIM_ConfigClockSource+0x504>
 800aaa2:	687b      	ldr	r3, [r7, #4]
 800aaa4:	681b      	ldr	r3, [r3, #0]
 800aaa6:	4a2b      	ldr	r2, [pc, #172]	; (800ab54 <HAL_TIM_ConfigClockSource+0x570>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d01d      	beq.n	800aae8 <HAL_TIM_ConfigClockSource+0x504>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	681b      	ldr	r3, [r3, #0]
 800aab0:	4a29      	ldr	r2, [pc, #164]	; (800ab58 <HAL_TIM_ConfigClockSource+0x574>)
 800aab2:	4293      	cmp	r3, r2
 800aab4:	d018      	beq.n	800aae8 <HAL_TIM_ConfigClockSource+0x504>
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	681b      	ldr	r3, [r3, #0]
 800aaba:	4a28      	ldr	r2, [pc, #160]	; (800ab5c <HAL_TIM_ConfigClockSource+0x578>)
 800aabc:	4293      	cmp	r3, r2
 800aabe:	d013      	beq.n	800aae8 <HAL_TIM_ConfigClockSource+0x504>
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	4a26      	ldr	r2, [pc, #152]	; (800ab60 <HAL_TIM_ConfigClockSource+0x57c>)
 800aac6:	4293      	cmp	r3, r2
 800aac8:	d00e      	beq.n	800aae8 <HAL_TIM_ConfigClockSource+0x504>
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	681b      	ldr	r3, [r3, #0]
 800aace:	4a26      	ldr	r2, [pc, #152]	; (800ab68 <HAL_TIM_ConfigClockSource+0x584>)
 800aad0:	4293      	cmp	r3, r2
 800aad2:	d009      	beq.n	800aae8 <HAL_TIM_ConfigClockSource+0x504>
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4a24      	ldr	r2, [pc, #144]	; (800ab6c <HAL_TIM_ConfigClockSource+0x588>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d004      	beq.n	800aae8 <HAL_TIM_ConfigClockSource+0x504>
 800aade:	f241 11da 	movw	r1, #4570	; 0x11da
 800aae2:	4820      	ldr	r0, [pc, #128]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800aae4:	f7f8 fddf 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	685b      	ldr	r3, [r3, #4]
 800aaec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aaf0:	d014      	beq.n	800ab1c <HAL_TIM_ConfigClockSource+0x538>
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	685b      	ldr	r3, [r3, #4]
 800aaf6:	2b00      	cmp	r3, #0
 800aaf8:	d010      	beq.n	800ab1c <HAL_TIM_ConfigClockSource+0x538>
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	685b      	ldr	r3, [r3, #4]
 800aafe:	2b00      	cmp	r3, #0
 800ab00:	d00c      	beq.n	800ab1c <HAL_TIM_ConfigClockSource+0x538>
 800ab02:	683b      	ldr	r3, [r7, #0]
 800ab04:	685b      	ldr	r3, [r3, #4]
 800ab06:	2b02      	cmp	r3, #2
 800ab08:	d008      	beq.n	800ab1c <HAL_TIM_ConfigClockSource+0x538>
 800ab0a:	683b      	ldr	r3, [r7, #0]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	2b0a      	cmp	r3, #10
 800ab10:	d004      	beq.n	800ab1c <HAL_TIM_ConfigClockSource+0x538>
 800ab12:	f241 11dd 	movw	r1, #4573	; 0x11dd
 800ab16:	4813      	ldr	r0, [pc, #76]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800ab18:	f7f8 fdc5 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800ab1c:	683b      	ldr	r3, [r7, #0]
 800ab1e:	68db      	ldr	r3, [r3, #12]
 800ab20:	2b0f      	cmp	r3, #15
 800ab22:	d904      	bls.n	800ab2e <HAL_TIM_ConfigClockSource+0x54a>
 800ab24:	f241 11de 	movw	r1, #4574	; 0x11de
 800ab28:	480e      	ldr	r0, [pc, #56]	; (800ab64 <HAL_TIM_ConfigClockSource+0x580>)
 800ab2a:	f7f8 fdbc 	bl	80036a6 <assert_failed>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	6818      	ldr	r0, [r3, #0]
 800ab32:	683b      	ldr	r3, [r7, #0]
 800ab34:	6859      	ldr	r1, [r3, #4]
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	68db      	ldr	r3, [r3, #12]
 800ab3a:	461a      	mov	r2, r3
 800ab3c:	f000 fc88 	bl	800b450 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ab40:	687b      	ldr	r3, [r7, #4]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	2160      	movs	r1, #96	; 0x60
 800ab46:	4618      	mov	r0, r3
 800ab48:	f000 fd2b 	bl	800b5a2 <TIM_ITRx_SetConfig>
      break;
 800ab4c:	e0a9      	b.n	800aca2 <HAL_TIM_ConfigClockSource+0x6be>
 800ab4e:	bf00      	nop
 800ab50:	40010000 	.word	0x40010000
 800ab54:	40000400 	.word	0x40000400
 800ab58:	40000800 	.word	0x40000800
 800ab5c:	40000c00 	.word	0x40000c00
 800ab60:	40010400 	.word	0x40010400
 800ab64:	0800e7bc 	.word	0x0800e7bc
 800ab68:	40014000 	.word	0x40014000
 800ab6c:	40001800 	.word	0x40001800
      assert_param(IS_TIM_CLOCKSOURCE_TIX_INSTANCE(htim->Instance));
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	681b      	ldr	r3, [r3, #0]
 800ab74:	4a51      	ldr	r2, [pc, #324]	; (800acbc <HAL_TIM_ConfigClockSource+0x6d8>)
 800ab76:	4293      	cmp	r3, r2
 800ab78:	d027      	beq.n	800abca <HAL_TIM_ConfigClockSource+0x5e6>
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ab82:	d022      	beq.n	800abca <HAL_TIM_ConfigClockSource+0x5e6>
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	4a4d      	ldr	r2, [pc, #308]	; (800acc0 <HAL_TIM_ConfigClockSource+0x6dc>)
 800ab8a:	4293      	cmp	r3, r2
 800ab8c:	d01d      	beq.n	800abca <HAL_TIM_ConfigClockSource+0x5e6>
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	681b      	ldr	r3, [r3, #0]
 800ab92:	4a4c      	ldr	r2, [pc, #304]	; (800acc4 <HAL_TIM_ConfigClockSource+0x6e0>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d018      	beq.n	800abca <HAL_TIM_ConfigClockSource+0x5e6>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	4a4a      	ldr	r2, [pc, #296]	; (800acc8 <HAL_TIM_ConfigClockSource+0x6e4>)
 800ab9e:	4293      	cmp	r3, r2
 800aba0:	d013      	beq.n	800abca <HAL_TIM_ConfigClockSource+0x5e6>
 800aba2:	687b      	ldr	r3, [r7, #4]
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	4a49      	ldr	r2, [pc, #292]	; (800accc <HAL_TIM_ConfigClockSource+0x6e8>)
 800aba8:	4293      	cmp	r3, r2
 800abaa:	d00e      	beq.n	800abca <HAL_TIM_ConfigClockSource+0x5e6>
 800abac:	687b      	ldr	r3, [r7, #4]
 800abae:	681b      	ldr	r3, [r3, #0]
 800abb0:	4a47      	ldr	r2, [pc, #284]	; (800acd0 <HAL_TIM_ConfigClockSource+0x6ec>)
 800abb2:	4293      	cmp	r3, r2
 800abb4:	d009      	beq.n	800abca <HAL_TIM_ConfigClockSource+0x5e6>
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	681b      	ldr	r3, [r3, #0]
 800abba:	4a46      	ldr	r2, [pc, #280]	; (800acd4 <HAL_TIM_ConfigClockSource+0x6f0>)
 800abbc:	4293      	cmp	r3, r2
 800abbe:	d004      	beq.n	800abca <HAL_TIM_ConfigClockSource+0x5e6>
 800abc0:	f241 11ea 	movw	r1, #4586	; 0x11ea
 800abc4:	4844      	ldr	r0, [pc, #272]	; (800acd8 <HAL_TIM_ConfigClockSource+0x6f4>)
 800abc6:	f7f8 fd6e 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	685b      	ldr	r3, [r3, #4]
 800abce:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800abd2:	d014      	beq.n	800abfe <HAL_TIM_ConfigClockSource+0x61a>
 800abd4:	683b      	ldr	r3, [r7, #0]
 800abd6:	685b      	ldr	r3, [r3, #4]
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d010      	beq.n	800abfe <HAL_TIM_ConfigClockSource+0x61a>
 800abdc:	683b      	ldr	r3, [r7, #0]
 800abde:	685b      	ldr	r3, [r3, #4]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	d00c      	beq.n	800abfe <HAL_TIM_ConfigClockSource+0x61a>
 800abe4:	683b      	ldr	r3, [r7, #0]
 800abe6:	685b      	ldr	r3, [r3, #4]
 800abe8:	2b02      	cmp	r3, #2
 800abea:	d008      	beq.n	800abfe <HAL_TIM_ConfigClockSource+0x61a>
 800abec:	683b      	ldr	r3, [r7, #0]
 800abee:	685b      	ldr	r3, [r3, #4]
 800abf0:	2b0a      	cmp	r3, #10
 800abf2:	d004      	beq.n	800abfe <HAL_TIM_ConfigClockSource+0x61a>
 800abf4:	f241 11ed 	movw	r1, #4589	; 0x11ed
 800abf8:	4837      	ldr	r0, [pc, #220]	; (800acd8 <HAL_TIM_ConfigClockSource+0x6f4>)
 800abfa:	f7f8 fd54 	bl	80036a6 <assert_failed>
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
 800abfe:	683b      	ldr	r3, [r7, #0]
 800ac00:	68db      	ldr	r3, [r3, #12]
 800ac02:	2b0f      	cmp	r3, #15
 800ac04:	d904      	bls.n	800ac10 <HAL_TIM_ConfigClockSource+0x62c>
 800ac06:	f241 11ee 	movw	r1, #4590	; 0x11ee
 800ac0a:	4833      	ldr	r0, [pc, #204]	; (800acd8 <HAL_TIM_ConfigClockSource+0x6f4>)
 800ac0c:	f7f8 fd4b 	bl	80036a6 <assert_failed>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	6818      	ldr	r0, [r3, #0]
 800ac14:	683b      	ldr	r3, [r7, #0]
 800ac16:	6859      	ldr	r1, [r3, #4]
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	68db      	ldr	r3, [r3, #12]
 800ac1c:	461a      	mov	r2, r3
 800ac1e:	f000 fbab 	bl	800b378 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	2140      	movs	r1, #64	; 0x40
 800ac28:	4618      	mov	r0, r3
 800ac2a:	f000 fcba 	bl	800b5a2 <TIM_ITRx_SetConfig>
      break;
 800ac2e:	e038      	b.n	800aca2 <HAL_TIM_ConfigClockSource+0x6be>
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	681b      	ldr	r3, [r3, #0]
 800ac34:	4a21      	ldr	r2, [pc, #132]	; (800acbc <HAL_TIM_ConfigClockSource+0x6d8>)
 800ac36:	4293      	cmp	r3, r2
 800ac38:	d027      	beq.n	800ac8a <HAL_TIM_ConfigClockSource+0x6a6>
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	681b      	ldr	r3, [r3, #0]
 800ac3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac42:	d022      	beq.n	800ac8a <HAL_TIM_ConfigClockSource+0x6a6>
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	4a1d      	ldr	r2, [pc, #116]	; (800acc0 <HAL_TIM_ConfigClockSource+0x6dc>)
 800ac4a:	4293      	cmp	r3, r2
 800ac4c:	d01d      	beq.n	800ac8a <HAL_TIM_ConfigClockSource+0x6a6>
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	4a1c      	ldr	r2, [pc, #112]	; (800acc4 <HAL_TIM_ConfigClockSource+0x6e0>)
 800ac54:	4293      	cmp	r3, r2
 800ac56:	d018      	beq.n	800ac8a <HAL_TIM_ConfigClockSource+0x6a6>
 800ac58:	687b      	ldr	r3, [r7, #4]
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	4a1a      	ldr	r2, [pc, #104]	; (800acc8 <HAL_TIM_ConfigClockSource+0x6e4>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d013      	beq.n	800ac8a <HAL_TIM_ConfigClockSource+0x6a6>
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	4a19      	ldr	r2, [pc, #100]	; (800accc <HAL_TIM_ConfigClockSource+0x6e8>)
 800ac68:	4293      	cmp	r3, r2
 800ac6a:	d00e      	beq.n	800ac8a <HAL_TIM_ConfigClockSource+0x6a6>
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	4a17      	ldr	r2, [pc, #92]	; (800acd0 <HAL_TIM_ConfigClockSource+0x6ec>)
 800ac72:	4293      	cmp	r3, r2
 800ac74:	d009      	beq.n	800ac8a <HAL_TIM_ConfigClockSource+0x6a6>
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	4a16      	ldr	r2, [pc, #88]	; (800acd4 <HAL_TIM_ConfigClockSource+0x6f0>)
 800ac7c:	4293      	cmp	r3, r2
 800ac7e:	d004      	beq.n	800ac8a <HAL_TIM_ConfigClockSource+0x6a6>
 800ac80:	f241 11fd 	movw	r1, #4605	; 0x11fd
 800ac84:	4814      	ldr	r0, [pc, #80]	; (800acd8 <HAL_TIM_ConfigClockSource+0x6f4>)
 800ac86:	f7f8 fd0e 	bl	80036a6 <assert_failed>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	681a      	ldr	r2, [r3, #0]
 800ac8e:	683b      	ldr	r3, [r7, #0]
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4619      	mov	r1, r3
 800ac94:	4610      	mov	r0, r2
 800ac96:	f000 fc84 	bl	800b5a2 <TIM_ITRx_SetConfig>
      break;
 800ac9a:	e002      	b.n	800aca2 <HAL_TIM_ConfigClockSource+0x6be>
      break;
 800ac9c:	bf00      	nop
 800ac9e:	e000      	b.n	800aca2 <HAL_TIM_ConfigClockSource+0x6be>
      break;
 800aca0:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800aca2:	687b      	ldr	r3, [r7, #4]
 800aca4:	2201      	movs	r2, #1
 800aca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2200      	movs	r2, #0
 800acae:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800acb2:	2300      	movs	r3, #0
}
 800acb4:	4618      	mov	r0, r3
 800acb6:	3710      	adds	r7, #16
 800acb8:	46bd      	mov	sp, r7
 800acba:	bd80      	pop	{r7, pc}
 800acbc:	40010000 	.word	0x40010000
 800acc0:	40000400 	.word	0x40000400
 800acc4:	40000800 	.word	0x40000800
 800acc8:	40000c00 	.word	0x40000c00
 800accc:	40010400 	.word	0x40010400
 800acd0:	40014000 	.word	0x40014000
 800acd4:	40001800 	.word	0x40001800
 800acd8:	0800e7bc 	.word	0x0800e7bc

0800acdc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800acdc:	b480      	push	{r7}
 800acde:	b085      	sub	sp, #20
 800ace0:	af00      	add	r7, sp, #0
 800ace2:	6078      	str	r0, [r7, #4]
 800ace4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ace6:	687b      	ldr	r3, [r7, #4]
 800ace8:	681b      	ldr	r3, [r3, #0]
 800acea:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	4a40      	ldr	r2, [pc, #256]	; (800adf0 <TIM_Base_SetConfig+0x114>)
 800acf0:	4293      	cmp	r3, r2
 800acf2:	d013      	beq.n	800ad1c <TIM_Base_SetConfig+0x40>
 800acf4:	687b      	ldr	r3, [r7, #4]
 800acf6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800acfa:	d00f      	beq.n	800ad1c <TIM_Base_SetConfig+0x40>
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	4a3d      	ldr	r2, [pc, #244]	; (800adf4 <TIM_Base_SetConfig+0x118>)
 800ad00:	4293      	cmp	r3, r2
 800ad02:	d00b      	beq.n	800ad1c <TIM_Base_SetConfig+0x40>
 800ad04:	687b      	ldr	r3, [r7, #4]
 800ad06:	4a3c      	ldr	r2, [pc, #240]	; (800adf8 <TIM_Base_SetConfig+0x11c>)
 800ad08:	4293      	cmp	r3, r2
 800ad0a:	d007      	beq.n	800ad1c <TIM_Base_SetConfig+0x40>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	4a3b      	ldr	r2, [pc, #236]	; (800adfc <TIM_Base_SetConfig+0x120>)
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d003      	beq.n	800ad1c <TIM_Base_SetConfig+0x40>
 800ad14:	687b      	ldr	r3, [r7, #4]
 800ad16:	4a3a      	ldr	r2, [pc, #232]	; (800ae00 <TIM_Base_SetConfig+0x124>)
 800ad18:	4293      	cmp	r3, r2
 800ad1a:	d108      	bne.n	800ad2e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ad22:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad24:	683b      	ldr	r3, [r7, #0]
 800ad26:	685b      	ldr	r3, [r3, #4]
 800ad28:	68fa      	ldr	r2, [r7, #12]
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	4a2f      	ldr	r2, [pc, #188]	; (800adf0 <TIM_Base_SetConfig+0x114>)
 800ad32:	4293      	cmp	r3, r2
 800ad34:	d02b      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ad3c:	d027      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	4a2c      	ldr	r2, [pc, #176]	; (800adf4 <TIM_Base_SetConfig+0x118>)
 800ad42:	4293      	cmp	r3, r2
 800ad44:	d023      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad46:	687b      	ldr	r3, [r7, #4]
 800ad48:	4a2b      	ldr	r2, [pc, #172]	; (800adf8 <TIM_Base_SetConfig+0x11c>)
 800ad4a:	4293      	cmp	r3, r2
 800ad4c:	d01f      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	4a2a      	ldr	r2, [pc, #168]	; (800adfc <TIM_Base_SetConfig+0x120>)
 800ad52:	4293      	cmp	r3, r2
 800ad54:	d01b      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	4a29      	ldr	r2, [pc, #164]	; (800ae00 <TIM_Base_SetConfig+0x124>)
 800ad5a:	4293      	cmp	r3, r2
 800ad5c:	d017      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	4a28      	ldr	r2, [pc, #160]	; (800ae04 <TIM_Base_SetConfig+0x128>)
 800ad62:	4293      	cmp	r3, r2
 800ad64:	d013      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad66:	687b      	ldr	r3, [r7, #4]
 800ad68:	4a27      	ldr	r2, [pc, #156]	; (800ae08 <TIM_Base_SetConfig+0x12c>)
 800ad6a:	4293      	cmp	r3, r2
 800ad6c:	d00f      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	4a26      	ldr	r2, [pc, #152]	; (800ae0c <TIM_Base_SetConfig+0x130>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d00b      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	4a25      	ldr	r2, [pc, #148]	; (800ae10 <TIM_Base_SetConfig+0x134>)
 800ad7a:	4293      	cmp	r3, r2
 800ad7c:	d007      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4a24      	ldr	r2, [pc, #144]	; (800ae14 <TIM_Base_SetConfig+0x138>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d003      	beq.n	800ad8e <TIM_Base_SetConfig+0xb2>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	4a23      	ldr	r2, [pc, #140]	; (800ae18 <TIM_Base_SetConfig+0x13c>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d108      	bne.n	800ada0 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800ad94:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ad96:	683b      	ldr	r3, [r7, #0]
 800ad98:	68db      	ldr	r3, [r3, #12]
 800ad9a:	68fa      	ldr	r2, [r7, #12]
 800ad9c:	4313      	orrs	r3, r2
 800ad9e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800ada6:	683b      	ldr	r3, [r7, #0]
 800ada8:	695b      	ldr	r3, [r3, #20]
 800adaa:	4313      	orrs	r3, r2
 800adac:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	68fa      	ldr	r2, [r7, #12]
 800adb2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	689a      	ldr	r2, [r3, #8]
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	681a      	ldr	r2, [r3, #0]
 800adc0:	687b      	ldr	r3, [r7, #4]
 800adc2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	4a0a      	ldr	r2, [pc, #40]	; (800adf0 <TIM_Base_SetConfig+0x114>)
 800adc8:	4293      	cmp	r3, r2
 800adca:	d003      	beq.n	800add4 <TIM_Base_SetConfig+0xf8>
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	4a0c      	ldr	r2, [pc, #48]	; (800ae00 <TIM_Base_SetConfig+0x124>)
 800add0:	4293      	cmp	r3, r2
 800add2:	d103      	bne.n	800addc <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800add4:	683b      	ldr	r3, [r7, #0]
 800add6:	691a      	ldr	r2, [r3, #16]
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2201      	movs	r2, #1
 800ade0:	615a      	str	r2, [r3, #20]
}
 800ade2:	bf00      	nop
 800ade4:	3714      	adds	r7, #20
 800ade6:	46bd      	mov	sp, r7
 800ade8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adec:	4770      	bx	lr
 800adee:	bf00      	nop
 800adf0:	40010000 	.word	0x40010000
 800adf4:	40000400 	.word	0x40000400
 800adf8:	40000800 	.word	0x40000800
 800adfc:	40000c00 	.word	0x40000c00
 800ae00:	40010400 	.word	0x40010400
 800ae04:	40014000 	.word	0x40014000
 800ae08:	40014400 	.word	0x40014400
 800ae0c:	40014800 	.word	0x40014800
 800ae10:	40001800 	.word	0x40001800
 800ae14:	40001c00 	.word	0x40001c00
 800ae18:	40002000 	.word	0x40002000

0800ae1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b086      	sub	sp, #24
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
 800ae24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6a1b      	ldr	r3, [r3, #32]
 800ae2a:	f023 0201 	bic.w	r2, r3, #1
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	6a1b      	ldr	r3, [r3, #32]
 800ae36:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae38:	687b      	ldr	r3, [r7, #4]
 800ae3a:	685b      	ldr	r3, [r3, #4]
 800ae3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	699b      	ldr	r3, [r3, #24]
 800ae42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800ae44:	68fb      	ldr	r3, [r7, #12]
 800ae46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ae4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	f023 0303 	bic.w	r3, r3, #3
 800ae52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ae54:	683b      	ldr	r3, [r7, #0]
 800ae56:	681b      	ldr	r3, [r3, #0]
 800ae58:	68fa      	ldr	r2, [r7, #12]
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800ae5e:	697b      	ldr	r3, [r7, #20]
 800ae60:	f023 0302 	bic.w	r3, r3, #2
 800ae64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800ae66:	683b      	ldr	r3, [r7, #0]
 800ae68:	689b      	ldr	r3, [r3, #8]
 800ae6a:	697a      	ldr	r2, [r7, #20]
 800ae6c:	4313      	orrs	r3, r2
 800ae6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800ae70:	687b      	ldr	r3, [r7, #4]
 800ae72:	4a34      	ldr	r2, [pc, #208]	; (800af44 <TIM_OC1_SetConfig+0x128>)
 800ae74:	4293      	cmp	r3, r2
 800ae76:	d003      	beq.n	800ae80 <TIM_OC1_SetConfig+0x64>
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	4a33      	ldr	r2, [pc, #204]	; (800af48 <TIM_OC1_SetConfig+0x12c>)
 800ae7c:	4293      	cmp	r3, r2
 800ae7e:	d119      	bne.n	800aeb4 <TIM_OC1_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800ae80:	683b      	ldr	r3, [r7, #0]
 800ae82:	68db      	ldr	r3, [r3, #12]
 800ae84:	2b00      	cmp	r3, #0
 800ae86:	d008      	beq.n	800ae9a <TIM_OC1_SetConfig+0x7e>
 800ae88:	683b      	ldr	r3, [r7, #0]
 800ae8a:	68db      	ldr	r3, [r3, #12]
 800ae8c:	2b08      	cmp	r3, #8
 800ae8e:	d004      	beq.n	800ae9a <TIM_OC1_SetConfig+0x7e>
 800ae90:	f241 7102 	movw	r1, #5890	; 0x1702
 800ae94:	482d      	ldr	r0, [pc, #180]	; (800af4c <TIM_OC1_SetConfig+0x130>)
 800ae96:	f7f8 fc06 	bl	80036a6 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800ae9a:	697b      	ldr	r3, [r7, #20]
 800ae9c:	f023 0308 	bic.w	r3, r3, #8
 800aea0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	68db      	ldr	r3, [r3, #12]
 800aea6:	697a      	ldr	r2, [r7, #20]
 800aea8:	4313      	orrs	r3, r2
 800aeaa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800aeac:	697b      	ldr	r3, [r7, #20]
 800aeae:	f023 0304 	bic.w	r3, r3, #4
 800aeb2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	4a23      	ldr	r2, [pc, #140]	; (800af44 <TIM_OC1_SetConfig+0x128>)
 800aeb8:	4293      	cmp	r3, r2
 800aeba:	d003      	beq.n	800aec4 <TIM_OC1_SetConfig+0xa8>
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	4a22      	ldr	r2, [pc, #136]	; (800af48 <TIM_OC1_SetConfig+0x12c>)
 800aec0:	4293      	cmp	r3, r2
 800aec2:	d12d      	bne.n	800af20 <TIM_OC1_SetConfig+0x104>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800aec4:	683b      	ldr	r3, [r7, #0]
 800aec6:	699b      	ldr	r3, [r3, #24]
 800aec8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800aecc:	d008      	beq.n	800aee0 <TIM_OC1_SetConfig+0xc4>
 800aece:	683b      	ldr	r3, [r7, #0]
 800aed0:	699b      	ldr	r3, [r3, #24]
 800aed2:	2b00      	cmp	r3, #0
 800aed4:	d004      	beq.n	800aee0 <TIM_OC1_SetConfig+0xc4>
 800aed6:	f241 710f 	movw	r1, #5903	; 0x170f
 800aeda:	481c      	ldr	r0, [pc, #112]	; (800af4c <TIM_OC1_SetConfig+0x130>)
 800aedc:	f7f8 fbe3 	bl	80036a6 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800aee0:	683b      	ldr	r3, [r7, #0]
 800aee2:	695b      	ldr	r3, [r3, #20]
 800aee4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800aee8:	d008      	beq.n	800aefc <TIM_OC1_SetConfig+0xe0>
 800aeea:	683b      	ldr	r3, [r7, #0]
 800aeec:	695b      	ldr	r3, [r3, #20]
 800aeee:	2b00      	cmp	r3, #0
 800aef0:	d004      	beq.n	800aefc <TIM_OC1_SetConfig+0xe0>
 800aef2:	f241 7110 	movw	r1, #5904	; 0x1710
 800aef6:	4815      	ldr	r0, [pc, #84]	; (800af4c <TIM_OC1_SetConfig+0x130>)
 800aef8:	f7f8 fbd5 	bl	80036a6 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800aefc:	693b      	ldr	r3, [r7, #16]
 800aefe:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800af02:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800af04:	693b      	ldr	r3, [r7, #16]
 800af06:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800af0a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	695b      	ldr	r3, [r3, #20]
 800af10:	693a      	ldr	r2, [r7, #16]
 800af12:	4313      	orrs	r3, r2
 800af14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800af16:	683b      	ldr	r3, [r7, #0]
 800af18:	699b      	ldr	r3, [r3, #24]
 800af1a:	693a      	ldr	r2, [r7, #16]
 800af1c:	4313      	orrs	r3, r2
 800af1e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af20:	687b      	ldr	r3, [r7, #4]
 800af22:	693a      	ldr	r2, [r7, #16]
 800af24:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	68fa      	ldr	r2, [r7, #12]
 800af2a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	685a      	ldr	r2, [r3, #4]
 800af30:	687b      	ldr	r3, [r7, #4]
 800af32:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	697a      	ldr	r2, [r7, #20]
 800af38:	621a      	str	r2, [r3, #32]
}
 800af3a:	bf00      	nop
 800af3c:	3718      	adds	r7, #24
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}
 800af42:	bf00      	nop
 800af44:	40010000 	.word	0x40010000
 800af48:	40010400 	.word	0x40010400
 800af4c:	0800e7bc 	.word	0x0800e7bc

0800af50 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800af50:	b580      	push	{r7, lr}
 800af52:	b086      	sub	sp, #24
 800af54:	af00      	add	r7, sp, #0
 800af56:	6078      	str	r0, [r7, #4]
 800af58:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	6a1b      	ldr	r3, [r3, #32]
 800af5e:	f023 0210 	bic.w	r2, r3, #16
 800af62:	687b      	ldr	r3, [r7, #4]
 800af64:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6a1b      	ldr	r3, [r3, #32]
 800af6a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	685b      	ldr	r3, [r3, #4]
 800af70:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	699b      	ldr	r3, [r3, #24]
 800af76:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800af78:	68fb      	ldr	r3, [r7, #12]
 800af7a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800af7e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800af86:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	681b      	ldr	r3, [r3, #0]
 800af8c:	021b      	lsls	r3, r3, #8
 800af8e:	68fa      	ldr	r2, [r7, #12]
 800af90:	4313      	orrs	r3, r2
 800af92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800af94:	697b      	ldr	r3, [r7, #20]
 800af96:	f023 0320 	bic.w	r3, r3, #32
 800af9a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800af9c:	683b      	ldr	r3, [r7, #0]
 800af9e:	689b      	ldr	r3, [r3, #8]
 800afa0:	011b      	lsls	r3, r3, #4
 800afa2:	697a      	ldr	r2, [r7, #20]
 800afa4:	4313      	orrs	r3, r2
 800afa6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800afa8:	687b      	ldr	r3, [r7, #4]
 800afaa:	4a35      	ldr	r2, [pc, #212]	; (800b080 <TIM_OC2_SetConfig+0x130>)
 800afac:	4293      	cmp	r3, r2
 800afae:	d003      	beq.n	800afb8 <TIM_OC2_SetConfig+0x68>
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	4a34      	ldr	r2, [pc, #208]	; (800b084 <TIM_OC2_SetConfig+0x134>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d11a      	bne.n	800afee <TIM_OC2_SetConfig+0x9e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800afb8:	683b      	ldr	r3, [r7, #0]
 800afba:	68db      	ldr	r3, [r3, #12]
 800afbc:	2b00      	cmp	r3, #0
 800afbe:	d008      	beq.n	800afd2 <TIM_OC2_SetConfig+0x82>
 800afc0:	683b      	ldr	r3, [r7, #0]
 800afc2:	68db      	ldr	r3, [r3, #12]
 800afc4:	2b08      	cmp	r3, #8
 800afc6:	d004      	beq.n	800afd2 <TIM_OC2_SetConfig+0x82>
 800afc8:	f241 714d 	movw	r1, #5965	; 0x174d
 800afcc:	482e      	ldr	r0, [pc, #184]	; (800b088 <TIM_OC2_SetConfig+0x138>)
 800afce:	f7f8 fb6a 	bl	80036a6 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800afd2:	697b      	ldr	r3, [r7, #20]
 800afd4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800afd8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800afda:	683b      	ldr	r3, [r7, #0]
 800afdc:	68db      	ldr	r3, [r3, #12]
 800afde:	011b      	lsls	r3, r3, #4
 800afe0:	697a      	ldr	r2, [r7, #20]
 800afe2:	4313      	orrs	r3, r2
 800afe4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800afe6:	697b      	ldr	r3, [r7, #20]
 800afe8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800afec:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800afee:	687b      	ldr	r3, [r7, #4]
 800aff0:	4a23      	ldr	r2, [pc, #140]	; (800b080 <TIM_OC2_SetConfig+0x130>)
 800aff2:	4293      	cmp	r3, r2
 800aff4:	d003      	beq.n	800affe <TIM_OC2_SetConfig+0xae>
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	4a22      	ldr	r2, [pc, #136]	; (800b084 <TIM_OC2_SetConfig+0x134>)
 800affa:	4293      	cmp	r3, r2
 800affc:	d12f      	bne.n	800b05e <TIM_OC2_SetConfig+0x10e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800affe:	683b      	ldr	r3, [r7, #0]
 800b000:	699b      	ldr	r3, [r3, #24]
 800b002:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b006:	d008      	beq.n	800b01a <TIM_OC2_SetConfig+0xca>
 800b008:	683b      	ldr	r3, [r7, #0]
 800b00a:	699b      	ldr	r3, [r3, #24]
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	d004      	beq.n	800b01a <TIM_OC2_SetConfig+0xca>
 800b010:	f241 715b 	movw	r1, #5979	; 0x175b
 800b014:	481c      	ldr	r0, [pc, #112]	; (800b088 <TIM_OC2_SetConfig+0x138>)
 800b016:	f7f8 fb46 	bl	80036a6 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b01a:	683b      	ldr	r3, [r7, #0]
 800b01c:	695b      	ldr	r3, [r3, #20]
 800b01e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b022:	d008      	beq.n	800b036 <TIM_OC2_SetConfig+0xe6>
 800b024:	683b      	ldr	r3, [r7, #0]
 800b026:	695b      	ldr	r3, [r3, #20]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d004      	beq.n	800b036 <TIM_OC2_SetConfig+0xe6>
 800b02c:	f241 715c 	movw	r1, #5980	; 0x175c
 800b030:	4815      	ldr	r0, [pc, #84]	; (800b088 <TIM_OC2_SetConfig+0x138>)
 800b032:	f7f8 fb38 	bl	80036a6 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b036:	693b      	ldr	r3, [r7, #16]
 800b038:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b03c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b03e:	693b      	ldr	r3, [r7, #16]
 800b040:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b044:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b046:	683b      	ldr	r3, [r7, #0]
 800b048:	695b      	ldr	r3, [r3, #20]
 800b04a:	009b      	lsls	r3, r3, #2
 800b04c:	693a      	ldr	r2, [r7, #16]
 800b04e:	4313      	orrs	r3, r2
 800b050:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b052:	683b      	ldr	r3, [r7, #0]
 800b054:	699b      	ldr	r3, [r3, #24]
 800b056:	009b      	lsls	r3, r3, #2
 800b058:	693a      	ldr	r2, [r7, #16]
 800b05a:	4313      	orrs	r3, r2
 800b05c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	693a      	ldr	r2, [r7, #16]
 800b062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	68fa      	ldr	r2, [r7, #12]
 800b068:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b06a:	683b      	ldr	r3, [r7, #0]
 800b06c:	685a      	ldr	r2, [r3, #4]
 800b06e:	687b      	ldr	r3, [r7, #4]
 800b070:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b072:	687b      	ldr	r3, [r7, #4]
 800b074:	697a      	ldr	r2, [r7, #20]
 800b076:	621a      	str	r2, [r3, #32]
}
 800b078:	bf00      	nop
 800b07a:	3718      	adds	r7, #24
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd80      	pop	{r7, pc}
 800b080:	40010000 	.word	0x40010000
 800b084:	40010400 	.word	0x40010400
 800b088:	0800e7bc 	.word	0x0800e7bc

0800b08c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b08c:	b580      	push	{r7, lr}
 800b08e:	b086      	sub	sp, #24
 800b090:	af00      	add	r7, sp, #0
 800b092:	6078      	str	r0, [r7, #4]
 800b094:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b096:	687b      	ldr	r3, [r7, #4]
 800b098:	6a1b      	ldr	r3, [r3, #32]
 800b09a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	6a1b      	ldr	r3, [r3, #32]
 800b0a6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	69db      	ldr	r3, [r3, #28]
 800b0b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b0ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	f023 0303 	bic.w	r3, r3, #3
 800b0c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b0c4:	683b      	ldr	r3, [r7, #0]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	68fa      	ldr	r2, [r7, #12]
 800b0ca:	4313      	orrs	r3, r2
 800b0cc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b0ce:	697b      	ldr	r3, [r7, #20]
 800b0d0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800b0d4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	689b      	ldr	r3, [r3, #8]
 800b0da:	021b      	lsls	r3, r3, #8
 800b0dc:	697a      	ldr	r2, [r7, #20]
 800b0de:	4313      	orrs	r3, r2
 800b0e0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	4a35      	ldr	r2, [pc, #212]	; (800b1bc <TIM_OC3_SetConfig+0x130>)
 800b0e6:	4293      	cmp	r3, r2
 800b0e8:	d003      	beq.n	800b0f2 <TIM_OC3_SetConfig+0x66>
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	4a34      	ldr	r2, [pc, #208]	; (800b1c0 <TIM_OC3_SetConfig+0x134>)
 800b0ee:	4293      	cmp	r3, r2
 800b0f0:	d11a      	bne.n	800b128 <TIM_OC3_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));
 800b0f2:	683b      	ldr	r3, [r7, #0]
 800b0f4:	68db      	ldr	r3, [r3, #12]
 800b0f6:	2b00      	cmp	r3, #0
 800b0f8:	d008      	beq.n	800b10c <TIM_OC3_SetConfig+0x80>
 800b0fa:	683b      	ldr	r3, [r7, #0]
 800b0fc:	68db      	ldr	r3, [r3, #12]
 800b0fe:	2b08      	cmp	r3, #8
 800b100:	d004      	beq.n	800b10c <TIM_OC3_SetConfig+0x80>
 800b102:	f241 7198 	movw	r1, #6040	; 0x1798
 800b106:	482f      	ldr	r0, [pc, #188]	; (800b1c4 <TIM_OC3_SetConfig+0x138>)
 800b108:	f7f8 facd 	bl	80036a6 <assert_failed>

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b10c:	697b      	ldr	r3, [r7, #20]
 800b10e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800b112:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	68db      	ldr	r3, [r3, #12]
 800b118:	021b      	lsls	r3, r3, #8
 800b11a:	697a      	ldr	r2, [r7, #20]
 800b11c:	4313      	orrs	r3, r2
 800b11e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b120:	697b      	ldr	r3, [r7, #20]
 800b122:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b126:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b128:	687b      	ldr	r3, [r7, #4]
 800b12a:	4a24      	ldr	r2, [pc, #144]	; (800b1bc <TIM_OC3_SetConfig+0x130>)
 800b12c:	4293      	cmp	r3, r2
 800b12e:	d003      	beq.n	800b138 <TIM_OC3_SetConfig+0xac>
 800b130:	687b      	ldr	r3, [r7, #4]
 800b132:	4a23      	ldr	r2, [pc, #140]	; (800b1c0 <TIM_OC3_SetConfig+0x134>)
 800b134:	4293      	cmp	r3, r2
 800b136:	d12f      	bne.n	800b198 <TIM_OC3_SetConfig+0x10c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	699b      	ldr	r3, [r3, #24]
 800b13c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b140:	d008      	beq.n	800b154 <TIM_OC3_SetConfig+0xc8>
 800b142:	683b      	ldr	r3, [r7, #0]
 800b144:	699b      	ldr	r3, [r3, #24]
 800b146:	2b00      	cmp	r3, #0
 800b148:	d004      	beq.n	800b154 <TIM_OC3_SetConfig+0xc8>
 800b14a:	f241 71a5 	movw	r1, #6053	; 0x17a5
 800b14e:	481d      	ldr	r0, [pc, #116]	; (800b1c4 <TIM_OC3_SetConfig+0x138>)
 800b150:	f7f8 faa9 	bl	80036a6 <assert_failed>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b154:	683b      	ldr	r3, [r7, #0]
 800b156:	695b      	ldr	r3, [r3, #20]
 800b158:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b15c:	d008      	beq.n	800b170 <TIM_OC3_SetConfig+0xe4>
 800b15e:	683b      	ldr	r3, [r7, #0]
 800b160:	695b      	ldr	r3, [r3, #20]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d004      	beq.n	800b170 <TIM_OC3_SetConfig+0xe4>
 800b166:	f241 71a6 	movw	r1, #6054	; 0x17a6
 800b16a:	4816      	ldr	r0, [pc, #88]	; (800b1c4 <TIM_OC3_SetConfig+0x138>)
 800b16c:	f7f8 fa9b 	bl	80036a6 <assert_failed>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b176:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b178:	693b      	ldr	r3, [r7, #16]
 800b17a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b17e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b180:	683b      	ldr	r3, [r7, #0]
 800b182:	695b      	ldr	r3, [r3, #20]
 800b184:	011b      	lsls	r3, r3, #4
 800b186:	693a      	ldr	r2, [r7, #16]
 800b188:	4313      	orrs	r3, r2
 800b18a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b18c:	683b      	ldr	r3, [r7, #0]
 800b18e:	699b      	ldr	r3, [r3, #24]
 800b190:	011b      	lsls	r3, r3, #4
 800b192:	693a      	ldr	r2, [r7, #16]
 800b194:	4313      	orrs	r3, r2
 800b196:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	693a      	ldr	r2, [r7, #16]
 800b19c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	68fa      	ldr	r2, [r7, #12]
 800b1a2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b1a4:	683b      	ldr	r3, [r7, #0]
 800b1a6:	685a      	ldr	r2, [r3, #4]
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	697a      	ldr	r2, [r7, #20]
 800b1b0:	621a      	str	r2, [r3, #32]
}
 800b1b2:	bf00      	nop
 800b1b4:	3718      	adds	r7, #24
 800b1b6:	46bd      	mov	sp, r7
 800b1b8:	bd80      	pop	{r7, pc}
 800b1ba:	bf00      	nop
 800b1bc:	40010000 	.word	0x40010000
 800b1c0:	40010400 	.word	0x40010400
 800b1c4:	0800e7bc 	.word	0x0800e7bc

0800b1c8 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800b1c8:	b580      	push	{r7, lr}
 800b1ca:	b086      	sub	sp, #24
 800b1cc:	af00      	add	r7, sp, #0
 800b1ce:	6078      	str	r0, [r7, #4]
 800b1d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	6a1b      	ldr	r3, [r3, #32]
 800b1d6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b1da:	687b      	ldr	r3, [r7, #4]
 800b1dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b1de:	687b      	ldr	r3, [r7, #4]
 800b1e0:	6a1b      	ldr	r3, [r3, #32]
 800b1e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	685b      	ldr	r3, [r3, #4]
 800b1e8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b1ea:	687b      	ldr	r3, [r7, #4]
 800b1ec:	69db      	ldr	r3, [r3, #28]
 800b1ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b1f0:	68fb      	ldr	r3, [r7, #12]
 800b1f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800b1f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b1f8:	68fb      	ldr	r3, [r7, #12]
 800b1fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b1fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b200:	683b      	ldr	r3, [r7, #0]
 800b202:	681b      	ldr	r3, [r3, #0]
 800b204:	021b      	lsls	r3, r3, #8
 800b206:	68fa      	ldr	r2, [r7, #12]
 800b208:	4313      	orrs	r3, r2
 800b20a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b20c:	693b      	ldr	r3, [r7, #16]
 800b20e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800b212:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b214:	683b      	ldr	r3, [r7, #0]
 800b216:	689b      	ldr	r3, [r3, #8]
 800b218:	031b      	lsls	r3, r3, #12
 800b21a:	693a      	ldr	r2, [r7, #16]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	4a18      	ldr	r2, [pc, #96]	; (800b284 <TIM_OC4_SetConfig+0xbc>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d003      	beq.n	800b230 <TIM_OC4_SetConfig+0x68>
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	4a17      	ldr	r2, [pc, #92]	; (800b288 <TIM_OC4_SetConfig+0xc0>)
 800b22c:	4293      	cmp	r3, r2
 800b22e:	d117      	bne.n	800b260 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));
 800b230:	683b      	ldr	r3, [r7, #0]
 800b232:	695b      	ldr	r3, [r3, #20]
 800b234:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b238:	d008      	beq.n	800b24c <TIM_OC4_SetConfig+0x84>
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	695b      	ldr	r3, [r3, #20]
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d004      	beq.n	800b24c <TIM_OC4_SetConfig+0x84>
 800b242:	f241 71e4 	movw	r1, #6116	; 0x17e4
 800b246:	4811      	ldr	r0, [pc, #68]	; (800b28c <TIM_OC4_SetConfig+0xc4>)
 800b248:	f7f8 fa2d 	bl	80036a6 <assert_failed>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b24c:	697b      	ldr	r3, [r7, #20]
 800b24e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800b252:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b254:	683b      	ldr	r3, [r7, #0]
 800b256:	695b      	ldr	r3, [r3, #20]
 800b258:	019b      	lsls	r3, r3, #6
 800b25a:	697a      	ldr	r2, [r7, #20]
 800b25c:	4313      	orrs	r3, r2
 800b25e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	697a      	ldr	r2, [r7, #20]
 800b264:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	68fa      	ldr	r2, [r7, #12]
 800b26a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b26c:	683b      	ldr	r3, [r7, #0]
 800b26e:	685a      	ldr	r2, [r3, #4]
 800b270:	687b      	ldr	r3, [r7, #4]
 800b272:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	693a      	ldr	r2, [r7, #16]
 800b278:	621a      	str	r2, [r3, #32]
}
 800b27a:	bf00      	nop
 800b27c:	3718      	adds	r7, #24
 800b27e:	46bd      	mov	sp, r7
 800b280:	bd80      	pop	{r7, pc}
 800b282:	bf00      	nop
 800b284:	40010000 	.word	0x40010000
 800b288:	40010400 	.word	0x40010400
 800b28c:	0800e7bc 	.word	0x0800e7bc

0800b290 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 800b290:	b480      	push	{r7}
 800b292:	b087      	sub	sp, #28
 800b294:	af00      	add	r7, sp, #0
 800b296:	60f8      	str	r0, [r7, #12]
 800b298:	60b9      	str	r1, [r7, #8]
 800b29a:	607a      	str	r2, [r7, #4]
 800b29c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b29e:	68fb      	ldr	r3, [r7, #12]
 800b2a0:	6a1b      	ldr	r3, [r3, #32]
 800b2a2:	f023 0201 	bic.w	r2, r3, #1
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b2aa:	68fb      	ldr	r3, [r7, #12]
 800b2ac:	699b      	ldr	r3, [r3, #24]
 800b2ae:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b2b0:	68fb      	ldr	r3, [r7, #12]
 800b2b2:	6a1b      	ldr	r3, [r3, #32]
 800b2b4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 800b2b6:	68fb      	ldr	r3, [r7, #12]
 800b2b8:	4a28      	ldr	r2, [pc, #160]	; (800b35c <TIM_TI1_SetConfig+0xcc>)
 800b2ba:	4293      	cmp	r3, r2
 800b2bc:	d01b      	beq.n	800b2f6 <TIM_TI1_SetConfig+0x66>
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b2c4:	d017      	beq.n	800b2f6 <TIM_TI1_SetConfig+0x66>
 800b2c6:	68fb      	ldr	r3, [r7, #12]
 800b2c8:	4a25      	ldr	r2, [pc, #148]	; (800b360 <TIM_TI1_SetConfig+0xd0>)
 800b2ca:	4293      	cmp	r3, r2
 800b2cc:	d013      	beq.n	800b2f6 <TIM_TI1_SetConfig+0x66>
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	4a24      	ldr	r2, [pc, #144]	; (800b364 <TIM_TI1_SetConfig+0xd4>)
 800b2d2:	4293      	cmp	r3, r2
 800b2d4:	d00f      	beq.n	800b2f6 <TIM_TI1_SetConfig+0x66>
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	4a23      	ldr	r2, [pc, #140]	; (800b368 <TIM_TI1_SetConfig+0xd8>)
 800b2da:	4293      	cmp	r3, r2
 800b2dc:	d00b      	beq.n	800b2f6 <TIM_TI1_SetConfig+0x66>
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	4a22      	ldr	r2, [pc, #136]	; (800b36c <TIM_TI1_SetConfig+0xdc>)
 800b2e2:	4293      	cmp	r3, r2
 800b2e4:	d007      	beq.n	800b2f6 <TIM_TI1_SetConfig+0x66>
 800b2e6:	68fb      	ldr	r3, [r7, #12]
 800b2e8:	4a21      	ldr	r2, [pc, #132]	; (800b370 <TIM_TI1_SetConfig+0xe0>)
 800b2ea:	4293      	cmp	r3, r2
 800b2ec:	d003      	beq.n	800b2f6 <TIM_TI1_SetConfig+0x66>
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	4a20      	ldr	r2, [pc, #128]	; (800b374 <TIM_TI1_SetConfig+0xe4>)
 800b2f2:	4293      	cmp	r3, r2
 800b2f4:	d101      	bne.n	800b2fa <TIM_TI1_SetConfig+0x6a>
 800b2f6:	2301      	movs	r3, #1
 800b2f8:	e000      	b.n	800b2fc <TIM_TI1_SetConfig+0x6c>
 800b2fa:	2300      	movs	r3, #0
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	d008      	beq.n	800b312 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 800b300:	697b      	ldr	r3, [r7, #20]
 800b302:	f023 0303 	bic.w	r3, r3, #3
 800b306:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 800b308:	697a      	ldr	r2, [r7, #20]
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	4313      	orrs	r3, r2
 800b30e:	617b      	str	r3, [r7, #20]
 800b310:	e003      	b.n	800b31a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 800b312:	697b      	ldr	r3, [r7, #20]
 800b314:	f043 0301 	orr.w	r3, r3, #1
 800b318:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b31a:	697b      	ldr	r3, [r7, #20]
 800b31c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b320:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	011b      	lsls	r3, r3, #4
 800b326:	b2db      	uxtb	r3, r3
 800b328:	697a      	ldr	r2, [r7, #20]
 800b32a:	4313      	orrs	r3, r2
 800b32c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b32e:	693b      	ldr	r3, [r7, #16]
 800b330:	f023 030a 	bic.w	r3, r3, #10
 800b334:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 800b336:	68bb      	ldr	r3, [r7, #8]
 800b338:	f003 030a 	and.w	r3, r3, #10
 800b33c:	693a      	ldr	r2, [r7, #16]
 800b33e:	4313      	orrs	r3, r2
 800b340:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	697a      	ldr	r2, [r7, #20]
 800b346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b348:	68fb      	ldr	r3, [r7, #12]
 800b34a:	693a      	ldr	r2, [r7, #16]
 800b34c:	621a      	str	r2, [r3, #32]
}
 800b34e:	bf00      	nop
 800b350:	371c      	adds	r7, #28
 800b352:	46bd      	mov	sp, r7
 800b354:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b358:	4770      	bx	lr
 800b35a:	bf00      	nop
 800b35c:	40010000 	.word	0x40010000
 800b360:	40000400 	.word	0x40000400
 800b364:	40000800 	.word	0x40000800
 800b368:	40000c00 	.word	0x40000c00
 800b36c:	40010400 	.word	0x40010400
 800b370:	40014000 	.word	0x40014000
 800b374:	40001800 	.word	0x40001800

0800b378 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b378:	b480      	push	{r7}
 800b37a:	b087      	sub	sp, #28
 800b37c:	af00      	add	r7, sp, #0
 800b37e:	60f8      	str	r0, [r7, #12]
 800b380:	60b9      	str	r1, [r7, #8]
 800b382:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	6a1b      	ldr	r3, [r3, #32]
 800b388:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b38a:	68fb      	ldr	r3, [r7, #12]
 800b38c:	6a1b      	ldr	r3, [r3, #32]
 800b38e:	f023 0201 	bic.w	r2, r3, #1
 800b392:	68fb      	ldr	r3, [r7, #12]
 800b394:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b396:	68fb      	ldr	r3, [r7, #12]
 800b398:	699b      	ldr	r3, [r3, #24]
 800b39a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b39c:	693b      	ldr	r3, [r7, #16]
 800b39e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b3a2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	011b      	lsls	r3, r3, #4
 800b3a8:	693a      	ldr	r2, [r7, #16]
 800b3aa:	4313      	orrs	r3, r2
 800b3ac:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	f023 030a 	bic.w	r3, r3, #10
 800b3b4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b3b6:	697a      	ldr	r2, [r7, #20]
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	4313      	orrs	r3, r2
 800b3bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b3be:	68fb      	ldr	r3, [r7, #12]
 800b3c0:	693a      	ldr	r2, [r7, #16]
 800b3c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b3c4:	68fb      	ldr	r3, [r7, #12]
 800b3c6:	697a      	ldr	r2, [r7, #20]
 800b3c8:	621a      	str	r2, [r3, #32]
}
 800b3ca:	bf00      	nop
 800b3cc:	371c      	adds	r7, #28
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d4:	4770      	bx	lr

0800b3d6 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b3d6:	b480      	push	{r7}
 800b3d8:	b087      	sub	sp, #28
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	60f8      	str	r0, [r7, #12]
 800b3de:	60b9      	str	r1, [r7, #8]
 800b3e0:	607a      	str	r2, [r7, #4]
 800b3e2:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	6a1b      	ldr	r3, [r3, #32]
 800b3e8:	f023 0210 	bic.w	r2, r3, #16
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b3f0:	68fb      	ldr	r3, [r7, #12]
 800b3f2:	699b      	ldr	r3, [r3, #24]
 800b3f4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	6a1b      	ldr	r3, [r3, #32]
 800b3fa:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b402:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	021b      	lsls	r3, r3, #8
 800b408:	697a      	ldr	r2, [r7, #20]
 800b40a:	4313      	orrs	r3, r2
 800b40c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b40e:	697b      	ldr	r3, [r7, #20]
 800b410:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b414:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 800b416:	683b      	ldr	r3, [r7, #0]
 800b418:	031b      	lsls	r3, r3, #12
 800b41a:	b29b      	uxth	r3, r3
 800b41c:	697a      	ldr	r2, [r7, #20]
 800b41e:	4313      	orrs	r3, r2
 800b420:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b422:	693b      	ldr	r3, [r7, #16]
 800b424:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b428:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800b42a:	68bb      	ldr	r3, [r7, #8]
 800b42c:	011b      	lsls	r3, r3, #4
 800b42e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800b432:	693a      	ldr	r2, [r7, #16]
 800b434:	4313      	orrs	r3, r2
 800b436:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b438:	68fb      	ldr	r3, [r7, #12]
 800b43a:	697a      	ldr	r2, [r7, #20]
 800b43c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	693a      	ldr	r2, [r7, #16]
 800b442:	621a      	str	r2, [r3, #32]
}
 800b444:	bf00      	nop
 800b446:	371c      	adds	r7, #28
 800b448:	46bd      	mov	sp, r7
 800b44a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b44e:	4770      	bx	lr

0800b450 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b450:	b480      	push	{r7}
 800b452:	b087      	sub	sp, #28
 800b454:	af00      	add	r7, sp, #0
 800b456:	60f8      	str	r0, [r7, #12]
 800b458:	60b9      	str	r1, [r7, #8]
 800b45a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	6a1b      	ldr	r3, [r3, #32]
 800b460:	f023 0210 	bic.w	r2, r3, #16
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b468:	68fb      	ldr	r3, [r7, #12]
 800b46a:	699b      	ldr	r3, [r3, #24]
 800b46c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b46e:	68fb      	ldr	r3, [r7, #12]
 800b470:	6a1b      	ldr	r3, [r3, #32]
 800b472:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b47a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	031b      	lsls	r3, r3, #12
 800b480:	697a      	ldr	r2, [r7, #20]
 800b482:	4313      	orrs	r3, r2
 800b484:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b486:	693b      	ldr	r3, [r7, #16]
 800b488:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800b48c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b48e:	68bb      	ldr	r3, [r7, #8]
 800b490:	011b      	lsls	r3, r3, #4
 800b492:	693a      	ldr	r2, [r7, #16]
 800b494:	4313      	orrs	r3, r2
 800b496:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b498:	68fb      	ldr	r3, [r7, #12]
 800b49a:	697a      	ldr	r2, [r7, #20]
 800b49c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	693a      	ldr	r2, [r7, #16]
 800b4a2:	621a      	str	r2, [r3, #32]
}
 800b4a4:	bf00      	nop
 800b4a6:	371c      	adds	r7, #28
 800b4a8:	46bd      	mov	sp, r7
 800b4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4ae:	4770      	bx	lr

0800b4b0 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b4b0:	b480      	push	{r7}
 800b4b2:	b087      	sub	sp, #28
 800b4b4:	af00      	add	r7, sp, #0
 800b4b6:	60f8      	str	r0, [r7, #12]
 800b4b8:	60b9      	str	r1, [r7, #8]
 800b4ba:	607a      	str	r2, [r7, #4]
 800b4bc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b4be:	68fb      	ldr	r3, [r7, #12]
 800b4c0:	6a1b      	ldr	r3, [r3, #32]
 800b4c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800b4c6:	68fb      	ldr	r3, [r7, #12]
 800b4c8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b4ca:	68fb      	ldr	r3, [r7, #12]
 800b4cc:	69db      	ldr	r3, [r3, #28]
 800b4ce:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b4d0:	68fb      	ldr	r3, [r7, #12]
 800b4d2:	6a1b      	ldr	r3, [r3, #32]
 800b4d4:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 800b4d6:	697b      	ldr	r3, [r7, #20]
 800b4d8:	f023 0303 	bic.w	r3, r3, #3
 800b4dc:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800b4de:	697a      	ldr	r2, [r7, #20]
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	4313      	orrs	r3, r2
 800b4e4:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 800b4e6:	697b      	ldr	r3, [r7, #20]
 800b4e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800b4ec:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800b4ee:	683b      	ldr	r3, [r7, #0]
 800b4f0:	011b      	lsls	r3, r3, #4
 800b4f2:	b2db      	uxtb	r3, r3
 800b4f4:	697a      	ldr	r2, [r7, #20]
 800b4f6:	4313      	orrs	r3, r2
 800b4f8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800b4fa:	693b      	ldr	r3, [r7, #16]
 800b4fc:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 800b500:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800b502:	68bb      	ldr	r3, [r7, #8]
 800b504:	021b      	lsls	r3, r3, #8
 800b506:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800b50a:	693a      	ldr	r2, [r7, #16]
 800b50c:	4313      	orrs	r3, r2
 800b50e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b510:	68fb      	ldr	r3, [r7, #12]
 800b512:	697a      	ldr	r2, [r7, #20]
 800b514:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	693a      	ldr	r2, [r7, #16]
 800b51a:	621a      	str	r2, [r3, #32]
}
 800b51c:	bf00      	nop
 800b51e:	371c      	adds	r7, #28
 800b520:	46bd      	mov	sp, r7
 800b522:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b526:	4770      	bx	lr

0800b528 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 800b528:	b480      	push	{r7}
 800b52a:	b087      	sub	sp, #28
 800b52c:	af00      	add	r7, sp, #0
 800b52e:	60f8      	str	r0, [r7, #12]
 800b530:	60b9      	str	r1, [r7, #8]
 800b532:	607a      	str	r2, [r7, #4]
 800b534:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	6a1b      	ldr	r3, [r3, #32]
 800b53a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800b542:	68fb      	ldr	r3, [r7, #12]
 800b544:	69db      	ldr	r3, [r3, #28]
 800b546:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	6a1b      	ldr	r3, [r3, #32]
 800b54c:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 800b54e:	697b      	ldr	r3, [r7, #20]
 800b550:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b554:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 800b556:	687b      	ldr	r3, [r7, #4]
 800b558:	021b      	lsls	r3, r3, #8
 800b55a:	697a      	ldr	r2, [r7, #20]
 800b55c:	4313      	orrs	r3, r2
 800b55e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800b560:	697b      	ldr	r3, [r7, #20]
 800b562:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800b566:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 800b568:	683b      	ldr	r3, [r7, #0]
 800b56a:	031b      	lsls	r3, r3, #12
 800b56c:	b29b      	uxth	r3, r3
 800b56e:	697a      	ldr	r2, [r7, #20]
 800b570:	4313      	orrs	r3, r2
 800b572:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800b574:	693b      	ldr	r3, [r7, #16]
 800b576:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 800b57a:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	031b      	lsls	r3, r3, #12
 800b580:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 800b584:	693a      	ldr	r2, [r7, #16]
 800b586:	4313      	orrs	r3, r2
 800b588:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	697a      	ldr	r2, [r7, #20]
 800b58e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	693a      	ldr	r2, [r7, #16]
 800b594:	621a      	str	r2, [r3, #32]
}
 800b596:	bf00      	nop
 800b598:	371c      	adds	r7, #28
 800b59a:	46bd      	mov	sp, r7
 800b59c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5a0:	4770      	bx	lr

0800b5a2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b5a2:	b480      	push	{r7}
 800b5a4:	b085      	sub	sp, #20
 800b5a6:	af00      	add	r7, sp, #0
 800b5a8:	6078      	str	r0, [r7, #4]
 800b5aa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	689b      	ldr	r3, [r3, #8]
 800b5b0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b5b2:	68fb      	ldr	r3, [r7, #12]
 800b5b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b5b8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b5ba:	683a      	ldr	r2, [r7, #0]
 800b5bc:	68fb      	ldr	r3, [r7, #12]
 800b5be:	4313      	orrs	r3, r2
 800b5c0:	f043 0307 	orr.w	r3, r3, #7
 800b5c4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	68fa      	ldr	r2, [r7, #12]
 800b5ca:	609a      	str	r2, [r3, #8]
}
 800b5cc:	bf00      	nop
 800b5ce:	3714      	adds	r7, #20
 800b5d0:	46bd      	mov	sp, r7
 800b5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5d6:	4770      	bx	lr

0800b5d8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b5d8:	b480      	push	{r7}
 800b5da:	b087      	sub	sp, #28
 800b5dc:	af00      	add	r7, sp, #0
 800b5de:	60f8      	str	r0, [r7, #12]
 800b5e0:	60b9      	str	r1, [r7, #8]
 800b5e2:	607a      	str	r2, [r7, #4]
 800b5e4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b5e6:	68fb      	ldr	r3, [r7, #12]
 800b5e8:	689b      	ldr	r3, [r3, #8]
 800b5ea:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b5ec:	697b      	ldr	r3, [r7, #20]
 800b5ee:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800b5f2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b5f4:	683b      	ldr	r3, [r7, #0]
 800b5f6:	021a      	lsls	r2, r3, #8
 800b5f8:	687b      	ldr	r3, [r7, #4]
 800b5fa:	431a      	orrs	r2, r3
 800b5fc:	68bb      	ldr	r3, [r7, #8]
 800b5fe:	4313      	orrs	r3, r2
 800b600:	697a      	ldr	r2, [r7, #20]
 800b602:	4313      	orrs	r3, r2
 800b604:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b606:	68fb      	ldr	r3, [r7, #12]
 800b608:	697a      	ldr	r2, [r7, #20]
 800b60a:	609a      	str	r2, [r3, #8]
}
 800b60c:	bf00      	nop
 800b60e:	371c      	adds	r7, #28
 800b610:	46bd      	mov	sp, r7
 800b612:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b616:	4770      	bx	lr

0800b618 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b618:	b580      	push	{r7, lr}
 800b61a:	b086      	sub	sp, #24
 800b61c:	af00      	add	r7, sp, #0
 800b61e:	60f8      	str	r0, [r7, #12]
 800b620:	60b9      	str	r1, [r7, #8]
 800b622:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	4a32      	ldr	r2, [pc, #200]	; (800b6f0 <TIM_CCxChannelCmd+0xd8>)
 800b628:	4293      	cmp	r3, r2
 800b62a:	d030      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b632:	d02c      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b634:	68fb      	ldr	r3, [r7, #12]
 800b636:	4a2f      	ldr	r2, [pc, #188]	; (800b6f4 <TIM_CCxChannelCmd+0xdc>)
 800b638:	4293      	cmp	r3, r2
 800b63a:	d028      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b63c:	68fb      	ldr	r3, [r7, #12]
 800b63e:	4a2e      	ldr	r2, [pc, #184]	; (800b6f8 <TIM_CCxChannelCmd+0xe0>)
 800b640:	4293      	cmp	r3, r2
 800b642:	d024      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b644:	68fb      	ldr	r3, [r7, #12]
 800b646:	4a2d      	ldr	r2, [pc, #180]	; (800b6fc <TIM_CCxChannelCmd+0xe4>)
 800b648:	4293      	cmp	r3, r2
 800b64a:	d020      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	4a2c      	ldr	r2, [pc, #176]	; (800b700 <TIM_CCxChannelCmd+0xe8>)
 800b650:	4293      	cmp	r3, r2
 800b652:	d01c      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	4a2b      	ldr	r2, [pc, #172]	; (800b704 <TIM_CCxChannelCmd+0xec>)
 800b658:	4293      	cmp	r3, r2
 800b65a:	d018      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	4a2a      	ldr	r2, [pc, #168]	; (800b708 <TIM_CCxChannelCmd+0xf0>)
 800b660:	4293      	cmp	r3, r2
 800b662:	d014      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b664:	68fb      	ldr	r3, [r7, #12]
 800b666:	4a29      	ldr	r2, [pc, #164]	; (800b70c <TIM_CCxChannelCmd+0xf4>)
 800b668:	4293      	cmp	r3, r2
 800b66a:	d010      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	4a28      	ldr	r2, [pc, #160]	; (800b710 <TIM_CCxChannelCmd+0xf8>)
 800b670:	4293      	cmp	r3, r2
 800b672:	d00c      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	4a27      	ldr	r2, [pc, #156]	; (800b714 <TIM_CCxChannelCmd+0xfc>)
 800b678:	4293      	cmp	r3, r2
 800b67a:	d008      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	4a26      	ldr	r2, [pc, #152]	; (800b718 <TIM_CCxChannelCmd+0x100>)
 800b680:	4293      	cmp	r3, r2
 800b682:	d004      	beq.n	800b68e <TIM_CCxChannelCmd+0x76>
 800b684:	f641 11cc 	movw	r1, #6604	; 0x19cc
 800b688:	4824      	ldr	r0, [pc, #144]	; (800b71c <TIM_CCxChannelCmd+0x104>)
 800b68a:	f7f8 f80c 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_CHANNELS(Channel));
 800b68e:	68bb      	ldr	r3, [r7, #8]
 800b690:	2b00      	cmp	r3, #0
 800b692:	d010      	beq.n	800b6b6 <TIM_CCxChannelCmd+0x9e>
 800b694:	68bb      	ldr	r3, [r7, #8]
 800b696:	2b04      	cmp	r3, #4
 800b698:	d00d      	beq.n	800b6b6 <TIM_CCxChannelCmd+0x9e>
 800b69a:	68bb      	ldr	r3, [r7, #8]
 800b69c:	2b08      	cmp	r3, #8
 800b69e:	d00a      	beq.n	800b6b6 <TIM_CCxChannelCmd+0x9e>
 800b6a0:	68bb      	ldr	r3, [r7, #8]
 800b6a2:	2b0c      	cmp	r3, #12
 800b6a4:	d007      	beq.n	800b6b6 <TIM_CCxChannelCmd+0x9e>
 800b6a6:	68bb      	ldr	r3, [r7, #8]
 800b6a8:	2b3c      	cmp	r3, #60	; 0x3c
 800b6aa:	d004      	beq.n	800b6b6 <TIM_CCxChannelCmd+0x9e>
 800b6ac:	f641 11cd 	movw	r1, #6605	; 0x19cd
 800b6b0:	481a      	ldr	r0, [pc, #104]	; (800b71c <TIM_CCxChannelCmd+0x104>)
 800b6b2:	f7f7 fff8 	bl	80036a6 <assert_failed>

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b6b6:	68bb      	ldr	r3, [r7, #8]
 800b6b8:	f003 031f 	and.w	r3, r3, #31
 800b6bc:	2201      	movs	r2, #1
 800b6be:	fa02 f303 	lsl.w	r3, r2, r3
 800b6c2:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b6c4:	68fb      	ldr	r3, [r7, #12]
 800b6c6:	6a1a      	ldr	r2, [r3, #32]
 800b6c8:	697b      	ldr	r3, [r7, #20]
 800b6ca:	43db      	mvns	r3, r3
 800b6cc:	401a      	ands	r2, r3
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	6a1a      	ldr	r2, [r3, #32]
 800b6d6:	68bb      	ldr	r3, [r7, #8]
 800b6d8:	f003 031f 	and.w	r3, r3, #31
 800b6dc:	6879      	ldr	r1, [r7, #4]
 800b6de:	fa01 f303 	lsl.w	r3, r1, r3
 800b6e2:	431a      	orrs	r2, r3
 800b6e4:	68fb      	ldr	r3, [r7, #12]
 800b6e6:	621a      	str	r2, [r3, #32]
}
 800b6e8:	bf00      	nop
 800b6ea:	3718      	adds	r7, #24
 800b6ec:	46bd      	mov	sp, r7
 800b6ee:	bd80      	pop	{r7, pc}
 800b6f0:	40010000 	.word	0x40010000
 800b6f4:	40000400 	.word	0x40000400
 800b6f8:	40000800 	.word	0x40000800
 800b6fc:	40000c00 	.word	0x40000c00
 800b700:	40010400 	.word	0x40010400
 800b704:	40014000 	.word	0x40014000
 800b708:	40014400 	.word	0x40014400
 800b70c:	40014800 	.word	0x40014800
 800b710:	40001800 	.word	0x40001800
 800b714:	40001c00 	.word	0x40001c00
 800b718:	40002000 	.word	0x40002000
 800b71c:	0800e7bc 	.word	0x0800e7bc

0800b720 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b720:	b580      	push	{r7, lr}
 800b722:	b084      	sub	sp, #16
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
 800b728:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr2;
  uint32_t tmpsmcr;

  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	4a61      	ldr	r2, [pc, #388]	; (800b8b4 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800b730:	4293      	cmp	r3, r2
 800b732:	d027      	beq.n	800b784 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	681b      	ldr	r3, [r3, #0]
 800b738:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b73c:	d022      	beq.n	800b784 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	681b      	ldr	r3, [r3, #0]
 800b742:	4a5d      	ldr	r2, [pc, #372]	; (800b8b8 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800b744:	4293      	cmp	r3, r2
 800b746:	d01d      	beq.n	800b784 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b748:	687b      	ldr	r3, [r7, #4]
 800b74a:	681b      	ldr	r3, [r3, #0]
 800b74c:	4a5b      	ldr	r2, [pc, #364]	; (800b8bc <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800b74e:	4293      	cmp	r3, r2
 800b750:	d018      	beq.n	800b784 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	681b      	ldr	r3, [r3, #0]
 800b756:	4a5a      	ldr	r2, [pc, #360]	; (800b8c0 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800b758:	4293      	cmp	r3, r2
 800b75a:	d013      	beq.n	800b784 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	4a58      	ldr	r2, [pc, #352]	; (800b8c4 <HAL_TIMEx_MasterConfigSynchronization+0x1a4>)
 800b762:	4293      	cmp	r3, r2
 800b764:	d00e      	beq.n	800b784 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b766:	687b      	ldr	r3, [r7, #4]
 800b768:	681b      	ldr	r3, [r3, #0]
 800b76a:	4a57      	ldr	r2, [pc, #348]	; (800b8c8 <HAL_TIMEx_MasterConfigSynchronization+0x1a8>)
 800b76c:	4293      	cmp	r3, r2
 800b76e:	d009      	beq.n	800b784 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	681b      	ldr	r3, [r3, #0]
 800b774:	4a55      	ldr	r2, [pc, #340]	; (800b8cc <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 800b776:	4293      	cmp	r3, r2
 800b778:	d004      	beq.n	800b784 <HAL_TIMEx_MasterConfigSynchronization+0x64>
 800b77a:	f240 6164 	movw	r1, #1636	; 0x664
 800b77e:	4854      	ldr	r0, [pc, #336]	; (800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800b780:	f7f7 ff91 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
 800b784:	683b      	ldr	r3, [r7, #0]
 800b786:	681b      	ldr	r3, [r3, #0]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d020      	beq.n	800b7ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b78c:	683b      	ldr	r3, [r7, #0]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	2b10      	cmp	r3, #16
 800b792:	d01c      	beq.n	800b7ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b794:	683b      	ldr	r3, [r7, #0]
 800b796:	681b      	ldr	r3, [r3, #0]
 800b798:	2b20      	cmp	r3, #32
 800b79a:	d018      	beq.n	800b7ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b79c:	683b      	ldr	r3, [r7, #0]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	2b30      	cmp	r3, #48	; 0x30
 800b7a2:	d014      	beq.n	800b7ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b7a4:	683b      	ldr	r3, [r7, #0]
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	2b40      	cmp	r3, #64	; 0x40
 800b7aa:	d010      	beq.n	800b7ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	2b50      	cmp	r3, #80	; 0x50
 800b7b2:	d00c      	beq.n	800b7ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b7b4:	683b      	ldr	r3, [r7, #0]
 800b7b6:	681b      	ldr	r3, [r3, #0]
 800b7b8:	2b60      	cmp	r3, #96	; 0x60
 800b7ba:	d008      	beq.n	800b7ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b7bc:	683b      	ldr	r3, [r7, #0]
 800b7be:	681b      	ldr	r3, [r3, #0]
 800b7c0:	2b70      	cmp	r3, #112	; 0x70
 800b7c2:	d004      	beq.n	800b7ce <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800b7c4:	f240 6165 	movw	r1, #1637	; 0x665
 800b7c8:	4841      	ldr	r0, [pc, #260]	; (800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800b7ca:	f7f7 ff6c 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));
 800b7ce:	683b      	ldr	r3, [r7, #0]
 800b7d0:	685b      	ldr	r3, [r3, #4]
 800b7d2:	2b80      	cmp	r3, #128	; 0x80
 800b7d4:	d008      	beq.n	800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b7d6:	683b      	ldr	r3, [r7, #0]
 800b7d8:	685b      	ldr	r3, [r3, #4]
 800b7da:	2b00      	cmp	r3, #0
 800b7dc:	d004      	beq.n	800b7e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800b7de:	f240 6166 	movw	r1, #1638	; 0x666
 800b7e2:	483b      	ldr	r0, [pc, #236]	; (800b8d0 <HAL_TIMEx_MasterConfigSynchronization+0x1b0>)
 800b7e4:	f7f7 ff5f 	bl	80036a6 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b7ee:	2b01      	cmp	r3, #1
 800b7f0:	d101      	bne.n	800b7f6 <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b7f2:	2302      	movs	r3, #2
 800b7f4:	e05a      	b.n	800b8ac <HAL_TIMEx_MasterConfigSynchronization+0x18c>
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	2201      	movs	r2, #1
 800b7fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	2202      	movs	r2, #2
 800b802:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	681b      	ldr	r3, [r3, #0]
 800b80a:	685b      	ldr	r3, [r3, #4]
 800b80c:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b80e:	687b      	ldr	r3, [r7, #4]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	689b      	ldr	r3, [r3, #8]
 800b814:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b81c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b81e:	683b      	ldr	r3, [r7, #0]
 800b820:	681b      	ldr	r3, [r3, #0]
 800b822:	68fa      	ldr	r2, [r7, #12]
 800b824:	4313      	orrs	r3, r2
 800b826:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	68fa      	ldr	r2, [r7, #12]
 800b82e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	4a1f      	ldr	r2, [pc, #124]	; (800b8b4 <HAL_TIMEx_MasterConfigSynchronization+0x194>)
 800b836:	4293      	cmp	r3, r2
 800b838:	d022      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b83a:	687b      	ldr	r3, [r7, #4]
 800b83c:	681b      	ldr	r3, [r3, #0]
 800b83e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b842:	d01d      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b844:	687b      	ldr	r3, [r7, #4]
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	4a1b      	ldr	r2, [pc, #108]	; (800b8b8 <HAL_TIMEx_MasterConfigSynchronization+0x198>)
 800b84a:	4293      	cmp	r3, r2
 800b84c:	d018      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b84e:	687b      	ldr	r3, [r7, #4]
 800b850:	681b      	ldr	r3, [r3, #0]
 800b852:	4a1a      	ldr	r2, [pc, #104]	; (800b8bc <HAL_TIMEx_MasterConfigSynchronization+0x19c>)
 800b854:	4293      	cmp	r3, r2
 800b856:	d013      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	4a18      	ldr	r2, [pc, #96]	; (800b8c0 <HAL_TIMEx_MasterConfigSynchronization+0x1a0>)
 800b85e:	4293      	cmp	r3, r2
 800b860:	d00e      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b862:	687b      	ldr	r3, [r7, #4]
 800b864:	681b      	ldr	r3, [r3, #0]
 800b866:	4a19      	ldr	r2, [pc, #100]	; (800b8cc <HAL_TIMEx_MasterConfigSynchronization+0x1ac>)
 800b868:	4293      	cmp	r3, r2
 800b86a:	d009      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	681b      	ldr	r3, [r3, #0]
 800b870:	4a18      	ldr	r2, [pc, #96]	; (800b8d4 <HAL_TIMEx_MasterConfigSynchronization+0x1b4>)
 800b872:	4293      	cmp	r3, r2
 800b874:	d004      	beq.n	800b880 <HAL_TIMEx_MasterConfigSynchronization+0x160>
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	4a17      	ldr	r2, [pc, #92]	; (800b8d8 <HAL_TIMEx_MasterConfigSynchronization+0x1b8>)
 800b87c:	4293      	cmp	r3, r2
 800b87e:	d10c      	bne.n	800b89a <HAL_TIMEx_MasterConfigSynchronization+0x17a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b880:	68bb      	ldr	r3, [r7, #8]
 800b882:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800b886:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b888:	683b      	ldr	r3, [r7, #0]
 800b88a:	685b      	ldr	r3, [r3, #4]
 800b88c:	68ba      	ldr	r2, [r7, #8]
 800b88e:	4313      	orrs	r3, r2
 800b890:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	68ba      	ldr	r2, [r7, #8]
 800b898:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	2201      	movs	r2, #1
 800b89e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800b8a2:	687b      	ldr	r3, [r7, #4]
 800b8a4:	2200      	movs	r2, #0
 800b8a6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800b8aa:	2300      	movs	r3, #0
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3710      	adds	r7, #16
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}
 800b8b4:	40010000 	.word	0x40010000
 800b8b8:	40000400 	.word	0x40000400
 800b8bc:	40000800 	.word	0x40000800
 800b8c0:	40000c00 	.word	0x40000c00
 800b8c4:	40001000 	.word	0x40001000
 800b8c8:	40001400 	.word	0x40001400
 800b8cc:	40010400 	.word	0x40010400
 800b8d0:	0800e7f4 	.word	0x0800e7f4
 800b8d4:	40014000 	.word	0x40014000
 800b8d8:	40001800 	.word	0x40001800

0800b8dc <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b084      	sub	sp, #16
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
 800b8e4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_BREAK_INSTANCE(htim->Instance));
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	4a5e      	ldr	r2, [pc, #376]	; (800ba68 <HAL_TIMEx_ConfigBreakDeadTime+0x18c>)
 800b8f0:	4293      	cmp	r3, r2
 800b8f2:	d009      	beq.n	800b908 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	681b      	ldr	r3, [r3, #0]
 800b8f8:	4a5c      	ldr	r2, [pc, #368]	; (800ba6c <HAL_TIMEx_ConfigBreakDeadTime+0x190>)
 800b8fa:	4293      	cmp	r3, r2
 800b8fc:	d004      	beq.n	800b908 <HAL_TIMEx_ConfigBreakDeadTime+0x2c>
 800b8fe:	f240 61a1 	movw	r1, #1697	; 0x6a1
 800b902:	485b      	ldr	r0, [pc, #364]	; (800ba70 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b904:	f7f7 fecf 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_OSSR_STATE(sBreakDeadTimeConfig->OffStateRunMode));
 800b908:	683b      	ldr	r3, [r7, #0]
 800b90a:	681b      	ldr	r3, [r3, #0]
 800b90c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b910:	d008      	beq.n	800b924 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800b912:	683b      	ldr	r3, [r7, #0]
 800b914:	681b      	ldr	r3, [r3, #0]
 800b916:	2b00      	cmp	r3, #0
 800b918:	d004      	beq.n	800b924 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
 800b91a:	f240 61a2 	movw	r1, #1698	; 0x6a2
 800b91e:	4854      	ldr	r0, [pc, #336]	; (800ba70 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b920:	f7f7 fec1 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_OSSI_STATE(sBreakDeadTimeConfig->OffStateIDLEMode));
 800b924:	683b      	ldr	r3, [r7, #0]
 800b926:	685b      	ldr	r3, [r3, #4]
 800b928:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b92c:	d008      	beq.n	800b940 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800b92e:	683b      	ldr	r3, [r7, #0]
 800b930:	685b      	ldr	r3, [r3, #4]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d004      	beq.n	800b940 <HAL_TIMEx_ConfigBreakDeadTime+0x64>
 800b936:	f240 61a3 	movw	r1, #1699	; 0x6a3
 800b93a:	484d      	ldr	r0, [pc, #308]	; (800ba70 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b93c:	f7f7 feb3 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_LOCK_LEVEL(sBreakDeadTimeConfig->LockLevel));
 800b940:	683b      	ldr	r3, [r7, #0]
 800b942:	689b      	ldr	r3, [r3, #8]
 800b944:	2b00      	cmp	r3, #0
 800b946:	d013      	beq.n	800b970 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800b948:	683b      	ldr	r3, [r7, #0]
 800b94a:	689b      	ldr	r3, [r3, #8]
 800b94c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b950:	d00e      	beq.n	800b970 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800b952:	683b      	ldr	r3, [r7, #0]
 800b954:	689b      	ldr	r3, [r3, #8]
 800b956:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b95a:	d009      	beq.n	800b970 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800b95c:	683b      	ldr	r3, [r7, #0]
 800b95e:	689b      	ldr	r3, [r3, #8]
 800b960:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800b964:	d004      	beq.n	800b970 <HAL_TIMEx_ConfigBreakDeadTime+0x94>
 800b966:	f240 61a4 	movw	r1, #1700	; 0x6a4
 800b96a:	4841      	ldr	r0, [pc, #260]	; (800ba70 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b96c:	f7f7 fe9b 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_DEADTIME(sBreakDeadTimeConfig->DeadTime));
 800b970:	683b      	ldr	r3, [r7, #0]
 800b972:	68db      	ldr	r3, [r3, #12]
 800b974:	2bff      	cmp	r3, #255	; 0xff
 800b976:	d904      	bls.n	800b982 <HAL_TIMEx_ConfigBreakDeadTime+0xa6>
 800b978:	f240 61a5 	movw	r1, #1701	; 0x6a5
 800b97c:	483c      	ldr	r0, [pc, #240]	; (800ba70 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b97e:	f7f7 fe92 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
 800b982:	683b      	ldr	r3, [r7, #0]
 800b984:	691b      	ldr	r3, [r3, #16]
 800b986:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b98a:	d008      	beq.n	800b99e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	691b      	ldr	r3, [r3, #16]
 800b990:	2b00      	cmp	r3, #0
 800b992:	d004      	beq.n	800b99e <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b994:	f240 61a6 	movw	r1, #1702	; 0x6a6
 800b998:	4835      	ldr	r0, [pc, #212]	; (800ba70 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b99a:	f7f7 fe84 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
 800b99e:	683b      	ldr	r3, [r7, #0]
 800b9a0:	695b      	ldr	r3, [r3, #20]
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d009      	beq.n	800b9ba <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	695b      	ldr	r3, [r3, #20]
 800b9aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b9ae:	d004      	beq.n	800b9ba <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 800b9b0:	f240 61a7 	movw	r1, #1703	; 0x6a7
 800b9b4:	482e      	ldr	r0, [pc, #184]	; (800ba70 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b9b6:	f7f7 fe76 	bl	80036a6 <assert_failed>
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	69db      	ldr	r3, [r3, #28]
 800b9be:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b9c2:	d008      	beq.n	800b9d6 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800b9c4:	683b      	ldr	r3, [r7, #0]
 800b9c6:	69db      	ldr	r3, [r3, #28]
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d004      	beq.n	800b9d6 <HAL_TIMEx_ConfigBreakDeadTime+0xfa>
 800b9cc:	f44f 61d5 	mov.w	r1, #1704	; 0x6a8
 800b9d0:	4827      	ldr	r0, [pc, #156]	; (800ba70 <HAL_TIMEx_ConfigBreakDeadTime+0x194>)
 800b9d2:	f7f7 fe68 	bl	80036a6 <assert_failed>

  /* Check input state */
  __HAL_LOCK(htim);
 800b9d6:	687b      	ldr	r3, [r7, #4]
 800b9d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800b9dc:	2b01      	cmp	r3, #1
 800b9de:	d101      	bne.n	800b9e4 <HAL_TIMEx_ConfigBreakDeadTime+0x108>
 800b9e0:	2302      	movs	r3, #2
 800b9e2:	e03d      	b.n	800ba60 <HAL_TIMEx_ConfigBreakDeadTime+0x184>
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	2201      	movs	r2, #1
 800b9e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b9ec:	68fb      	ldr	r3, [r7, #12]
 800b9ee:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800b9f2:	683b      	ldr	r3, [r7, #0]
 800b9f4:	68db      	ldr	r3, [r3, #12]
 800b9f6:	4313      	orrs	r3, r2
 800b9f8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ba00:	683b      	ldr	r3, [r7, #0]
 800ba02:	689b      	ldr	r3, [r3, #8]
 800ba04:	4313      	orrs	r3, r2
 800ba06:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800ba0e:	683b      	ldr	r3, [r7, #0]
 800ba10:	685b      	ldr	r3, [r3, #4]
 800ba12:	4313      	orrs	r3, r2
 800ba14:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ba16:	68fb      	ldr	r3, [r7, #12]
 800ba18:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800ba1c:	683b      	ldr	r3, [r7, #0]
 800ba1e:	681b      	ldr	r3, [r3, #0]
 800ba20:	4313      	orrs	r3, r2
 800ba22:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ba24:	68fb      	ldr	r3, [r7, #12]
 800ba26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ba2a:	683b      	ldr	r3, [r7, #0]
 800ba2c:	691b      	ldr	r3, [r3, #16]
 800ba2e:	4313      	orrs	r3, r2
 800ba30:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ba38:	683b      	ldr	r3, [r7, #0]
 800ba3a:	695b      	ldr	r3, [r3, #20]
 800ba3c:	4313      	orrs	r3, r2
 800ba3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ba46:	683b      	ldr	r3, [r7, #0]
 800ba48:	69db      	ldr	r3, [r3, #28]
 800ba4a:	4313      	orrs	r3, r2
 800ba4c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ba4e:	687b      	ldr	r3, [r7, #4]
 800ba50:	681b      	ldr	r3, [r3, #0]
 800ba52:	68fa      	ldr	r2, [r7, #12]
 800ba54:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2200      	movs	r2, #0
 800ba5a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ba5e:	2300      	movs	r3, #0
}
 800ba60:	4618      	mov	r0, r3
 800ba62:	3710      	adds	r7, #16
 800ba64:	46bd      	mov	sp, r7
 800ba66:	bd80      	pop	{r7, pc}
 800ba68:	40010000 	.word	0x40010000
 800ba6c:	40010400 	.word	0x40010400
 800ba70:	0800e7f4 	.word	0x0800e7f4

0800ba74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ba74:	b580      	push	{r7, lr}
 800ba76:	b082      	sub	sp, #8
 800ba78:	af00      	add	r7, sp, #0
 800ba7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ba7c:	687b      	ldr	r3, [r7, #4]
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d101      	bne.n	800ba86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ba82:	2301      	movs	r3, #1
 800ba84:	e0be      	b.n	800bc04 <HAL_UART_Init+0x190>
  }

  /* Check the parameters */
  if (huart->Init.HwFlowCtl != UART_HWCONTROL_NONE)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	699b      	ldr	r3, [r3, #24]
 800ba8a:	2b00      	cmp	r3, #0
 800ba8c:	d031      	beq.n	800baf2 <HAL_UART_Init+0x7e>
  {
    /* The hardware flow control is available only for USART1, USART2, USART3 and USART6.
       Except for STM32F446xx devices, that is available for USART1, USART2, USART3, USART6, UART4 and UART5.
    */
    assert_param(IS_UART_HWFLOW_INSTANCE(huart->Instance));
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	681b      	ldr	r3, [r3, #0]
 800ba92:	4a5e      	ldr	r2, [pc, #376]	; (800bc0c <HAL_UART_Init+0x198>)
 800ba94:	4293      	cmp	r3, r2
 800ba96:	d013      	beq.n	800bac0 <HAL_UART_Init+0x4c>
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	4a5c      	ldr	r2, [pc, #368]	; (800bc10 <HAL_UART_Init+0x19c>)
 800ba9e:	4293      	cmp	r3, r2
 800baa0:	d00e      	beq.n	800bac0 <HAL_UART_Init+0x4c>
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	4a5b      	ldr	r2, [pc, #364]	; (800bc14 <HAL_UART_Init+0x1a0>)
 800baa8:	4293      	cmp	r3, r2
 800baaa:	d009      	beq.n	800bac0 <HAL_UART_Init+0x4c>
 800baac:	687b      	ldr	r3, [r7, #4]
 800baae:	681b      	ldr	r3, [r3, #0]
 800bab0:	4a59      	ldr	r2, [pc, #356]	; (800bc18 <HAL_UART_Init+0x1a4>)
 800bab2:	4293      	cmp	r3, r2
 800bab4:	d004      	beq.n	800bac0 <HAL_UART_Init+0x4c>
 800bab6:	f240 114b 	movw	r1, #331	; 0x14b
 800baba:	4858      	ldr	r0, [pc, #352]	; (800bc1c <HAL_UART_Init+0x1a8>)
 800babc:	f7f7 fdf3 	bl	80036a6 <assert_failed>
    assert_param(IS_UART_HARDWARE_FLOW_CONTROL(huart->Init.HwFlowCtl));
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	699b      	ldr	r3, [r3, #24]
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d041      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	699b      	ldr	r3, [r3, #24]
 800bacc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bad0:	d03c      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bad2:	687b      	ldr	r3, [r7, #4]
 800bad4:	699b      	ldr	r3, [r3, #24]
 800bad6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bada:	d037      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800badc:	687b      	ldr	r3, [r7, #4]
 800bade:	699b      	ldr	r3, [r3, #24]
 800bae0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800bae4:	d032      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bae6:	f44f 71a6 	mov.w	r1, #332	; 0x14c
 800baea:	484c      	ldr	r0, [pc, #304]	; (800bc1c <HAL_UART_Init+0x1a8>)
 800baec:	f7f7 fddb 	bl	80036a6 <assert_failed>
 800baf0:	e02c      	b.n	800bb4c <HAL_UART_Init+0xd8>
  }
  else
  {
    assert_param(IS_UART_INSTANCE(huart->Instance));
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	4a45      	ldr	r2, [pc, #276]	; (800bc0c <HAL_UART_Init+0x198>)
 800baf8:	4293      	cmp	r3, r2
 800bafa:	d027      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bafc:	687b      	ldr	r3, [r7, #4]
 800bafe:	681b      	ldr	r3, [r3, #0]
 800bb00:	4a43      	ldr	r2, [pc, #268]	; (800bc10 <HAL_UART_Init+0x19c>)
 800bb02:	4293      	cmp	r3, r2
 800bb04:	d022      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	4a42      	ldr	r2, [pc, #264]	; (800bc14 <HAL_UART_Init+0x1a0>)
 800bb0c:	4293      	cmp	r3, r2
 800bb0e:	d01d      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	681b      	ldr	r3, [r3, #0]
 800bb14:	4a42      	ldr	r2, [pc, #264]	; (800bc20 <HAL_UART_Init+0x1ac>)
 800bb16:	4293      	cmp	r3, r2
 800bb18:	d018      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bb1a:	687b      	ldr	r3, [r7, #4]
 800bb1c:	681b      	ldr	r3, [r3, #0]
 800bb1e:	4a41      	ldr	r2, [pc, #260]	; (800bc24 <HAL_UART_Init+0x1b0>)
 800bb20:	4293      	cmp	r3, r2
 800bb22:	d013      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	4a3b      	ldr	r2, [pc, #236]	; (800bc18 <HAL_UART_Init+0x1a4>)
 800bb2a:	4293      	cmp	r3, r2
 800bb2c:	d00e      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bb2e:	687b      	ldr	r3, [r7, #4]
 800bb30:	681b      	ldr	r3, [r3, #0]
 800bb32:	4a3d      	ldr	r2, [pc, #244]	; (800bc28 <HAL_UART_Init+0x1b4>)
 800bb34:	4293      	cmp	r3, r2
 800bb36:	d009      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	4a3b      	ldr	r2, [pc, #236]	; (800bc2c <HAL_UART_Init+0x1b8>)
 800bb3e:	4293      	cmp	r3, r2
 800bb40:	d004      	beq.n	800bb4c <HAL_UART_Init+0xd8>
 800bb42:	f44f 71a8 	mov.w	r1, #336	; 0x150
 800bb46:	4835      	ldr	r0, [pc, #212]	; (800bc1c <HAL_UART_Init+0x1a8>)
 800bb48:	f7f7 fdad 	bl	80036a6 <assert_failed>
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	689b      	ldr	r3, [r3, #8]
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d009      	beq.n	800bb68 <HAL_UART_Init+0xf4>
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	689b      	ldr	r3, [r3, #8]
 800bb58:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb5c:	d004      	beq.n	800bb68 <HAL_UART_Init+0xf4>
 800bb5e:	f44f 71a9 	mov.w	r1, #338	; 0x152
 800bb62:	482e      	ldr	r0, [pc, #184]	; (800bc1c <HAL_UART_Init+0x1a8>)
 800bb64:	f7f7 fd9f 	bl	80036a6 <assert_failed>
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
 800bb68:	687b      	ldr	r3, [r7, #4]
 800bb6a:	69db      	ldr	r3, [r3, #28]
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d009      	beq.n	800bb84 <HAL_UART_Init+0x110>
 800bb70:	687b      	ldr	r3, [r7, #4]
 800bb72:	69db      	ldr	r3, [r3, #28]
 800bb74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb78:	d004      	beq.n	800bb84 <HAL_UART_Init+0x110>
 800bb7a:	f240 1153 	movw	r1, #339	; 0x153
 800bb7e:	4827      	ldr	r0, [pc, #156]	; (800bc1c <HAL_UART_Init+0x1a8>)
 800bb80:	f7f7 fd91 	bl	80036a6 <assert_failed>

  if (huart->gState == HAL_UART_STATE_RESET)
 800bb84:	687b      	ldr	r3, [r7, #4]
 800bb86:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800bb8a:	b2db      	uxtb	r3, r3
 800bb8c:	2b00      	cmp	r3, #0
 800bb8e:	d106      	bne.n	800bb9e <HAL_UART_Init+0x12a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	2200      	movs	r2, #0
 800bb94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800bb98:	6878      	ldr	r0, [r7, #4]
 800bb9a:	f7f8 fda9 	bl	80046f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800bb9e:	687b      	ldr	r3, [r7, #4]
 800bba0:	2224      	movs	r2, #36	; 0x24
 800bba2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	681b      	ldr	r3, [r3, #0]
 800bbaa:	68da      	ldr	r2, [r3, #12]
 800bbac:	687b      	ldr	r3, [r7, #4]
 800bbae:	681b      	ldr	r3, [r3, #0]
 800bbb0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bbb4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800bbb6:	6878      	ldr	r0, [r7, #4]
 800bbb8:	f000 fa72 	bl	800c0a0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800bbbc:	687b      	ldr	r3, [r7, #4]
 800bbbe:	681b      	ldr	r3, [r3, #0]
 800bbc0:	691a      	ldr	r2, [r3, #16]
 800bbc2:	687b      	ldr	r3, [r7, #4]
 800bbc4:	681b      	ldr	r3, [r3, #0]
 800bbc6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800bbca:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800bbcc:	687b      	ldr	r3, [r7, #4]
 800bbce:	681b      	ldr	r3, [r3, #0]
 800bbd0:	695a      	ldr	r2, [r3, #20]
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800bbda:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	68da      	ldr	r2, [r3, #12]
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bbea:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2200      	movs	r2, #0
 800bbf0:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	2220      	movs	r2, #32
 800bbf6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800bbfa:	687b      	ldr	r3, [r7, #4]
 800bbfc:	2220      	movs	r2, #32
 800bbfe:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800bc02:	2300      	movs	r3, #0
}
 800bc04:	4618      	mov	r0, r3
 800bc06:	3708      	adds	r7, #8
 800bc08:	46bd      	mov	sp, r7
 800bc0a:	bd80      	pop	{r7, pc}
 800bc0c:	40011000 	.word	0x40011000
 800bc10:	40004400 	.word	0x40004400
 800bc14:	40004800 	.word	0x40004800
 800bc18:	40011400 	.word	0x40011400
 800bc1c:	0800e830 	.word	0x0800e830
 800bc20:	40004c00 	.word	0x40004c00
 800bc24:	40005000 	.word	0x40005000
 800bc28:	40007800 	.word	0x40007800
 800bc2c:	40007c00 	.word	0x40007c00

0800bc30 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bc30:	b580      	push	{r7, lr}
 800bc32:	b088      	sub	sp, #32
 800bc34:	af02      	add	r7, sp, #8
 800bc36:	60f8      	str	r0, [r7, #12]
 800bc38:	60b9      	str	r1, [r7, #8]
 800bc3a:	603b      	str	r3, [r7, #0]
 800bc3c:	4613      	mov	r3, r2
 800bc3e:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800bc40:	2300      	movs	r3, #0
 800bc42:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800bc4a:	b2db      	uxtb	r3, r3
 800bc4c:	2b20      	cmp	r3, #32
 800bc4e:	f040 8083 	bne.w	800bd58 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc52:	68bb      	ldr	r3, [r7, #8]
 800bc54:	2b00      	cmp	r3, #0
 800bc56:	d002      	beq.n	800bc5e <HAL_UART_Transmit+0x2e>
 800bc58:	88fb      	ldrh	r3, [r7, #6]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d101      	bne.n	800bc62 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800bc5e:	2301      	movs	r3, #1
 800bc60:	e07b      	b.n	800bd5a <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bc62:	68fb      	ldr	r3, [r7, #12]
 800bc64:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800bc68:	2b01      	cmp	r3, #1
 800bc6a:	d101      	bne.n	800bc70 <HAL_UART_Transmit+0x40>
 800bc6c:	2302      	movs	r3, #2
 800bc6e:	e074      	b.n	800bd5a <HAL_UART_Transmit+0x12a>
 800bc70:	68fb      	ldr	r3, [r7, #12]
 800bc72:	2201      	movs	r2, #1
 800bc74:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bc78:	68fb      	ldr	r3, [r7, #12]
 800bc7a:	2200      	movs	r2, #0
 800bc7c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	2221      	movs	r2, #33	; 0x21
 800bc82:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800bc86:	f7f8 fe67 	bl	8004958 <HAL_GetTick>
 800bc8a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800bc8c:	68fb      	ldr	r3, [r7, #12]
 800bc8e:	88fa      	ldrh	r2, [r7, #6]
 800bc90:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800bc92:	68fb      	ldr	r3, [r7, #12]
 800bc94:	88fa      	ldrh	r2, [r7, #6]
 800bc96:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	2200      	movs	r2, #0
 800bc9c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800bca0:	e042      	b.n	800bd28 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800bca2:	68fb      	ldr	r3, [r7, #12]
 800bca4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bca6:	b29b      	uxth	r3, r3
 800bca8:	3b01      	subs	r3, #1
 800bcaa:	b29a      	uxth	r2, r3
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800bcb0:	68fb      	ldr	r3, [r7, #12]
 800bcb2:	689b      	ldr	r3, [r3, #8]
 800bcb4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bcb8:	d122      	bne.n	800bd00 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bcba:	683b      	ldr	r3, [r7, #0]
 800bcbc:	9300      	str	r3, [sp, #0]
 800bcbe:	697b      	ldr	r3, [r7, #20]
 800bcc0:	2200      	movs	r2, #0
 800bcc2:	2180      	movs	r1, #128	; 0x80
 800bcc4:	68f8      	ldr	r0, [r7, #12]
 800bcc6:	f000 f96d 	bl	800bfa4 <UART_WaitOnFlagUntilTimeout>
 800bcca:	4603      	mov	r3, r0
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	d001      	beq.n	800bcd4 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800bcd0:	2303      	movs	r3, #3
 800bcd2:	e042      	b.n	800bd5a <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800bcd4:	68bb      	ldr	r3, [r7, #8]
 800bcd6:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800bcd8:	693b      	ldr	r3, [r7, #16]
 800bcda:	881b      	ldrh	r3, [r3, #0]
 800bcdc:	461a      	mov	r2, r3
 800bcde:	68fb      	ldr	r3, [r7, #12]
 800bce0:	681b      	ldr	r3, [r3, #0]
 800bce2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800bce6:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	691b      	ldr	r3, [r3, #16]
 800bcec:	2b00      	cmp	r3, #0
 800bcee:	d103      	bne.n	800bcf8 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800bcf0:	68bb      	ldr	r3, [r7, #8]
 800bcf2:	3302      	adds	r3, #2
 800bcf4:	60bb      	str	r3, [r7, #8]
 800bcf6:	e017      	b.n	800bd28 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800bcf8:	68bb      	ldr	r3, [r7, #8]
 800bcfa:	3301      	adds	r3, #1
 800bcfc:	60bb      	str	r3, [r7, #8]
 800bcfe:	e013      	b.n	800bd28 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	9300      	str	r3, [sp, #0]
 800bd04:	697b      	ldr	r3, [r7, #20]
 800bd06:	2200      	movs	r2, #0
 800bd08:	2180      	movs	r1, #128	; 0x80
 800bd0a:	68f8      	ldr	r0, [r7, #12]
 800bd0c:	f000 f94a 	bl	800bfa4 <UART_WaitOnFlagUntilTimeout>
 800bd10:	4603      	mov	r3, r0
 800bd12:	2b00      	cmp	r3, #0
 800bd14:	d001      	beq.n	800bd1a <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800bd16:	2303      	movs	r3, #3
 800bd18:	e01f      	b.n	800bd5a <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	1c5a      	adds	r2, r3, #1
 800bd1e:	60ba      	str	r2, [r7, #8]
 800bd20:	781a      	ldrb	r2, [r3, #0]
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	681b      	ldr	r3, [r3, #0]
 800bd26:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800bd2c:	b29b      	uxth	r3, r3
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d1b7      	bne.n	800bca2 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bd32:	683b      	ldr	r3, [r7, #0]
 800bd34:	9300      	str	r3, [sp, #0]
 800bd36:	697b      	ldr	r3, [r7, #20]
 800bd38:	2200      	movs	r2, #0
 800bd3a:	2140      	movs	r1, #64	; 0x40
 800bd3c:	68f8      	ldr	r0, [r7, #12]
 800bd3e:	f000 f931 	bl	800bfa4 <UART_WaitOnFlagUntilTimeout>
 800bd42:	4603      	mov	r3, r0
 800bd44:	2b00      	cmp	r3, #0
 800bd46:	d001      	beq.n	800bd4c <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800bd48:	2303      	movs	r3, #3
 800bd4a:	e006      	b.n	800bd5a <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	2220      	movs	r2, #32
 800bd50:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800bd54:	2300      	movs	r3, #0
 800bd56:	e000      	b.n	800bd5a <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800bd58:	2302      	movs	r3, #2
  }
}
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	3718      	adds	r7, #24
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	bd80      	pop	{r7, pc}
	...

0800bd64 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b086      	sub	sp, #24
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	60f8      	str	r0, [r7, #12]
 800bd6c:	60b9      	str	r1, [r7, #8]
 800bd6e:	4613      	mov	r3, r2
 800bd70:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	2b20      	cmp	r3, #32
 800bd7c:	d166      	bne.n	800be4c <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd7e:	68bb      	ldr	r3, [r7, #8]
 800bd80:	2b00      	cmp	r3, #0
 800bd82:	d002      	beq.n	800bd8a <HAL_UART_Receive_DMA+0x26>
 800bd84:	88fb      	ldrh	r3, [r7, #6]
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d101      	bne.n	800bd8e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800bd8a:	2301      	movs	r3, #1
 800bd8c:	e05f      	b.n	800be4e <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800bd94:	2b01      	cmp	r3, #1
 800bd96:	d101      	bne.n	800bd9c <HAL_UART_Receive_DMA+0x38>
 800bd98:	2302      	movs	r3, #2
 800bd9a:	e058      	b.n	800be4e <HAL_UART_Receive_DMA+0xea>
 800bd9c:	68fb      	ldr	r3, [r7, #12]
 800bd9e:	2201      	movs	r2, #1
 800bda0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 800bda4:	68ba      	ldr	r2, [r7, #8]
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800bdaa:	68fb      	ldr	r3, [r7, #12]
 800bdac:	88fa      	ldrh	r2, [r7, #6]
 800bdae:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2200      	movs	r2, #0
 800bdb4:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	2222      	movs	r2, #34	; 0x22
 800bdba:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdc2:	4a25      	ldr	r2, [pc, #148]	; (800be58 <HAL_UART_Receive_DMA+0xf4>)
 800bdc4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdca:	4a24      	ldr	r2, [pc, #144]	; (800be5c <HAL_UART_Receive_DMA+0xf8>)
 800bdcc:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800bdce:	68fb      	ldr	r3, [r7, #12]
 800bdd0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdd2:	4a23      	ldr	r2, [pc, #140]	; (800be60 <HAL_UART_Receive_DMA+0xfc>)
 800bdd4:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bdda:	2200      	movs	r2, #0
 800bddc:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800bdde:	f107 0308 	add.w	r3, r7, #8
 800bde2:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	6b58      	ldr	r0, [r3, #52]	; 0x34
 800bde8:	68fb      	ldr	r3, [r7, #12]
 800bdea:	681b      	ldr	r3, [r3, #0]
 800bdec:	3304      	adds	r3, #4
 800bdee:	4619      	mov	r1, r3
 800bdf0:	697b      	ldr	r3, [r7, #20]
 800bdf2:	681a      	ldr	r2, [r3, #0]
 800bdf4:	88fb      	ldrh	r3, [r7, #6]
 800bdf6:	f7fa f9b5 	bl	8006164 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800bdfa:	2300      	movs	r3, #0
 800bdfc:	613b      	str	r3, [r7, #16]
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	681b      	ldr	r3, [r3, #0]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	613b      	str	r3, [r7, #16]
 800be06:	68fb      	ldr	r3, [r7, #12]
 800be08:	681b      	ldr	r3, [r3, #0]
 800be0a:	685b      	ldr	r3, [r3, #4]
 800be0c:	613b      	str	r3, [r7, #16]
 800be0e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800be10:	68fb      	ldr	r3, [r7, #12]
 800be12:	2200      	movs	r2, #0
 800be14:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	681b      	ldr	r3, [r3, #0]
 800be1c:	68da      	ldr	r2, [r3, #12]
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	681b      	ldr	r3, [r3, #0]
 800be22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800be26:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800be28:	68fb      	ldr	r3, [r7, #12]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	695a      	ldr	r2, [r3, #20]
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	681b      	ldr	r3, [r3, #0]
 800be32:	f042 0201 	orr.w	r2, r2, #1
 800be36:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800be38:	68fb      	ldr	r3, [r7, #12]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	695a      	ldr	r2, [r3, #20]
 800be3e:	68fb      	ldr	r3, [r7, #12]
 800be40:	681b      	ldr	r3, [r3, #0]
 800be42:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800be46:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 800be48:	2300      	movs	r3, #0
 800be4a:	e000      	b.n	800be4e <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800be4c:	2302      	movs	r3, #2
  }
}
 800be4e:	4618      	mov	r0, r3
 800be50:	3718      	adds	r7, #24
 800be52:	46bd      	mov	sp, r7
 800be54:	bd80      	pop	{r7, pc}
 800be56:	bf00      	nop
 800be58:	0800be8d 	.word	0x0800be8d
 800be5c:	0800bef5 	.word	0x0800bef5
 800be60:	0800bf11 	.word	0x0800bf11

0800be64 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800be64:	b480      	push	{r7}
 800be66:	b083      	sub	sp, #12
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800be6c:	bf00      	nop
 800be6e:	370c      	adds	r7, #12
 800be70:	46bd      	mov	sp, r7
 800be72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be76:	4770      	bx	lr

0800be78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800be78:	b480      	push	{r7}
 800be7a:	b083      	sub	sp, #12
 800be7c:	af00      	add	r7, sp, #0
 800be7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800be80:	bf00      	nop
 800be82:	370c      	adds	r7, #12
 800be84:	46bd      	mov	sp, r7
 800be86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8a:	4770      	bx	lr

0800be8c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800be8c:	b580      	push	{r7, lr}
 800be8e:	b084      	sub	sp, #16
 800be90:	af00      	add	r7, sp, #0
 800be92:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800be94:	687b      	ldr	r3, [r7, #4]
 800be96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800be98:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800be9a:	687b      	ldr	r3, [r7, #4]
 800be9c:	681b      	ldr	r3, [r3, #0]
 800be9e:	681b      	ldr	r3, [r3, #0]
 800bea0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bea4:	2b00      	cmp	r3, #0
 800bea6:	d11e      	bne.n	800bee6 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	2200      	movs	r2, #0
 800beac:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800beae:	68fb      	ldr	r3, [r7, #12]
 800beb0:	681b      	ldr	r3, [r3, #0]
 800beb2:	68da      	ldr	r2, [r3, #12]
 800beb4:	68fb      	ldr	r3, [r7, #12]
 800beb6:	681b      	ldr	r3, [r3, #0]
 800beb8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bebc:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	681b      	ldr	r3, [r3, #0]
 800bec2:	695a      	ldr	r2, [r3, #20]
 800bec4:	68fb      	ldr	r3, [r7, #12]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	f022 0201 	bic.w	r2, r2, #1
 800becc:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	681b      	ldr	r3, [r3, #0]
 800bed2:	695a      	ldr	r2, [r3, #20]
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	681b      	ldr	r3, [r3, #0]
 800bed8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bedc:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bede:	68fb      	ldr	r3, [r7, #12]
 800bee0:	2220      	movs	r2, #32
 800bee2:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 800bee6:	68f8      	ldr	r0, [r7, #12]
 800bee8:	f7f7 f84a 	bl	8002f80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800beec:	bf00      	nop
 800beee:	3710      	adds	r7, #16
 800bef0:	46bd      	mov	sp, r7
 800bef2:	bd80      	pop	{r7, pc}

0800bef4 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b084      	sub	sp, #16
 800bef8:	af00      	add	r7, sp, #0
 800befa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf00:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 800bf02:	68f8      	ldr	r0, [r7, #12]
 800bf04:	f7ff ffae 	bl	800be64 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bf08:	bf00      	nop
 800bf0a:	3710      	adds	r7, #16
 800bf0c:	46bd      	mov	sp, r7
 800bf0e:	bd80      	pop	{r7, pc}

0800bf10 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800bf10:	b580      	push	{r7, lr}
 800bf12:	b084      	sub	sp, #16
 800bf14:	af00      	add	r7, sp, #0
 800bf16:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800bf18:	2300      	movs	r3, #0
 800bf1a:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800bf1c:	687b      	ldr	r3, [r7, #4]
 800bf1e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800bf20:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800bf22:	68bb      	ldr	r3, [r7, #8]
 800bf24:	681b      	ldr	r3, [r3, #0]
 800bf26:	695b      	ldr	r3, [r3, #20]
 800bf28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bf2c:	2b80      	cmp	r3, #128	; 0x80
 800bf2e:	bf0c      	ite	eq
 800bf30:	2301      	moveq	r3, #1
 800bf32:	2300      	movne	r3, #0
 800bf34:	b2db      	uxtb	r3, r3
 800bf36:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800bf38:	68bb      	ldr	r3, [r7, #8]
 800bf3a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800bf3e:	b2db      	uxtb	r3, r3
 800bf40:	2b21      	cmp	r3, #33	; 0x21
 800bf42:	d108      	bne.n	800bf56 <UART_DMAError+0x46>
 800bf44:	68fb      	ldr	r3, [r7, #12]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d005      	beq.n	800bf56 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800bf4a:	68bb      	ldr	r3, [r7, #8]
 800bf4c:	2200      	movs	r2, #0
 800bf4e:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800bf50:	68b8      	ldr	r0, [r7, #8]
 800bf52:	f000 f871 	bl	800c038 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800bf56:	68bb      	ldr	r3, [r7, #8]
 800bf58:	681b      	ldr	r3, [r3, #0]
 800bf5a:	695b      	ldr	r3, [r3, #20]
 800bf5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bf60:	2b40      	cmp	r3, #64	; 0x40
 800bf62:	bf0c      	ite	eq
 800bf64:	2301      	moveq	r3, #1
 800bf66:	2300      	movne	r3, #0
 800bf68:	b2db      	uxtb	r3, r3
 800bf6a:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800bf6c:	68bb      	ldr	r3, [r7, #8]
 800bf6e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800bf72:	b2db      	uxtb	r3, r3
 800bf74:	2b22      	cmp	r3, #34	; 0x22
 800bf76:	d108      	bne.n	800bf8a <UART_DMAError+0x7a>
 800bf78:	68fb      	ldr	r3, [r7, #12]
 800bf7a:	2b00      	cmp	r3, #0
 800bf7c:	d005      	beq.n	800bf8a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800bf7e:	68bb      	ldr	r3, [r7, #8]
 800bf80:	2200      	movs	r2, #0
 800bf82:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800bf84:	68b8      	ldr	r0, [r7, #8]
 800bf86:	f000 f86d 	bl	800c064 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800bf8a:	68bb      	ldr	r3, [r7, #8]
 800bf8c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bf8e:	f043 0210 	orr.w	r2, r3, #16
 800bf92:	68bb      	ldr	r3, [r7, #8]
 800bf94:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800bf96:	68b8      	ldr	r0, [r7, #8]
 800bf98:	f7ff ff6e 	bl	800be78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800bf9c:	bf00      	nop
 800bf9e:	3710      	adds	r7, #16
 800bfa0:	46bd      	mov	sp, r7
 800bfa2:	bd80      	pop	{r7, pc}

0800bfa4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800bfa4:	b580      	push	{r7, lr}
 800bfa6:	b084      	sub	sp, #16
 800bfa8:	af00      	add	r7, sp, #0
 800bfaa:	60f8      	str	r0, [r7, #12]
 800bfac:	60b9      	str	r1, [r7, #8]
 800bfae:	603b      	str	r3, [r7, #0]
 800bfb0:	4613      	mov	r3, r2
 800bfb2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800bfb4:	e02c      	b.n	800c010 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800bfb6:	69bb      	ldr	r3, [r7, #24]
 800bfb8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800bfbc:	d028      	beq.n	800c010 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800bfbe:	69bb      	ldr	r3, [r7, #24]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	d007      	beq.n	800bfd4 <UART_WaitOnFlagUntilTimeout+0x30>
 800bfc4:	f7f8 fcc8 	bl	8004958 <HAL_GetTick>
 800bfc8:	4602      	mov	r2, r0
 800bfca:	683b      	ldr	r3, [r7, #0]
 800bfcc:	1ad3      	subs	r3, r2, r3
 800bfce:	69ba      	ldr	r2, [r7, #24]
 800bfd0:	429a      	cmp	r2, r3
 800bfd2:	d21d      	bcs.n	800c010 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800bfd4:	68fb      	ldr	r3, [r7, #12]
 800bfd6:	681b      	ldr	r3, [r3, #0]
 800bfd8:	68da      	ldr	r2, [r3, #12]
 800bfda:	68fb      	ldr	r3, [r7, #12]
 800bfdc:	681b      	ldr	r3, [r3, #0]
 800bfde:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800bfe2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800bfe4:	68fb      	ldr	r3, [r7, #12]
 800bfe6:	681b      	ldr	r3, [r3, #0]
 800bfe8:	695a      	ldr	r2, [r3, #20]
 800bfea:	68fb      	ldr	r3, [r7, #12]
 800bfec:	681b      	ldr	r3, [r3, #0]
 800bfee:	f022 0201 	bic.w	r2, r2, #1
 800bff2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800bff4:	68fb      	ldr	r3, [r7, #12]
 800bff6:	2220      	movs	r2, #32
 800bff8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800bffc:	68fb      	ldr	r3, [r7, #12]
 800bffe:	2220      	movs	r2, #32
 800c000:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800c004:	68fb      	ldr	r3, [r7, #12]
 800c006:	2200      	movs	r2, #0
 800c008:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800c00c:	2303      	movs	r3, #3
 800c00e:	e00f      	b.n	800c030 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c010:	68fb      	ldr	r3, [r7, #12]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	681a      	ldr	r2, [r3, #0]
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	4013      	ands	r3, r2
 800c01a:	68ba      	ldr	r2, [r7, #8]
 800c01c:	429a      	cmp	r2, r3
 800c01e:	bf0c      	ite	eq
 800c020:	2301      	moveq	r3, #1
 800c022:	2300      	movne	r3, #0
 800c024:	b2db      	uxtb	r3, r3
 800c026:	461a      	mov	r2, r3
 800c028:	79fb      	ldrb	r3, [r7, #7]
 800c02a:	429a      	cmp	r2, r3
 800c02c:	d0c3      	beq.n	800bfb6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800c02e:	2300      	movs	r3, #0
}
 800c030:	4618      	mov	r0, r3
 800c032:	3710      	adds	r7, #16
 800c034:	46bd      	mov	sp, r7
 800c036:	bd80      	pop	{r7, pc}

0800c038 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800c038:	b480      	push	{r7}
 800c03a:	b083      	sub	sp, #12
 800c03c:	af00      	add	r7, sp, #0
 800c03e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	681b      	ldr	r3, [r3, #0]
 800c044:	68da      	ldr	r2, [r3, #12]
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800c04e:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	2220      	movs	r2, #32
 800c054:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 800c058:	bf00      	nop
 800c05a:	370c      	adds	r7, #12
 800c05c:	46bd      	mov	sp, r7
 800c05e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c062:	4770      	bx	lr

0800c064 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c064:	b480      	push	{r7}
 800c066:	b083      	sub	sp, #12
 800c068:	af00      	add	r7, sp, #0
 800c06a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	68da      	ldr	r2, [r3, #12]
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	681b      	ldr	r3, [r3, #0]
 800c076:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800c07a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c07c:	687b      	ldr	r3, [r7, #4]
 800c07e:	681b      	ldr	r3, [r3, #0]
 800c080:	695a      	ldr	r2, [r3, #20]
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	f022 0201 	bic.w	r2, r2, #1
 800c08a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	2220      	movs	r2, #32
 800c090:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 800c094:	bf00      	nop
 800c096:	370c      	adds	r7, #12
 800c098:	46bd      	mov	sp, r7
 800c09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09e:	4770      	bx	lr

0800c0a0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c0a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0a4:	b0bd      	sub	sp, #244	; 0xf4
 800c0a6:	af00      	add	r7, sp, #0
 800c0a8:	f8c7 00e4 	str.w	r0, [r7, #228]	; 0xe4
  uint32_t tmpreg;
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
 800c0ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0b0:	685a      	ldr	r2, [r3, #4]
 800c0b2:	4bae      	ldr	r3, [pc, #696]	; (800c36c <UART_SetConfig+0x2cc>)
 800c0b4:	429a      	cmp	r2, r3
 800c0b6:	d904      	bls.n	800c0c2 <UART_SetConfig+0x22>
 800c0b8:	f640 31fb 	movw	r1, #3067	; 0xbfb
 800c0bc:	48ac      	ldr	r0, [pc, #688]	; (800c370 <UART_SetConfig+0x2d0>)
 800c0be:	f7f7 faf2 	bl	80036a6 <assert_failed>
  assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
 800c0c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0c6:	68db      	ldr	r3, [r3, #12]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d00a      	beq.n	800c0e2 <UART_SetConfig+0x42>
 800c0cc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0d0:	68db      	ldr	r3, [r3, #12]
 800c0d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c0d6:	d004      	beq.n	800c0e2 <UART_SetConfig+0x42>
 800c0d8:	f640 31fc 	movw	r1, #3068	; 0xbfc
 800c0dc:	48a4      	ldr	r0, [pc, #656]	; (800c370 <UART_SetConfig+0x2d0>)
 800c0de:	f7f7 fae2 	bl	80036a6 <assert_failed>
  assert_param(IS_UART_PARITY(huart->Init.Parity));
 800c0e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0e6:	691b      	ldr	r3, [r3, #16]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d010      	beq.n	800c10e <UART_SetConfig+0x6e>
 800c0ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0f0:	691b      	ldr	r3, [r3, #16]
 800c0f2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c0f6:	d00a      	beq.n	800c10e <UART_SetConfig+0x6e>
 800c0f8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0fc:	691b      	ldr	r3, [r3, #16]
 800c0fe:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800c102:	d004      	beq.n	800c10e <UART_SetConfig+0x6e>
 800c104:	f640 31fd 	movw	r1, #3069	; 0xbfd
 800c108:	4899      	ldr	r0, [pc, #612]	; (800c370 <UART_SetConfig+0x2d0>)
 800c10a:	f7f7 facc 	bl	80036a6 <assert_failed>
  assert_param(IS_UART_MODE(huart->Init.Mode));
 800c10e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c112:	695a      	ldr	r2, [r3, #20]
 800c114:	f64f 73f3 	movw	r3, #65523	; 0xfff3
 800c118:	4013      	ands	r3, r2
 800c11a:	2b00      	cmp	r3, #0
 800c11c:	d104      	bne.n	800c128 <UART_SetConfig+0x88>
 800c11e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c122:	695b      	ldr	r3, [r3, #20]
 800c124:	2b00      	cmp	r3, #0
 800c126:	d104      	bne.n	800c132 <UART_SetConfig+0x92>
 800c128:	f640 31fe 	movw	r1, #3070	; 0xbfe
 800c12c:	4890      	ldr	r0, [pc, #576]	; (800c370 <UART_SetConfig+0x2d0>)
 800c12e:	f7f7 faba 	bl	80036a6 <assert_failed>

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c132:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	691b      	ldr	r3, [r3, #16]
 800c13a:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800c13e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c142:	68d9      	ldr	r1, [r3, #12]
 800c144:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c148:	681a      	ldr	r2, [r3, #0]
 800c14a:	ea40 0301 	orr.w	r3, r0, r1
 800c14e:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800c150:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c154:	689a      	ldr	r2, [r3, #8]
 800c156:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c15a:	691b      	ldr	r3, [r3, #16]
 800c15c:	431a      	orrs	r2, r3
 800c15e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c162:	695b      	ldr	r3, [r3, #20]
 800c164:	431a      	orrs	r2, r3
 800c166:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c16a:	69db      	ldr	r3, [r3, #28]
 800c16c:	4313      	orrs	r3, r2
 800c16e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  MODIFY_REG(huart->Instance->CR1,
 800c172:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c176:	681b      	ldr	r3, [r3, #0]
 800c178:	68db      	ldr	r3, [r3, #12]
 800c17a:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800c17e:	f021 010c 	bic.w	r1, r1, #12
 800c182:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c186:	681a      	ldr	r2, [r3, #0]
 800c188:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800c18c:	430b      	orrs	r3, r1
 800c18e:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800c190:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c194:	681b      	ldr	r3, [r3, #0]
 800c196:	695b      	ldr	r3, [r3, #20]
 800c198:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800c19c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1a0:	6999      	ldr	r1, [r3, #24]
 800c1a2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1a6:	681a      	ldr	r2, [r3, #0]
 800c1a8:	ea40 0301 	orr.w	r3, r0, r1
 800c1ac:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c1ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1b2:	69db      	ldr	r3, [r3, #28]
 800c1b4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c1b8:	f040 81a9 	bne.w	800c50e <UART_SetConfig+0x46e>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c1bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1c0:	681a      	ldr	r2, [r3, #0]
 800c1c2:	4b6c      	ldr	r3, [pc, #432]	; (800c374 <UART_SetConfig+0x2d4>)
 800c1c4:	429a      	cmp	r2, r3
 800c1c6:	d006      	beq.n	800c1d6 <UART_SetConfig+0x136>
 800c1c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c1cc:	681a      	ldr	r2, [r3, #0]
 800c1ce:	4b6a      	ldr	r3, [pc, #424]	; (800c378 <UART_SetConfig+0x2d8>)
 800c1d0:	429a      	cmp	r2, r3
 800c1d2:	f040 80d5 	bne.w	800c380 <UART_SetConfig+0x2e0>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800c1d6:	f7fc fd67 	bl	8008ca8 <HAL_RCC_GetPCLK2Freq>
 800c1da:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c1de:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c1e2:	461c      	mov	r4, r3
 800c1e4:	f04f 0500 	mov.w	r5, #0
 800c1e8:	4622      	mov	r2, r4
 800c1ea:	462b      	mov	r3, r5
 800c1ec:	1891      	adds	r1, r2, r2
 800c1ee:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 800c1f2:	415b      	adcs	r3, r3
 800c1f4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800c1f8:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800c1fc:	1912      	adds	r2, r2, r4
 800c1fe:	eb45 0303 	adc.w	r3, r5, r3
 800c202:	f04f 0000 	mov.w	r0, #0
 800c206:	f04f 0100 	mov.w	r1, #0
 800c20a:	00d9      	lsls	r1, r3, #3
 800c20c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c210:	00d0      	lsls	r0, r2, #3
 800c212:	4602      	mov	r2, r0
 800c214:	460b      	mov	r3, r1
 800c216:	1911      	adds	r1, r2, r4
 800c218:	f8c7 10d8 	str.w	r1, [r7, #216]	; 0xd8
 800c21c:	416b      	adcs	r3, r5
 800c21e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 800c222:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c226:	685b      	ldr	r3, [r3, #4]
 800c228:	461a      	mov	r2, r3
 800c22a:	f04f 0300 	mov.w	r3, #0
 800c22e:	1891      	adds	r1, r2, r2
 800c230:	f8c7 1080 	str.w	r1, [r7, #128]	; 0x80
 800c234:	415b      	adcs	r3, r3
 800c236:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800c23a:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 800c23e:	e9d7 0136 	ldrd	r0, r1, [r7, #216]	; 0xd8
 800c242:	f7f4 fcd9 	bl	8000bf8 <__aeabi_uldivmod>
 800c246:	4602      	mov	r2, r0
 800c248:	460b      	mov	r3, r1
 800c24a:	4b4c      	ldr	r3, [pc, #304]	; (800c37c <UART_SetConfig+0x2dc>)
 800c24c:	fba3 2302 	umull	r2, r3, r3, r2
 800c250:	095b      	lsrs	r3, r3, #5
 800c252:	011e      	lsls	r6, r3, #4
 800c254:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c258:	461c      	mov	r4, r3
 800c25a:	f04f 0500 	mov.w	r5, #0
 800c25e:	4622      	mov	r2, r4
 800c260:	462b      	mov	r3, r5
 800c262:	1891      	adds	r1, r2, r2
 800c264:	67b9      	str	r1, [r7, #120]	; 0x78
 800c266:	415b      	adcs	r3, r3
 800c268:	67fb      	str	r3, [r7, #124]	; 0x7c
 800c26a:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 800c26e:	1912      	adds	r2, r2, r4
 800c270:	eb45 0303 	adc.w	r3, r5, r3
 800c274:	f04f 0000 	mov.w	r0, #0
 800c278:	f04f 0100 	mov.w	r1, #0
 800c27c:	00d9      	lsls	r1, r3, #3
 800c27e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c282:	00d0      	lsls	r0, r2, #3
 800c284:	4602      	mov	r2, r0
 800c286:	460b      	mov	r3, r1
 800c288:	1911      	adds	r1, r2, r4
 800c28a:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800c28e:	416b      	adcs	r3, r5
 800c290:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800c294:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c298:	685b      	ldr	r3, [r3, #4]
 800c29a:	461a      	mov	r2, r3
 800c29c:	f04f 0300 	mov.w	r3, #0
 800c2a0:	1891      	adds	r1, r2, r2
 800c2a2:	6739      	str	r1, [r7, #112]	; 0x70
 800c2a4:	415b      	adcs	r3, r3
 800c2a6:	677b      	str	r3, [r7, #116]	; 0x74
 800c2a8:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 800c2ac:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 800c2b0:	f7f4 fca2 	bl	8000bf8 <__aeabi_uldivmod>
 800c2b4:	4602      	mov	r2, r0
 800c2b6:	460b      	mov	r3, r1
 800c2b8:	4b30      	ldr	r3, [pc, #192]	; (800c37c <UART_SetConfig+0x2dc>)
 800c2ba:	fba3 1302 	umull	r1, r3, r3, r2
 800c2be:	095b      	lsrs	r3, r3, #5
 800c2c0:	2164      	movs	r1, #100	; 0x64
 800c2c2:	fb01 f303 	mul.w	r3, r1, r3
 800c2c6:	1ad3      	subs	r3, r2, r3
 800c2c8:	00db      	lsls	r3, r3, #3
 800c2ca:	3332      	adds	r3, #50	; 0x32
 800c2cc:	4a2b      	ldr	r2, [pc, #172]	; (800c37c <UART_SetConfig+0x2dc>)
 800c2ce:	fba2 2303 	umull	r2, r3, r2, r3
 800c2d2:	095b      	lsrs	r3, r3, #5
 800c2d4:	005b      	lsls	r3, r3, #1
 800c2d6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c2da:	441e      	add	r6, r3
 800c2dc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c2e0:	4618      	mov	r0, r3
 800c2e2:	f04f 0100 	mov.w	r1, #0
 800c2e6:	4602      	mov	r2, r0
 800c2e8:	460b      	mov	r3, r1
 800c2ea:	1894      	adds	r4, r2, r2
 800c2ec:	66bc      	str	r4, [r7, #104]	; 0x68
 800c2ee:	415b      	adcs	r3, r3
 800c2f0:	66fb      	str	r3, [r7, #108]	; 0x6c
 800c2f2:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800c2f6:	1812      	adds	r2, r2, r0
 800c2f8:	eb41 0303 	adc.w	r3, r1, r3
 800c2fc:	f04f 0400 	mov.w	r4, #0
 800c300:	f04f 0500 	mov.w	r5, #0
 800c304:	00dd      	lsls	r5, r3, #3
 800c306:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c30a:	00d4      	lsls	r4, r2, #3
 800c30c:	4622      	mov	r2, r4
 800c30e:	462b      	mov	r3, r5
 800c310:	1814      	adds	r4, r2, r0
 800c312:	f8c7 40c8 	str.w	r4, [r7, #200]	; 0xc8
 800c316:	414b      	adcs	r3, r1
 800c318:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800c31c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c320:	685b      	ldr	r3, [r3, #4]
 800c322:	461a      	mov	r2, r3
 800c324:	f04f 0300 	mov.w	r3, #0
 800c328:	1891      	adds	r1, r2, r2
 800c32a:	6639      	str	r1, [r7, #96]	; 0x60
 800c32c:	415b      	adcs	r3, r3
 800c32e:	667b      	str	r3, [r7, #100]	; 0x64
 800c330:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 800c334:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800c338:	f7f4 fc5e 	bl	8000bf8 <__aeabi_uldivmod>
 800c33c:	4602      	mov	r2, r0
 800c33e:	460b      	mov	r3, r1
 800c340:	4b0e      	ldr	r3, [pc, #56]	; (800c37c <UART_SetConfig+0x2dc>)
 800c342:	fba3 1302 	umull	r1, r3, r3, r2
 800c346:	095b      	lsrs	r3, r3, #5
 800c348:	2164      	movs	r1, #100	; 0x64
 800c34a:	fb01 f303 	mul.w	r3, r1, r3
 800c34e:	1ad3      	subs	r3, r2, r3
 800c350:	00db      	lsls	r3, r3, #3
 800c352:	3332      	adds	r3, #50	; 0x32
 800c354:	4a09      	ldr	r2, [pc, #36]	; (800c37c <UART_SetConfig+0x2dc>)
 800c356:	fba2 2303 	umull	r2, r3, r2, r3
 800c35a:	095b      	lsrs	r3, r3, #5
 800c35c:	f003 0207 	and.w	r2, r3, #7
 800c360:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c364:	681b      	ldr	r3, [r3, #0]
 800c366:	4432      	add	r2, r6
 800c368:	609a      	str	r2, [r3, #8]
 800c36a:	e277      	b.n	800c85c <UART_SetConfig+0x7bc>
 800c36c:	00a037a0 	.word	0x00a037a0
 800c370:	0800e830 	.word	0x0800e830
 800c374:	40011000 	.word	0x40011000
 800c378:	40011400 	.word	0x40011400
 800c37c:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800c380:	f7fc fc7e 	bl	8008c80 <HAL_RCC_GetPCLK1Freq>
 800c384:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800c388:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c38c:	461c      	mov	r4, r3
 800c38e:	f04f 0500 	mov.w	r5, #0
 800c392:	4622      	mov	r2, r4
 800c394:	462b      	mov	r3, r5
 800c396:	1891      	adds	r1, r2, r2
 800c398:	65b9      	str	r1, [r7, #88]	; 0x58
 800c39a:	415b      	adcs	r3, r3
 800c39c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800c39e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800c3a2:	1912      	adds	r2, r2, r4
 800c3a4:	eb45 0303 	adc.w	r3, r5, r3
 800c3a8:	f04f 0000 	mov.w	r0, #0
 800c3ac:	f04f 0100 	mov.w	r1, #0
 800c3b0:	00d9      	lsls	r1, r3, #3
 800c3b2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c3b6:	00d0      	lsls	r0, r2, #3
 800c3b8:	4602      	mov	r2, r0
 800c3ba:	460b      	mov	r3, r1
 800c3bc:	1911      	adds	r1, r2, r4
 800c3be:	f8c7 10c0 	str.w	r1, [r7, #192]	; 0xc0
 800c3c2:	416b      	adcs	r3, r5
 800c3c4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c3c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c3cc:	685b      	ldr	r3, [r3, #4]
 800c3ce:	461a      	mov	r2, r3
 800c3d0:	f04f 0300 	mov.w	r3, #0
 800c3d4:	1891      	adds	r1, r2, r2
 800c3d6:	6539      	str	r1, [r7, #80]	; 0x50
 800c3d8:	415b      	adcs	r3, r3
 800c3da:	657b      	str	r3, [r7, #84]	; 0x54
 800c3dc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800c3e0:	e9d7 0130 	ldrd	r0, r1, [r7, #192]	; 0xc0
 800c3e4:	f7f4 fc08 	bl	8000bf8 <__aeabi_uldivmod>
 800c3e8:	4602      	mov	r2, r0
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	4bb3      	ldr	r3, [pc, #716]	; (800c6bc <UART_SetConfig+0x61c>)
 800c3ee:	fba3 2302 	umull	r2, r3, r3, r2
 800c3f2:	095b      	lsrs	r3, r3, #5
 800c3f4:	011e      	lsls	r6, r3, #4
 800c3f6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c3fa:	461c      	mov	r4, r3
 800c3fc:	f04f 0500 	mov.w	r5, #0
 800c400:	4622      	mov	r2, r4
 800c402:	462b      	mov	r3, r5
 800c404:	1891      	adds	r1, r2, r2
 800c406:	64b9      	str	r1, [r7, #72]	; 0x48
 800c408:	415b      	adcs	r3, r3
 800c40a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800c40c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800c410:	1912      	adds	r2, r2, r4
 800c412:	eb45 0303 	adc.w	r3, r5, r3
 800c416:	f04f 0000 	mov.w	r0, #0
 800c41a:	f04f 0100 	mov.w	r1, #0
 800c41e:	00d9      	lsls	r1, r3, #3
 800c420:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c424:	00d0      	lsls	r0, r2, #3
 800c426:	4602      	mov	r2, r0
 800c428:	460b      	mov	r3, r1
 800c42a:	1911      	adds	r1, r2, r4
 800c42c:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800c430:	416b      	adcs	r3, r5
 800c432:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800c436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c43a:	685b      	ldr	r3, [r3, #4]
 800c43c:	461a      	mov	r2, r3
 800c43e:	f04f 0300 	mov.w	r3, #0
 800c442:	1891      	adds	r1, r2, r2
 800c444:	6439      	str	r1, [r7, #64]	; 0x40
 800c446:	415b      	adcs	r3, r3
 800c448:	647b      	str	r3, [r7, #68]	; 0x44
 800c44a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800c44e:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 800c452:	f7f4 fbd1 	bl	8000bf8 <__aeabi_uldivmod>
 800c456:	4602      	mov	r2, r0
 800c458:	460b      	mov	r3, r1
 800c45a:	4b98      	ldr	r3, [pc, #608]	; (800c6bc <UART_SetConfig+0x61c>)
 800c45c:	fba3 1302 	umull	r1, r3, r3, r2
 800c460:	095b      	lsrs	r3, r3, #5
 800c462:	2164      	movs	r1, #100	; 0x64
 800c464:	fb01 f303 	mul.w	r3, r1, r3
 800c468:	1ad3      	subs	r3, r2, r3
 800c46a:	00db      	lsls	r3, r3, #3
 800c46c:	3332      	adds	r3, #50	; 0x32
 800c46e:	4a93      	ldr	r2, [pc, #588]	; (800c6bc <UART_SetConfig+0x61c>)
 800c470:	fba2 2303 	umull	r2, r3, r2, r3
 800c474:	095b      	lsrs	r3, r3, #5
 800c476:	005b      	lsls	r3, r3, #1
 800c478:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800c47c:	441e      	add	r6, r3
 800c47e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c482:	4618      	mov	r0, r3
 800c484:	f04f 0100 	mov.w	r1, #0
 800c488:	4602      	mov	r2, r0
 800c48a:	460b      	mov	r3, r1
 800c48c:	1894      	adds	r4, r2, r2
 800c48e:	63bc      	str	r4, [r7, #56]	; 0x38
 800c490:	415b      	adcs	r3, r3
 800c492:	63fb      	str	r3, [r7, #60]	; 0x3c
 800c494:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800c498:	1812      	adds	r2, r2, r0
 800c49a:	eb41 0303 	adc.w	r3, r1, r3
 800c49e:	f04f 0400 	mov.w	r4, #0
 800c4a2:	f04f 0500 	mov.w	r5, #0
 800c4a6:	00dd      	lsls	r5, r3, #3
 800c4a8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c4ac:	00d4      	lsls	r4, r2, #3
 800c4ae:	4622      	mov	r2, r4
 800c4b0:	462b      	mov	r3, r5
 800c4b2:	1814      	adds	r4, r2, r0
 800c4b4:	f8c7 40b0 	str.w	r4, [r7, #176]	; 0xb0
 800c4b8:	414b      	adcs	r3, r1
 800c4ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c4be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c4c2:	685b      	ldr	r3, [r3, #4]
 800c4c4:	461a      	mov	r2, r3
 800c4c6:	f04f 0300 	mov.w	r3, #0
 800c4ca:	1891      	adds	r1, r2, r2
 800c4cc:	6339      	str	r1, [r7, #48]	; 0x30
 800c4ce:	415b      	adcs	r3, r3
 800c4d0:	637b      	str	r3, [r7, #52]	; 0x34
 800c4d2:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800c4d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 800c4da:	f7f4 fb8d 	bl	8000bf8 <__aeabi_uldivmod>
 800c4de:	4602      	mov	r2, r0
 800c4e0:	460b      	mov	r3, r1
 800c4e2:	4b76      	ldr	r3, [pc, #472]	; (800c6bc <UART_SetConfig+0x61c>)
 800c4e4:	fba3 1302 	umull	r1, r3, r3, r2
 800c4e8:	095b      	lsrs	r3, r3, #5
 800c4ea:	2164      	movs	r1, #100	; 0x64
 800c4ec:	fb01 f303 	mul.w	r3, r1, r3
 800c4f0:	1ad3      	subs	r3, r2, r3
 800c4f2:	00db      	lsls	r3, r3, #3
 800c4f4:	3332      	adds	r3, #50	; 0x32
 800c4f6:	4a71      	ldr	r2, [pc, #452]	; (800c6bc <UART_SetConfig+0x61c>)
 800c4f8:	fba2 2303 	umull	r2, r3, r2, r3
 800c4fc:	095b      	lsrs	r3, r3, #5
 800c4fe:	f003 0207 	and.w	r2, r3, #7
 800c502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	4432      	add	r2, r6
 800c50a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800c50c:	e1a6      	b.n	800c85c <UART_SetConfig+0x7bc>
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800c50e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c512:	681a      	ldr	r2, [r3, #0]
 800c514:	4b6a      	ldr	r3, [pc, #424]	; (800c6c0 <UART_SetConfig+0x620>)
 800c516:	429a      	cmp	r2, r3
 800c518:	d006      	beq.n	800c528 <UART_SetConfig+0x488>
 800c51a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c51e:	681a      	ldr	r2, [r3, #0]
 800c520:	4b68      	ldr	r3, [pc, #416]	; (800c6c4 <UART_SetConfig+0x624>)
 800c522:	429a      	cmp	r2, r3
 800c524:	f040 80d0 	bne.w	800c6c8 <UART_SetConfig+0x628>
      pclk = HAL_RCC_GetPCLK2Freq();
 800c528:	f7fc fbbe 	bl	8008ca8 <HAL_RCC_GetPCLK2Freq>
 800c52c:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c530:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c534:	461c      	mov	r4, r3
 800c536:	f04f 0500 	mov.w	r5, #0
 800c53a:	4622      	mov	r2, r4
 800c53c:	462b      	mov	r3, r5
 800c53e:	1891      	adds	r1, r2, r2
 800c540:	62b9      	str	r1, [r7, #40]	; 0x28
 800c542:	415b      	adcs	r3, r3
 800c544:	62fb      	str	r3, [r7, #44]	; 0x2c
 800c546:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800c54a:	1912      	adds	r2, r2, r4
 800c54c:	eb45 0303 	adc.w	r3, r5, r3
 800c550:	f04f 0000 	mov.w	r0, #0
 800c554:	f04f 0100 	mov.w	r1, #0
 800c558:	00d9      	lsls	r1, r3, #3
 800c55a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c55e:	00d0      	lsls	r0, r2, #3
 800c560:	4602      	mov	r2, r0
 800c562:	460b      	mov	r3, r1
 800c564:	eb12 0a04 	adds.w	sl, r2, r4
 800c568:	eb43 0b05 	adc.w	fp, r3, r5
 800c56c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c570:	685b      	ldr	r3, [r3, #4]
 800c572:	4618      	mov	r0, r3
 800c574:	f04f 0100 	mov.w	r1, #0
 800c578:	f04f 0200 	mov.w	r2, #0
 800c57c:	f04f 0300 	mov.w	r3, #0
 800c580:	008b      	lsls	r3, r1, #2
 800c582:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c586:	0082      	lsls	r2, r0, #2
 800c588:	4650      	mov	r0, sl
 800c58a:	4659      	mov	r1, fp
 800c58c:	f7f4 fb34 	bl	8000bf8 <__aeabi_uldivmod>
 800c590:	4602      	mov	r2, r0
 800c592:	460b      	mov	r3, r1
 800c594:	4b49      	ldr	r3, [pc, #292]	; (800c6bc <UART_SetConfig+0x61c>)
 800c596:	fba3 2302 	umull	r2, r3, r3, r2
 800c59a:	095b      	lsrs	r3, r3, #5
 800c59c:	011e      	lsls	r6, r3, #4
 800c59e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	f04f 0100 	mov.w	r1, #0
 800c5a8:	4602      	mov	r2, r0
 800c5aa:	460b      	mov	r3, r1
 800c5ac:	1894      	adds	r4, r2, r2
 800c5ae:	623c      	str	r4, [r7, #32]
 800c5b0:	415b      	adcs	r3, r3
 800c5b2:	627b      	str	r3, [r7, #36]	; 0x24
 800c5b4:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800c5b8:	1812      	adds	r2, r2, r0
 800c5ba:	eb41 0303 	adc.w	r3, r1, r3
 800c5be:	f04f 0400 	mov.w	r4, #0
 800c5c2:	f04f 0500 	mov.w	r5, #0
 800c5c6:	00dd      	lsls	r5, r3, #3
 800c5c8:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c5cc:	00d4      	lsls	r4, r2, #3
 800c5ce:	4622      	mov	r2, r4
 800c5d0:	462b      	mov	r3, r5
 800c5d2:	1814      	adds	r4, r2, r0
 800c5d4:	f8c7 40a8 	str.w	r4, [r7, #168]	; 0xa8
 800c5d8:	414b      	adcs	r3, r1
 800c5da:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c5de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c5e2:	685b      	ldr	r3, [r3, #4]
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	f04f 0100 	mov.w	r1, #0
 800c5ea:	f04f 0200 	mov.w	r2, #0
 800c5ee:	f04f 0300 	mov.w	r3, #0
 800c5f2:	008b      	lsls	r3, r1, #2
 800c5f4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c5f8:	0082      	lsls	r2, r0, #2
 800c5fa:	e9d7 012a 	ldrd	r0, r1, [r7, #168]	; 0xa8
 800c5fe:	f7f4 fafb 	bl	8000bf8 <__aeabi_uldivmod>
 800c602:	4602      	mov	r2, r0
 800c604:	460b      	mov	r3, r1
 800c606:	4b2d      	ldr	r3, [pc, #180]	; (800c6bc <UART_SetConfig+0x61c>)
 800c608:	fba3 1302 	umull	r1, r3, r3, r2
 800c60c:	095b      	lsrs	r3, r3, #5
 800c60e:	2164      	movs	r1, #100	; 0x64
 800c610:	fb01 f303 	mul.w	r3, r1, r3
 800c614:	1ad3      	subs	r3, r2, r3
 800c616:	011b      	lsls	r3, r3, #4
 800c618:	3332      	adds	r3, #50	; 0x32
 800c61a:	4a28      	ldr	r2, [pc, #160]	; (800c6bc <UART_SetConfig+0x61c>)
 800c61c:	fba2 2303 	umull	r2, r3, r2, r3
 800c620:	095b      	lsrs	r3, r3, #5
 800c622:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c626:	441e      	add	r6, r3
 800c628:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c62c:	4618      	mov	r0, r3
 800c62e:	f04f 0100 	mov.w	r1, #0
 800c632:	4602      	mov	r2, r0
 800c634:	460b      	mov	r3, r1
 800c636:	1894      	adds	r4, r2, r2
 800c638:	61bc      	str	r4, [r7, #24]
 800c63a:	415b      	adcs	r3, r3
 800c63c:	61fb      	str	r3, [r7, #28]
 800c63e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800c642:	1812      	adds	r2, r2, r0
 800c644:	eb41 0303 	adc.w	r3, r1, r3
 800c648:	f04f 0400 	mov.w	r4, #0
 800c64c:	f04f 0500 	mov.w	r5, #0
 800c650:	00dd      	lsls	r5, r3, #3
 800c652:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c656:	00d4      	lsls	r4, r2, #3
 800c658:	4622      	mov	r2, r4
 800c65a:	462b      	mov	r3, r5
 800c65c:	1814      	adds	r4, r2, r0
 800c65e:	f8c7 40a0 	str.w	r4, [r7, #160]	; 0xa0
 800c662:	414b      	adcs	r3, r1
 800c664:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800c668:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c66c:	685b      	ldr	r3, [r3, #4]
 800c66e:	4618      	mov	r0, r3
 800c670:	f04f 0100 	mov.w	r1, #0
 800c674:	f04f 0200 	mov.w	r2, #0
 800c678:	f04f 0300 	mov.w	r3, #0
 800c67c:	008b      	lsls	r3, r1, #2
 800c67e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c682:	0082      	lsls	r2, r0, #2
 800c684:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 800c688:	f7f4 fab6 	bl	8000bf8 <__aeabi_uldivmod>
 800c68c:	4602      	mov	r2, r0
 800c68e:	460b      	mov	r3, r1
 800c690:	4b0a      	ldr	r3, [pc, #40]	; (800c6bc <UART_SetConfig+0x61c>)
 800c692:	fba3 1302 	umull	r1, r3, r3, r2
 800c696:	095b      	lsrs	r3, r3, #5
 800c698:	2164      	movs	r1, #100	; 0x64
 800c69a:	fb01 f303 	mul.w	r3, r1, r3
 800c69e:	1ad3      	subs	r3, r2, r3
 800c6a0:	011b      	lsls	r3, r3, #4
 800c6a2:	3332      	adds	r3, #50	; 0x32
 800c6a4:	4a05      	ldr	r2, [pc, #20]	; (800c6bc <UART_SetConfig+0x61c>)
 800c6a6:	fba2 2303 	umull	r2, r3, r2, r3
 800c6aa:	095b      	lsrs	r3, r3, #5
 800c6ac:	f003 020f 	and.w	r2, r3, #15
 800c6b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	4432      	add	r2, r6
 800c6b8:	609a      	str	r2, [r3, #8]
 800c6ba:	e0cf      	b.n	800c85c <UART_SetConfig+0x7bc>
 800c6bc:	51eb851f 	.word	0x51eb851f
 800c6c0:	40011000 	.word	0x40011000
 800c6c4:	40011400 	.word	0x40011400
      pclk = HAL_RCC_GetPCLK1Freq();
 800c6c8:	f7fc fada 	bl	8008c80 <HAL_RCC_GetPCLK1Freq>
 800c6cc:	f8c7 00e8 	str.w	r0, [r7, #232]	; 0xe8
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800c6d0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c6d4:	461c      	mov	r4, r3
 800c6d6:	f04f 0500 	mov.w	r5, #0
 800c6da:	4622      	mov	r2, r4
 800c6dc:	462b      	mov	r3, r5
 800c6de:	1891      	adds	r1, r2, r2
 800c6e0:	6139      	str	r1, [r7, #16]
 800c6e2:	415b      	adcs	r3, r3
 800c6e4:	617b      	str	r3, [r7, #20]
 800c6e6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800c6ea:	1912      	adds	r2, r2, r4
 800c6ec:	eb45 0303 	adc.w	r3, r5, r3
 800c6f0:	f04f 0000 	mov.w	r0, #0
 800c6f4:	f04f 0100 	mov.w	r1, #0
 800c6f8:	00d9      	lsls	r1, r3, #3
 800c6fa:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800c6fe:	00d0      	lsls	r0, r2, #3
 800c700:	4602      	mov	r2, r0
 800c702:	460b      	mov	r3, r1
 800c704:	eb12 0804 	adds.w	r8, r2, r4
 800c708:	eb43 0905 	adc.w	r9, r3, r5
 800c70c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c710:	685b      	ldr	r3, [r3, #4]
 800c712:	4618      	mov	r0, r3
 800c714:	f04f 0100 	mov.w	r1, #0
 800c718:	f04f 0200 	mov.w	r2, #0
 800c71c:	f04f 0300 	mov.w	r3, #0
 800c720:	008b      	lsls	r3, r1, #2
 800c722:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c726:	0082      	lsls	r2, r0, #2
 800c728:	4640      	mov	r0, r8
 800c72a:	4649      	mov	r1, r9
 800c72c:	f7f4 fa64 	bl	8000bf8 <__aeabi_uldivmod>
 800c730:	4602      	mov	r2, r0
 800c732:	460b      	mov	r3, r1
 800c734:	4b4c      	ldr	r3, [pc, #304]	; (800c868 <UART_SetConfig+0x7c8>)
 800c736:	fba3 2302 	umull	r2, r3, r3, r2
 800c73a:	095b      	lsrs	r3, r3, #5
 800c73c:	011e      	lsls	r6, r3, #4
 800c73e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c742:	4618      	mov	r0, r3
 800c744:	f04f 0100 	mov.w	r1, #0
 800c748:	4602      	mov	r2, r0
 800c74a:	460b      	mov	r3, r1
 800c74c:	1894      	adds	r4, r2, r2
 800c74e:	60bc      	str	r4, [r7, #8]
 800c750:	415b      	adcs	r3, r3
 800c752:	60fb      	str	r3, [r7, #12]
 800c754:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800c758:	1812      	adds	r2, r2, r0
 800c75a:	eb41 0303 	adc.w	r3, r1, r3
 800c75e:	f04f 0400 	mov.w	r4, #0
 800c762:	f04f 0500 	mov.w	r5, #0
 800c766:	00dd      	lsls	r5, r3, #3
 800c768:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c76c:	00d4      	lsls	r4, r2, #3
 800c76e:	4622      	mov	r2, r4
 800c770:	462b      	mov	r3, r5
 800c772:	1814      	adds	r4, r2, r0
 800c774:	f8c7 4098 	str.w	r4, [r7, #152]	; 0x98
 800c778:	414b      	adcs	r3, r1
 800c77a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800c77e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c782:	685b      	ldr	r3, [r3, #4]
 800c784:	4618      	mov	r0, r3
 800c786:	f04f 0100 	mov.w	r1, #0
 800c78a:	f04f 0200 	mov.w	r2, #0
 800c78e:	f04f 0300 	mov.w	r3, #0
 800c792:	008b      	lsls	r3, r1, #2
 800c794:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c798:	0082      	lsls	r2, r0, #2
 800c79a:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800c79e:	f7f4 fa2b 	bl	8000bf8 <__aeabi_uldivmod>
 800c7a2:	4602      	mov	r2, r0
 800c7a4:	460b      	mov	r3, r1
 800c7a6:	4b30      	ldr	r3, [pc, #192]	; (800c868 <UART_SetConfig+0x7c8>)
 800c7a8:	fba3 1302 	umull	r1, r3, r3, r2
 800c7ac:	095b      	lsrs	r3, r3, #5
 800c7ae:	2164      	movs	r1, #100	; 0x64
 800c7b0:	fb01 f303 	mul.w	r3, r1, r3
 800c7b4:	1ad3      	subs	r3, r2, r3
 800c7b6:	011b      	lsls	r3, r3, #4
 800c7b8:	3332      	adds	r3, #50	; 0x32
 800c7ba:	4a2b      	ldr	r2, [pc, #172]	; (800c868 <UART_SetConfig+0x7c8>)
 800c7bc:	fba2 2303 	umull	r2, r3, r2, r3
 800c7c0:	095b      	lsrs	r3, r3, #5
 800c7c2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800c7c6:	441e      	add	r6, r3
 800c7c8:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f04f 0100 	mov.w	r1, #0
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	460b      	mov	r3, r1
 800c7d6:	1894      	adds	r4, r2, r2
 800c7d8:	603c      	str	r4, [r7, #0]
 800c7da:	415b      	adcs	r3, r3
 800c7dc:	607b      	str	r3, [r7, #4]
 800c7de:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c7e2:	1812      	adds	r2, r2, r0
 800c7e4:	eb41 0303 	adc.w	r3, r1, r3
 800c7e8:	f04f 0400 	mov.w	r4, #0
 800c7ec:	f04f 0500 	mov.w	r5, #0
 800c7f0:	00dd      	lsls	r5, r3, #3
 800c7f2:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800c7f6:	00d4      	lsls	r4, r2, #3
 800c7f8:	4622      	mov	r2, r4
 800c7fa:	462b      	mov	r3, r5
 800c7fc:	1814      	adds	r4, r2, r0
 800c7fe:	f8c7 4090 	str.w	r4, [r7, #144]	; 0x90
 800c802:	414b      	adcs	r3, r1
 800c804:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c808:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c80c:	685b      	ldr	r3, [r3, #4]
 800c80e:	4618      	mov	r0, r3
 800c810:	f04f 0100 	mov.w	r1, #0
 800c814:	f04f 0200 	mov.w	r2, #0
 800c818:	f04f 0300 	mov.w	r3, #0
 800c81c:	008b      	lsls	r3, r1, #2
 800c81e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800c822:	0082      	lsls	r2, r0, #2
 800c824:	e9d7 0124 	ldrd	r0, r1, [r7, #144]	; 0x90
 800c828:	f7f4 f9e6 	bl	8000bf8 <__aeabi_uldivmod>
 800c82c:	4602      	mov	r2, r0
 800c82e:	460b      	mov	r3, r1
 800c830:	4b0d      	ldr	r3, [pc, #52]	; (800c868 <UART_SetConfig+0x7c8>)
 800c832:	fba3 1302 	umull	r1, r3, r3, r2
 800c836:	095b      	lsrs	r3, r3, #5
 800c838:	2164      	movs	r1, #100	; 0x64
 800c83a:	fb01 f303 	mul.w	r3, r1, r3
 800c83e:	1ad3      	subs	r3, r2, r3
 800c840:	011b      	lsls	r3, r3, #4
 800c842:	3332      	adds	r3, #50	; 0x32
 800c844:	4a08      	ldr	r2, [pc, #32]	; (800c868 <UART_SetConfig+0x7c8>)
 800c846:	fba2 2303 	umull	r2, r3, r2, r3
 800c84a:	095b      	lsrs	r3, r3, #5
 800c84c:	f003 020f 	and.w	r2, r3, #15
 800c850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c854:	681b      	ldr	r3, [r3, #0]
 800c856:	4432      	add	r2, r6
 800c858:	609a      	str	r2, [r3, #8]
}
 800c85a:	e7ff      	b.n	800c85c <UART_SetConfig+0x7bc>
 800c85c:	bf00      	nop
 800c85e:	37f4      	adds	r7, #244	; 0xf4
 800c860:	46bd      	mov	sp, r7
 800c862:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c866:	bf00      	nop
 800c868:	51eb851f 	.word	0x51eb851f

0800c86c <__errno>:
 800c86c:	4b01      	ldr	r3, [pc, #4]	; (800c874 <__errno+0x8>)
 800c86e:	6818      	ldr	r0, [r3, #0]
 800c870:	4770      	bx	lr
 800c872:	bf00      	nop
 800c874:	2000020c 	.word	0x2000020c

0800c878 <__libc_init_array>:
 800c878:	b570      	push	{r4, r5, r6, lr}
 800c87a:	4d0d      	ldr	r5, [pc, #52]	; (800c8b0 <__libc_init_array+0x38>)
 800c87c:	4c0d      	ldr	r4, [pc, #52]	; (800c8b4 <__libc_init_array+0x3c>)
 800c87e:	1b64      	subs	r4, r4, r5
 800c880:	10a4      	asrs	r4, r4, #2
 800c882:	2600      	movs	r6, #0
 800c884:	42a6      	cmp	r6, r4
 800c886:	d109      	bne.n	800c89c <__libc_init_array+0x24>
 800c888:	4d0b      	ldr	r5, [pc, #44]	; (800c8b8 <__libc_init_array+0x40>)
 800c88a:	4c0c      	ldr	r4, [pc, #48]	; (800c8bc <__libc_init_array+0x44>)
 800c88c:	f001 fea2 	bl	800e5d4 <_init>
 800c890:	1b64      	subs	r4, r4, r5
 800c892:	10a4      	asrs	r4, r4, #2
 800c894:	2600      	movs	r6, #0
 800c896:	42a6      	cmp	r6, r4
 800c898:	d105      	bne.n	800c8a6 <__libc_init_array+0x2e>
 800c89a:	bd70      	pop	{r4, r5, r6, pc}
 800c89c:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8a0:	4798      	blx	r3
 800c8a2:	3601      	adds	r6, #1
 800c8a4:	e7ee      	b.n	800c884 <__libc_init_array+0xc>
 800c8a6:	f855 3b04 	ldr.w	r3, [r5], #4
 800c8aa:	4798      	blx	r3
 800c8ac:	3601      	adds	r6, #1
 800c8ae:	e7f2      	b.n	800c896 <__libc_init_array+0x1e>
 800c8b0:	0800eb18 	.word	0x0800eb18
 800c8b4:	0800eb18 	.word	0x0800eb18
 800c8b8:	0800eb18 	.word	0x0800eb18
 800c8bc:	0800eb1c 	.word	0x0800eb1c

0800c8c0 <memset>:
 800c8c0:	4402      	add	r2, r0
 800c8c2:	4603      	mov	r3, r0
 800c8c4:	4293      	cmp	r3, r2
 800c8c6:	d100      	bne.n	800c8ca <memset+0xa>
 800c8c8:	4770      	bx	lr
 800c8ca:	f803 1b01 	strb.w	r1, [r3], #1
 800c8ce:	e7f9      	b.n	800c8c4 <memset+0x4>

0800c8d0 <atan>:
 800c8d0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c8d4:	ec55 4b10 	vmov	r4, r5, d0
 800c8d8:	4bc3      	ldr	r3, [pc, #780]	; (800cbe8 <atan+0x318>)
 800c8da:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800c8de:	429e      	cmp	r6, r3
 800c8e0:	46ab      	mov	fp, r5
 800c8e2:	dd18      	ble.n	800c916 <atan+0x46>
 800c8e4:	4bc1      	ldr	r3, [pc, #772]	; (800cbec <atan+0x31c>)
 800c8e6:	429e      	cmp	r6, r3
 800c8e8:	dc01      	bgt.n	800c8ee <atan+0x1e>
 800c8ea:	d109      	bne.n	800c900 <atan+0x30>
 800c8ec:	b144      	cbz	r4, 800c900 <atan+0x30>
 800c8ee:	4622      	mov	r2, r4
 800c8f0:	462b      	mov	r3, r5
 800c8f2:	4620      	mov	r0, r4
 800c8f4:	4629      	mov	r1, r5
 800c8f6:	f7f3 fc81 	bl	80001fc <__adddf3>
 800c8fa:	4604      	mov	r4, r0
 800c8fc:	460d      	mov	r5, r1
 800c8fe:	e006      	b.n	800c90e <atan+0x3e>
 800c900:	f1bb 0f00 	cmp.w	fp, #0
 800c904:	f300 8131 	bgt.w	800cb6a <atan+0x29a>
 800c908:	a59b      	add	r5, pc, #620	; (adr r5, 800cb78 <atan+0x2a8>)
 800c90a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c90e:	ec45 4b10 	vmov	d0, r4, r5
 800c912:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c916:	4bb6      	ldr	r3, [pc, #728]	; (800cbf0 <atan+0x320>)
 800c918:	429e      	cmp	r6, r3
 800c91a:	dc14      	bgt.n	800c946 <atan+0x76>
 800c91c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c920:	429e      	cmp	r6, r3
 800c922:	dc0d      	bgt.n	800c940 <atan+0x70>
 800c924:	a396      	add	r3, pc, #600	; (adr r3, 800cb80 <atan+0x2b0>)
 800c926:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c92a:	ee10 0a10 	vmov	r0, s0
 800c92e:	4629      	mov	r1, r5
 800c930:	f7f3 fc64 	bl	80001fc <__adddf3>
 800c934:	4baf      	ldr	r3, [pc, #700]	; (800cbf4 <atan+0x324>)
 800c936:	2200      	movs	r2, #0
 800c938:	f7f4 f8a6 	bl	8000a88 <__aeabi_dcmpgt>
 800c93c:	2800      	cmp	r0, #0
 800c93e:	d1e6      	bne.n	800c90e <atan+0x3e>
 800c940:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800c944:	e02b      	b.n	800c99e <atan+0xce>
 800c946:	f000 f9b3 	bl	800ccb0 <fabs>
 800c94a:	4bab      	ldr	r3, [pc, #684]	; (800cbf8 <atan+0x328>)
 800c94c:	429e      	cmp	r6, r3
 800c94e:	ec55 4b10 	vmov	r4, r5, d0
 800c952:	f300 80bf 	bgt.w	800cad4 <atan+0x204>
 800c956:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c95a:	429e      	cmp	r6, r3
 800c95c:	f300 80a0 	bgt.w	800caa0 <atan+0x1d0>
 800c960:	ee10 2a10 	vmov	r2, s0
 800c964:	ee10 0a10 	vmov	r0, s0
 800c968:	462b      	mov	r3, r5
 800c96a:	4629      	mov	r1, r5
 800c96c:	f7f3 fc46 	bl	80001fc <__adddf3>
 800c970:	4ba0      	ldr	r3, [pc, #640]	; (800cbf4 <atan+0x324>)
 800c972:	2200      	movs	r2, #0
 800c974:	f7f3 fc40 	bl	80001f8 <__aeabi_dsub>
 800c978:	2200      	movs	r2, #0
 800c97a:	4606      	mov	r6, r0
 800c97c:	460f      	mov	r7, r1
 800c97e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c982:	4620      	mov	r0, r4
 800c984:	4629      	mov	r1, r5
 800c986:	f7f3 fc39 	bl	80001fc <__adddf3>
 800c98a:	4602      	mov	r2, r0
 800c98c:	460b      	mov	r3, r1
 800c98e:	4630      	mov	r0, r6
 800c990:	4639      	mov	r1, r7
 800c992:	f7f3 ff13 	bl	80007bc <__aeabi_ddiv>
 800c996:	f04f 0a00 	mov.w	sl, #0
 800c99a:	4604      	mov	r4, r0
 800c99c:	460d      	mov	r5, r1
 800c99e:	4622      	mov	r2, r4
 800c9a0:	462b      	mov	r3, r5
 800c9a2:	4620      	mov	r0, r4
 800c9a4:	4629      	mov	r1, r5
 800c9a6:	f7f3 fddf 	bl	8000568 <__aeabi_dmul>
 800c9aa:	4602      	mov	r2, r0
 800c9ac:	460b      	mov	r3, r1
 800c9ae:	4680      	mov	r8, r0
 800c9b0:	4689      	mov	r9, r1
 800c9b2:	f7f3 fdd9 	bl	8000568 <__aeabi_dmul>
 800c9b6:	a374      	add	r3, pc, #464	; (adr r3, 800cb88 <atan+0x2b8>)
 800c9b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9bc:	4606      	mov	r6, r0
 800c9be:	460f      	mov	r7, r1
 800c9c0:	f7f3 fdd2 	bl	8000568 <__aeabi_dmul>
 800c9c4:	a372      	add	r3, pc, #456	; (adr r3, 800cb90 <atan+0x2c0>)
 800c9c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ca:	f7f3 fc17 	bl	80001fc <__adddf3>
 800c9ce:	4632      	mov	r2, r6
 800c9d0:	463b      	mov	r3, r7
 800c9d2:	f7f3 fdc9 	bl	8000568 <__aeabi_dmul>
 800c9d6:	a370      	add	r3, pc, #448	; (adr r3, 800cb98 <atan+0x2c8>)
 800c9d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9dc:	f7f3 fc0e 	bl	80001fc <__adddf3>
 800c9e0:	4632      	mov	r2, r6
 800c9e2:	463b      	mov	r3, r7
 800c9e4:	f7f3 fdc0 	bl	8000568 <__aeabi_dmul>
 800c9e8:	a36d      	add	r3, pc, #436	; (adr r3, 800cba0 <atan+0x2d0>)
 800c9ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c9ee:	f7f3 fc05 	bl	80001fc <__adddf3>
 800c9f2:	4632      	mov	r2, r6
 800c9f4:	463b      	mov	r3, r7
 800c9f6:	f7f3 fdb7 	bl	8000568 <__aeabi_dmul>
 800c9fa:	a36b      	add	r3, pc, #428	; (adr r3, 800cba8 <atan+0x2d8>)
 800c9fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca00:	f7f3 fbfc 	bl	80001fc <__adddf3>
 800ca04:	4632      	mov	r2, r6
 800ca06:	463b      	mov	r3, r7
 800ca08:	f7f3 fdae 	bl	8000568 <__aeabi_dmul>
 800ca0c:	a368      	add	r3, pc, #416	; (adr r3, 800cbb0 <atan+0x2e0>)
 800ca0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca12:	f7f3 fbf3 	bl	80001fc <__adddf3>
 800ca16:	4642      	mov	r2, r8
 800ca18:	464b      	mov	r3, r9
 800ca1a:	f7f3 fda5 	bl	8000568 <__aeabi_dmul>
 800ca1e:	a366      	add	r3, pc, #408	; (adr r3, 800cbb8 <atan+0x2e8>)
 800ca20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca24:	4680      	mov	r8, r0
 800ca26:	4689      	mov	r9, r1
 800ca28:	4630      	mov	r0, r6
 800ca2a:	4639      	mov	r1, r7
 800ca2c:	f7f3 fd9c 	bl	8000568 <__aeabi_dmul>
 800ca30:	a363      	add	r3, pc, #396	; (adr r3, 800cbc0 <atan+0x2f0>)
 800ca32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca36:	f7f3 fbdf 	bl	80001f8 <__aeabi_dsub>
 800ca3a:	4632      	mov	r2, r6
 800ca3c:	463b      	mov	r3, r7
 800ca3e:	f7f3 fd93 	bl	8000568 <__aeabi_dmul>
 800ca42:	a361      	add	r3, pc, #388	; (adr r3, 800cbc8 <atan+0x2f8>)
 800ca44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca48:	f7f3 fbd6 	bl	80001f8 <__aeabi_dsub>
 800ca4c:	4632      	mov	r2, r6
 800ca4e:	463b      	mov	r3, r7
 800ca50:	f7f3 fd8a 	bl	8000568 <__aeabi_dmul>
 800ca54:	a35e      	add	r3, pc, #376	; (adr r3, 800cbd0 <atan+0x300>)
 800ca56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca5a:	f7f3 fbcd 	bl	80001f8 <__aeabi_dsub>
 800ca5e:	4632      	mov	r2, r6
 800ca60:	463b      	mov	r3, r7
 800ca62:	f7f3 fd81 	bl	8000568 <__aeabi_dmul>
 800ca66:	a35c      	add	r3, pc, #368	; (adr r3, 800cbd8 <atan+0x308>)
 800ca68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca6c:	f7f3 fbc4 	bl	80001f8 <__aeabi_dsub>
 800ca70:	4632      	mov	r2, r6
 800ca72:	463b      	mov	r3, r7
 800ca74:	f7f3 fd78 	bl	8000568 <__aeabi_dmul>
 800ca78:	4602      	mov	r2, r0
 800ca7a:	460b      	mov	r3, r1
 800ca7c:	4640      	mov	r0, r8
 800ca7e:	4649      	mov	r1, r9
 800ca80:	f7f3 fbbc 	bl	80001fc <__adddf3>
 800ca84:	4622      	mov	r2, r4
 800ca86:	462b      	mov	r3, r5
 800ca88:	f7f3 fd6e 	bl	8000568 <__aeabi_dmul>
 800ca8c:	f1ba 3fff 	cmp.w	sl, #4294967295	; 0xffffffff
 800ca90:	4602      	mov	r2, r0
 800ca92:	460b      	mov	r3, r1
 800ca94:	d14b      	bne.n	800cb2e <atan+0x25e>
 800ca96:	4620      	mov	r0, r4
 800ca98:	4629      	mov	r1, r5
 800ca9a:	f7f3 fbad 	bl	80001f8 <__aeabi_dsub>
 800ca9e:	e72c      	b.n	800c8fa <atan+0x2a>
 800caa0:	ee10 0a10 	vmov	r0, s0
 800caa4:	4b53      	ldr	r3, [pc, #332]	; (800cbf4 <atan+0x324>)
 800caa6:	2200      	movs	r2, #0
 800caa8:	4629      	mov	r1, r5
 800caaa:	f7f3 fba5 	bl	80001f8 <__aeabi_dsub>
 800caae:	4b51      	ldr	r3, [pc, #324]	; (800cbf4 <atan+0x324>)
 800cab0:	4606      	mov	r6, r0
 800cab2:	460f      	mov	r7, r1
 800cab4:	2200      	movs	r2, #0
 800cab6:	4620      	mov	r0, r4
 800cab8:	4629      	mov	r1, r5
 800caba:	f7f3 fb9f 	bl	80001fc <__adddf3>
 800cabe:	4602      	mov	r2, r0
 800cac0:	460b      	mov	r3, r1
 800cac2:	4630      	mov	r0, r6
 800cac4:	4639      	mov	r1, r7
 800cac6:	f7f3 fe79 	bl	80007bc <__aeabi_ddiv>
 800caca:	f04f 0a01 	mov.w	sl, #1
 800cace:	4604      	mov	r4, r0
 800cad0:	460d      	mov	r5, r1
 800cad2:	e764      	b.n	800c99e <atan+0xce>
 800cad4:	4b49      	ldr	r3, [pc, #292]	; (800cbfc <atan+0x32c>)
 800cad6:	429e      	cmp	r6, r3
 800cad8:	da1d      	bge.n	800cb16 <atan+0x246>
 800cada:	ee10 0a10 	vmov	r0, s0
 800cade:	4b48      	ldr	r3, [pc, #288]	; (800cc00 <atan+0x330>)
 800cae0:	2200      	movs	r2, #0
 800cae2:	4629      	mov	r1, r5
 800cae4:	f7f3 fb88 	bl	80001f8 <__aeabi_dsub>
 800cae8:	4b45      	ldr	r3, [pc, #276]	; (800cc00 <atan+0x330>)
 800caea:	4606      	mov	r6, r0
 800caec:	460f      	mov	r7, r1
 800caee:	2200      	movs	r2, #0
 800caf0:	4620      	mov	r0, r4
 800caf2:	4629      	mov	r1, r5
 800caf4:	f7f3 fd38 	bl	8000568 <__aeabi_dmul>
 800caf8:	4b3e      	ldr	r3, [pc, #248]	; (800cbf4 <atan+0x324>)
 800cafa:	2200      	movs	r2, #0
 800cafc:	f7f3 fb7e 	bl	80001fc <__adddf3>
 800cb00:	4602      	mov	r2, r0
 800cb02:	460b      	mov	r3, r1
 800cb04:	4630      	mov	r0, r6
 800cb06:	4639      	mov	r1, r7
 800cb08:	f7f3 fe58 	bl	80007bc <__aeabi_ddiv>
 800cb0c:	f04f 0a02 	mov.w	sl, #2
 800cb10:	4604      	mov	r4, r0
 800cb12:	460d      	mov	r5, r1
 800cb14:	e743      	b.n	800c99e <atan+0xce>
 800cb16:	462b      	mov	r3, r5
 800cb18:	ee10 2a10 	vmov	r2, s0
 800cb1c:	4939      	ldr	r1, [pc, #228]	; (800cc04 <atan+0x334>)
 800cb1e:	2000      	movs	r0, #0
 800cb20:	f7f3 fe4c 	bl	80007bc <__aeabi_ddiv>
 800cb24:	f04f 0a03 	mov.w	sl, #3
 800cb28:	4604      	mov	r4, r0
 800cb2a:	460d      	mov	r5, r1
 800cb2c:	e737      	b.n	800c99e <atan+0xce>
 800cb2e:	4b36      	ldr	r3, [pc, #216]	; (800cc08 <atan+0x338>)
 800cb30:	4e36      	ldr	r6, [pc, #216]	; (800cc0c <atan+0x33c>)
 800cb32:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800cb36:	eb03 0aca 	add.w	sl, r3, sl, lsl #3
 800cb3a:	e9da 2300 	ldrd	r2, r3, [sl]
 800cb3e:	f7f3 fb5b 	bl	80001f8 <__aeabi_dsub>
 800cb42:	4622      	mov	r2, r4
 800cb44:	462b      	mov	r3, r5
 800cb46:	f7f3 fb57 	bl	80001f8 <__aeabi_dsub>
 800cb4a:	4602      	mov	r2, r0
 800cb4c:	460b      	mov	r3, r1
 800cb4e:	e9d6 0100 	ldrd	r0, r1, [r6]
 800cb52:	f7f3 fb51 	bl	80001f8 <__aeabi_dsub>
 800cb56:	f1bb 0f00 	cmp.w	fp, #0
 800cb5a:	4604      	mov	r4, r0
 800cb5c:	460d      	mov	r5, r1
 800cb5e:	f6bf aed6 	bge.w	800c90e <atan+0x3e>
 800cb62:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800cb66:	461d      	mov	r5, r3
 800cb68:	e6d1      	b.n	800c90e <atan+0x3e>
 800cb6a:	a51d      	add	r5, pc, #116	; (adr r5, 800cbe0 <atan+0x310>)
 800cb6c:	e9d5 4500 	ldrd	r4, r5, [r5]
 800cb70:	e6cd      	b.n	800c90e <atan+0x3e>
 800cb72:	bf00      	nop
 800cb74:	f3af 8000 	nop.w
 800cb78:	54442d18 	.word	0x54442d18
 800cb7c:	bff921fb 	.word	0xbff921fb
 800cb80:	8800759c 	.word	0x8800759c
 800cb84:	7e37e43c 	.word	0x7e37e43c
 800cb88:	e322da11 	.word	0xe322da11
 800cb8c:	3f90ad3a 	.word	0x3f90ad3a
 800cb90:	24760deb 	.word	0x24760deb
 800cb94:	3fa97b4b 	.word	0x3fa97b4b
 800cb98:	a0d03d51 	.word	0xa0d03d51
 800cb9c:	3fb10d66 	.word	0x3fb10d66
 800cba0:	c54c206e 	.word	0xc54c206e
 800cba4:	3fb745cd 	.word	0x3fb745cd
 800cba8:	920083ff 	.word	0x920083ff
 800cbac:	3fc24924 	.word	0x3fc24924
 800cbb0:	5555550d 	.word	0x5555550d
 800cbb4:	3fd55555 	.word	0x3fd55555
 800cbb8:	2c6a6c2f 	.word	0x2c6a6c2f
 800cbbc:	bfa2b444 	.word	0xbfa2b444
 800cbc0:	52defd9a 	.word	0x52defd9a
 800cbc4:	3fadde2d 	.word	0x3fadde2d
 800cbc8:	af749a6d 	.word	0xaf749a6d
 800cbcc:	3fb3b0f2 	.word	0x3fb3b0f2
 800cbd0:	fe231671 	.word	0xfe231671
 800cbd4:	3fbc71c6 	.word	0x3fbc71c6
 800cbd8:	9998ebc4 	.word	0x9998ebc4
 800cbdc:	3fc99999 	.word	0x3fc99999
 800cbe0:	54442d18 	.word	0x54442d18
 800cbe4:	3ff921fb 	.word	0x3ff921fb
 800cbe8:	440fffff 	.word	0x440fffff
 800cbec:	7ff00000 	.word	0x7ff00000
 800cbf0:	3fdbffff 	.word	0x3fdbffff
 800cbf4:	3ff00000 	.word	0x3ff00000
 800cbf8:	3ff2ffff 	.word	0x3ff2ffff
 800cbfc:	40038000 	.word	0x40038000
 800cc00:	3ff80000 	.word	0x3ff80000
 800cc04:	bff00000 	.word	0xbff00000
 800cc08:	0800e8e0 	.word	0x0800e8e0
 800cc0c:	0800e8c0 	.word	0x0800e8c0

0800cc10 <cos>:
 800cc10:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800cc12:	ec53 2b10 	vmov	r2, r3, d0
 800cc16:	4824      	ldr	r0, [pc, #144]	; (800cca8 <cos+0x98>)
 800cc18:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800cc1c:	4281      	cmp	r1, r0
 800cc1e:	dc06      	bgt.n	800cc2e <cos+0x1e>
 800cc20:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 800cca0 <cos+0x90>
 800cc24:	f000 ff00 	bl	800da28 <__kernel_cos>
 800cc28:	ec51 0b10 	vmov	r0, r1, d0
 800cc2c:	e007      	b.n	800cc3e <cos+0x2e>
 800cc2e:	481f      	ldr	r0, [pc, #124]	; (800ccac <cos+0x9c>)
 800cc30:	4281      	cmp	r1, r0
 800cc32:	dd09      	ble.n	800cc48 <cos+0x38>
 800cc34:	ee10 0a10 	vmov	r0, s0
 800cc38:	4619      	mov	r1, r3
 800cc3a:	f7f3 fadd 	bl	80001f8 <__aeabi_dsub>
 800cc3e:	ec41 0b10 	vmov	d0, r0, r1
 800cc42:	b005      	add	sp, #20
 800cc44:	f85d fb04 	ldr.w	pc, [sp], #4
 800cc48:	4668      	mov	r0, sp
 800cc4a:	f000 fc2d 	bl	800d4a8 <__ieee754_rem_pio2>
 800cc4e:	f000 0003 	and.w	r0, r0, #3
 800cc52:	2801      	cmp	r0, #1
 800cc54:	d007      	beq.n	800cc66 <cos+0x56>
 800cc56:	2802      	cmp	r0, #2
 800cc58:	d012      	beq.n	800cc80 <cos+0x70>
 800cc5a:	b9c0      	cbnz	r0, 800cc8e <cos+0x7e>
 800cc5c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc60:	ed9d 0b00 	vldr	d0, [sp]
 800cc64:	e7de      	b.n	800cc24 <cos+0x14>
 800cc66:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc6a:	ed9d 0b00 	vldr	d0, [sp]
 800cc6e:	f001 fae3 	bl	800e238 <__kernel_sin>
 800cc72:	ec53 2b10 	vmov	r2, r3, d0
 800cc76:	ee10 0a10 	vmov	r0, s0
 800cc7a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cc7e:	e7de      	b.n	800cc3e <cos+0x2e>
 800cc80:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc84:	ed9d 0b00 	vldr	d0, [sp]
 800cc88:	f000 fece 	bl	800da28 <__kernel_cos>
 800cc8c:	e7f1      	b.n	800cc72 <cos+0x62>
 800cc8e:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cc92:	ed9d 0b00 	vldr	d0, [sp]
 800cc96:	2001      	movs	r0, #1
 800cc98:	f001 face 	bl	800e238 <__kernel_sin>
 800cc9c:	e7c4      	b.n	800cc28 <cos+0x18>
 800cc9e:	bf00      	nop
	...
 800cca8:	3fe921fb 	.word	0x3fe921fb
 800ccac:	7fefffff 	.word	0x7fefffff

0800ccb0 <fabs>:
 800ccb0:	ec51 0b10 	vmov	r0, r1, d0
 800ccb4:	ee10 2a10 	vmov	r2, s0
 800ccb8:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800ccbc:	ec43 2b10 	vmov	d0, r2, r3
 800ccc0:	4770      	bx	lr
 800ccc2:	0000      	movs	r0, r0
 800ccc4:	0000      	movs	r0, r0
	...

0800ccc8 <sin>:
 800ccc8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ccca:	ec53 2b10 	vmov	r2, r3, d0
 800ccce:	4826      	ldr	r0, [pc, #152]	; (800cd68 <sin+0xa0>)
 800ccd0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800ccd4:	4281      	cmp	r1, r0
 800ccd6:	dc07      	bgt.n	800cce8 <sin+0x20>
 800ccd8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 800cd60 <sin+0x98>
 800ccdc:	2000      	movs	r0, #0
 800ccde:	f001 faab 	bl	800e238 <__kernel_sin>
 800cce2:	ec51 0b10 	vmov	r0, r1, d0
 800cce6:	e007      	b.n	800ccf8 <sin+0x30>
 800cce8:	4820      	ldr	r0, [pc, #128]	; (800cd6c <sin+0xa4>)
 800ccea:	4281      	cmp	r1, r0
 800ccec:	dd09      	ble.n	800cd02 <sin+0x3a>
 800ccee:	ee10 0a10 	vmov	r0, s0
 800ccf2:	4619      	mov	r1, r3
 800ccf4:	f7f3 fa80 	bl	80001f8 <__aeabi_dsub>
 800ccf8:	ec41 0b10 	vmov	d0, r0, r1
 800ccfc:	b005      	add	sp, #20
 800ccfe:	f85d fb04 	ldr.w	pc, [sp], #4
 800cd02:	4668      	mov	r0, sp
 800cd04:	f000 fbd0 	bl	800d4a8 <__ieee754_rem_pio2>
 800cd08:	f000 0003 	and.w	r0, r0, #3
 800cd0c:	2801      	cmp	r0, #1
 800cd0e:	d008      	beq.n	800cd22 <sin+0x5a>
 800cd10:	2802      	cmp	r0, #2
 800cd12:	d00d      	beq.n	800cd30 <sin+0x68>
 800cd14:	b9d0      	cbnz	r0, 800cd4c <sin+0x84>
 800cd16:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd1a:	ed9d 0b00 	vldr	d0, [sp]
 800cd1e:	2001      	movs	r0, #1
 800cd20:	e7dd      	b.n	800ccde <sin+0x16>
 800cd22:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd26:	ed9d 0b00 	vldr	d0, [sp]
 800cd2a:	f000 fe7d 	bl	800da28 <__kernel_cos>
 800cd2e:	e7d8      	b.n	800cce2 <sin+0x1a>
 800cd30:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd34:	ed9d 0b00 	vldr	d0, [sp]
 800cd38:	2001      	movs	r0, #1
 800cd3a:	f001 fa7d 	bl	800e238 <__kernel_sin>
 800cd3e:	ec53 2b10 	vmov	r2, r3, d0
 800cd42:	ee10 0a10 	vmov	r0, s0
 800cd46:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800cd4a:	e7d5      	b.n	800ccf8 <sin+0x30>
 800cd4c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800cd50:	ed9d 0b00 	vldr	d0, [sp]
 800cd54:	f000 fe68 	bl	800da28 <__kernel_cos>
 800cd58:	e7f1      	b.n	800cd3e <sin+0x76>
 800cd5a:	bf00      	nop
 800cd5c:	f3af 8000 	nop.w
	...
 800cd68:	3fe921fb 	.word	0x3fe921fb
 800cd6c:	7fefffff 	.word	0x7fefffff

0800cd70 <acos>:
 800cd70:	b538      	push	{r3, r4, r5, lr}
 800cd72:	ed2d 8b02 	vpush	{d8}
 800cd76:	ec55 4b10 	vmov	r4, r5, d0
 800cd7a:	f000 f869 	bl	800ce50 <__ieee754_acos>
 800cd7e:	4b16      	ldr	r3, [pc, #88]	; (800cdd8 <acos+0x68>)
 800cd80:	eeb0 8a40 	vmov.f32	s16, s0
 800cd84:	eef0 8a60 	vmov.f32	s17, s1
 800cd88:	f993 3000 	ldrsb.w	r3, [r3]
 800cd8c:	3301      	adds	r3, #1
 800cd8e:	d01c      	beq.n	800cdca <acos+0x5a>
 800cd90:	4622      	mov	r2, r4
 800cd92:	462b      	mov	r3, r5
 800cd94:	4620      	mov	r0, r4
 800cd96:	4629      	mov	r1, r5
 800cd98:	f7f3 fe80 	bl	8000a9c <__aeabi_dcmpun>
 800cd9c:	b9a8      	cbnz	r0, 800cdca <acos+0x5a>
 800cd9e:	ec45 4b10 	vmov	d0, r4, r5
 800cda2:	f7ff ff85 	bl	800ccb0 <fabs>
 800cda6:	4b0d      	ldr	r3, [pc, #52]	; (800cddc <acos+0x6c>)
 800cda8:	ec51 0b10 	vmov	r0, r1, d0
 800cdac:	2200      	movs	r2, #0
 800cdae:	f7f3 fe6b 	bl	8000a88 <__aeabi_dcmpgt>
 800cdb2:	b150      	cbz	r0, 800cdca <acos+0x5a>
 800cdb4:	f7ff fd5a 	bl	800c86c <__errno>
 800cdb8:	ecbd 8b02 	vpop	{d8}
 800cdbc:	2321      	movs	r3, #33	; 0x21
 800cdbe:	6003      	str	r3, [r0, #0]
 800cdc0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800cdc4:	4806      	ldr	r0, [pc, #24]	; (800cde0 <acos+0x70>)
 800cdc6:	f001 bb77 	b.w	800e4b8 <nan>
 800cdca:	eeb0 0a48 	vmov.f32	s0, s16
 800cdce:	eef0 0a68 	vmov.f32	s1, s17
 800cdd2:	ecbd 8b02 	vpop	{d8}
 800cdd6:	bd38      	pop	{r3, r4, r5, pc}
 800cdd8:	20000270 	.word	0x20000270
 800cddc:	3ff00000 	.word	0x3ff00000
 800cde0:	0800e900 	.word	0x0800e900

0800cde4 <atan2>:
 800cde4:	f000 ba94 	b.w	800d310 <__ieee754_atan2>

0800cde8 <sqrt>:
 800cde8:	b538      	push	{r3, r4, r5, lr}
 800cdea:	ed2d 8b02 	vpush	{d8}
 800cdee:	ec55 4b10 	vmov	r4, r5, d0
 800cdf2:	f000 fd63 	bl	800d8bc <__ieee754_sqrt>
 800cdf6:	4b15      	ldr	r3, [pc, #84]	; (800ce4c <sqrt+0x64>)
 800cdf8:	eeb0 8a40 	vmov.f32	s16, s0
 800cdfc:	eef0 8a60 	vmov.f32	s17, s1
 800ce00:	f993 3000 	ldrsb.w	r3, [r3]
 800ce04:	3301      	adds	r3, #1
 800ce06:	d019      	beq.n	800ce3c <sqrt+0x54>
 800ce08:	4622      	mov	r2, r4
 800ce0a:	462b      	mov	r3, r5
 800ce0c:	4620      	mov	r0, r4
 800ce0e:	4629      	mov	r1, r5
 800ce10:	f7f3 fe44 	bl	8000a9c <__aeabi_dcmpun>
 800ce14:	b990      	cbnz	r0, 800ce3c <sqrt+0x54>
 800ce16:	2200      	movs	r2, #0
 800ce18:	2300      	movs	r3, #0
 800ce1a:	4620      	mov	r0, r4
 800ce1c:	4629      	mov	r1, r5
 800ce1e:	f7f3 fe15 	bl	8000a4c <__aeabi_dcmplt>
 800ce22:	b158      	cbz	r0, 800ce3c <sqrt+0x54>
 800ce24:	f7ff fd22 	bl	800c86c <__errno>
 800ce28:	2321      	movs	r3, #33	; 0x21
 800ce2a:	6003      	str	r3, [r0, #0]
 800ce2c:	2200      	movs	r2, #0
 800ce2e:	2300      	movs	r3, #0
 800ce30:	4610      	mov	r0, r2
 800ce32:	4619      	mov	r1, r3
 800ce34:	f7f3 fcc2 	bl	80007bc <__aeabi_ddiv>
 800ce38:	ec41 0b18 	vmov	d8, r0, r1
 800ce3c:	eeb0 0a48 	vmov.f32	s0, s16
 800ce40:	eef0 0a68 	vmov.f32	s1, s17
 800ce44:	ecbd 8b02 	vpop	{d8}
 800ce48:	bd38      	pop	{r3, r4, r5, pc}
 800ce4a:	bf00      	nop
 800ce4c:	20000270 	.word	0x20000270

0800ce50 <__ieee754_acos>:
 800ce50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ce54:	ec55 4b10 	vmov	r4, r5, d0
 800ce58:	49b7      	ldr	r1, [pc, #732]	; (800d138 <__ieee754_acos+0x2e8>)
 800ce5a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800ce5e:	428b      	cmp	r3, r1
 800ce60:	dd1b      	ble.n	800ce9a <__ieee754_acos+0x4a>
 800ce62:	f103 4340 	add.w	r3, r3, #3221225472	; 0xc0000000
 800ce66:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800ce6a:	4323      	orrs	r3, r4
 800ce6c:	d106      	bne.n	800ce7c <__ieee754_acos+0x2c>
 800ce6e:	2d00      	cmp	r5, #0
 800ce70:	f300 8211 	bgt.w	800d296 <__ieee754_acos+0x446>
 800ce74:	ed9f 0b96 	vldr	d0, [pc, #600]	; 800d0d0 <__ieee754_acos+0x280>
 800ce78:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce7c:	ee10 2a10 	vmov	r2, s0
 800ce80:	462b      	mov	r3, r5
 800ce82:	ee10 0a10 	vmov	r0, s0
 800ce86:	4629      	mov	r1, r5
 800ce88:	f7f3 f9b6 	bl	80001f8 <__aeabi_dsub>
 800ce8c:	4602      	mov	r2, r0
 800ce8e:	460b      	mov	r3, r1
 800ce90:	f7f3 fc94 	bl	80007bc <__aeabi_ddiv>
 800ce94:	ec41 0b10 	vmov	d0, r0, r1
 800ce98:	e7ee      	b.n	800ce78 <__ieee754_acos+0x28>
 800ce9a:	49a8      	ldr	r1, [pc, #672]	; (800d13c <__ieee754_acos+0x2ec>)
 800ce9c:	428b      	cmp	r3, r1
 800ce9e:	f300 8087 	bgt.w	800cfb0 <__ieee754_acos+0x160>
 800cea2:	4aa7      	ldr	r2, [pc, #668]	; (800d140 <__ieee754_acos+0x2f0>)
 800cea4:	4293      	cmp	r3, r2
 800cea6:	f340 81f9 	ble.w	800d29c <__ieee754_acos+0x44c>
 800ceaa:	ee10 2a10 	vmov	r2, s0
 800ceae:	ee10 0a10 	vmov	r0, s0
 800ceb2:	462b      	mov	r3, r5
 800ceb4:	4629      	mov	r1, r5
 800ceb6:	f7f3 fb57 	bl	8000568 <__aeabi_dmul>
 800ceba:	a387      	add	r3, pc, #540	; (adr r3, 800d0d8 <__ieee754_acos+0x288>)
 800cebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cec0:	4606      	mov	r6, r0
 800cec2:	460f      	mov	r7, r1
 800cec4:	f7f3 fb50 	bl	8000568 <__aeabi_dmul>
 800cec8:	a385      	add	r3, pc, #532	; (adr r3, 800d0e0 <__ieee754_acos+0x290>)
 800ceca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cece:	f7f3 f995 	bl	80001fc <__adddf3>
 800ced2:	4632      	mov	r2, r6
 800ced4:	463b      	mov	r3, r7
 800ced6:	f7f3 fb47 	bl	8000568 <__aeabi_dmul>
 800ceda:	a383      	add	r3, pc, #524	; (adr r3, 800d0e8 <__ieee754_acos+0x298>)
 800cedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cee0:	f7f3 f98a 	bl	80001f8 <__aeabi_dsub>
 800cee4:	4632      	mov	r2, r6
 800cee6:	463b      	mov	r3, r7
 800cee8:	f7f3 fb3e 	bl	8000568 <__aeabi_dmul>
 800ceec:	a380      	add	r3, pc, #512	; (adr r3, 800d0f0 <__ieee754_acos+0x2a0>)
 800ceee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cef2:	f7f3 f983 	bl	80001fc <__adddf3>
 800cef6:	4632      	mov	r2, r6
 800cef8:	463b      	mov	r3, r7
 800cefa:	f7f3 fb35 	bl	8000568 <__aeabi_dmul>
 800cefe:	a37e      	add	r3, pc, #504	; (adr r3, 800d0f8 <__ieee754_acos+0x2a8>)
 800cf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf04:	f7f3 f978 	bl	80001f8 <__aeabi_dsub>
 800cf08:	4632      	mov	r2, r6
 800cf0a:	463b      	mov	r3, r7
 800cf0c:	f7f3 fb2c 	bl	8000568 <__aeabi_dmul>
 800cf10:	a37b      	add	r3, pc, #492	; (adr r3, 800d100 <__ieee754_acos+0x2b0>)
 800cf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf16:	f7f3 f971 	bl	80001fc <__adddf3>
 800cf1a:	4632      	mov	r2, r6
 800cf1c:	463b      	mov	r3, r7
 800cf1e:	f7f3 fb23 	bl	8000568 <__aeabi_dmul>
 800cf22:	a379      	add	r3, pc, #484	; (adr r3, 800d108 <__ieee754_acos+0x2b8>)
 800cf24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf28:	4680      	mov	r8, r0
 800cf2a:	4689      	mov	r9, r1
 800cf2c:	4630      	mov	r0, r6
 800cf2e:	4639      	mov	r1, r7
 800cf30:	f7f3 fb1a 	bl	8000568 <__aeabi_dmul>
 800cf34:	a376      	add	r3, pc, #472	; (adr r3, 800d110 <__ieee754_acos+0x2c0>)
 800cf36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf3a:	f7f3 f95d 	bl	80001f8 <__aeabi_dsub>
 800cf3e:	4632      	mov	r2, r6
 800cf40:	463b      	mov	r3, r7
 800cf42:	f7f3 fb11 	bl	8000568 <__aeabi_dmul>
 800cf46:	a374      	add	r3, pc, #464	; (adr r3, 800d118 <__ieee754_acos+0x2c8>)
 800cf48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf4c:	f7f3 f956 	bl	80001fc <__adddf3>
 800cf50:	4632      	mov	r2, r6
 800cf52:	463b      	mov	r3, r7
 800cf54:	f7f3 fb08 	bl	8000568 <__aeabi_dmul>
 800cf58:	a371      	add	r3, pc, #452	; (adr r3, 800d120 <__ieee754_acos+0x2d0>)
 800cf5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf5e:	f7f3 f94b 	bl	80001f8 <__aeabi_dsub>
 800cf62:	4632      	mov	r2, r6
 800cf64:	463b      	mov	r3, r7
 800cf66:	f7f3 faff 	bl	8000568 <__aeabi_dmul>
 800cf6a:	4b76      	ldr	r3, [pc, #472]	; (800d144 <__ieee754_acos+0x2f4>)
 800cf6c:	2200      	movs	r2, #0
 800cf6e:	f7f3 f945 	bl	80001fc <__adddf3>
 800cf72:	4602      	mov	r2, r0
 800cf74:	460b      	mov	r3, r1
 800cf76:	4640      	mov	r0, r8
 800cf78:	4649      	mov	r1, r9
 800cf7a:	f7f3 fc1f 	bl	80007bc <__aeabi_ddiv>
 800cf7e:	4622      	mov	r2, r4
 800cf80:	462b      	mov	r3, r5
 800cf82:	f7f3 faf1 	bl	8000568 <__aeabi_dmul>
 800cf86:	4602      	mov	r2, r0
 800cf88:	460b      	mov	r3, r1
 800cf8a:	a167      	add	r1, pc, #412	; (adr r1, 800d128 <__ieee754_acos+0x2d8>)
 800cf8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cf90:	f7f3 f932 	bl	80001f8 <__aeabi_dsub>
 800cf94:	4602      	mov	r2, r0
 800cf96:	460b      	mov	r3, r1
 800cf98:	4620      	mov	r0, r4
 800cf9a:	4629      	mov	r1, r5
 800cf9c:	f7f3 f92c 	bl	80001f8 <__aeabi_dsub>
 800cfa0:	4602      	mov	r2, r0
 800cfa2:	460b      	mov	r3, r1
 800cfa4:	a162      	add	r1, pc, #392	; (adr r1, 800d130 <__ieee754_acos+0x2e0>)
 800cfa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cfaa:	f7f3 f925 	bl	80001f8 <__aeabi_dsub>
 800cfae:	e771      	b.n	800ce94 <__ieee754_acos+0x44>
 800cfb0:	2d00      	cmp	r5, #0
 800cfb2:	f280 80cb 	bge.w	800d14c <__ieee754_acos+0x2fc>
 800cfb6:	ee10 0a10 	vmov	r0, s0
 800cfba:	4b62      	ldr	r3, [pc, #392]	; (800d144 <__ieee754_acos+0x2f4>)
 800cfbc:	2200      	movs	r2, #0
 800cfbe:	4629      	mov	r1, r5
 800cfc0:	f7f3 f91c 	bl	80001fc <__adddf3>
 800cfc4:	4b60      	ldr	r3, [pc, #384]	; (800d148 <__ieee754_acos+0x2f8>)
 800cfc6:	2200      	movs	r2, #0
 800cfc8:	f7f3 face 	bl	8000568 <__aeabi_dmul>
 800cfcc:	a342      	add	r3, pc, #264	; (adr r3, 800d0d8 <__ieee754_acos+0x288>)
 800cfce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfd2:	4604      	mov	r4, r0
 800cfd4:	460d      	mov	r5, r1
 800cfd6:	f7f3 fac7 	bl	8000568 <__aeabi_dmul>
 800cfda:	a341      	add	r3, pc, #260	; (adr r3, 800d0e0 <__ieee754_acos+0x290>)
 800cfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cfe0:	f7f3 f90c 	bl	80001fc <__adddf3>
 800cfe4:	4622      	mov	r2, r4
 800cfe6:	462b      	mov	r3, r5
 800cfe8:	f7f3 fabe 	bl	8000568 <__aeabi_dmul>
 800cfec:	a33e      	add	r3, pc, #248	; (adr r3, 800d0e8 <__ieee754_acos+0x298>)
 800cfee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cff2:	f7f3 f901 	bl	80001f8 <__aeabi_dsub>
 800cff6:	4622      	mov	r2, r4
 800cff8:	462b      	mov	r3, r5
 800cffa:	f7f3 fab5 	bl	8000568 <__aeabi_dmul>
 800cffe:	a33c      	add	r3, pc, #240	; (adr r3, 800d0f0 <__ieee754_acos+0x2a0>)
 800d000:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d004:	f7f3 f8fa 	bl	80001fc <__adddf3>
 800d008:	4622      	mov	r2, r4
 800d00a:	462b      	mov	r3, r5
 800d00c:	f7f3 faac 	bl	8000568 <__aeabi_dmul>
 800d010:	a339      	add	r3, pc, #228	; (adr r3, 800d0f8 <__ieee754_acos+0x2a8>)
 800d012:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d016:	f7f3 f8ef 	bl	80001f8 <__aeabi_dsub>
 800d01a:	4622      	mov	r2, r4
 800d01c:	462b      	mov	r3, r5
 800d01e:	f7f3 faa3 	bl	8000568 <__aeabi_dmul>
 800d022:	a337      	add	r3, pc, #220	; (adr r3, 800d100 <__ieee754_acos+0x2b0>)
 800d024:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d028:	f7f3 f8e8 	bl	80001fc <__adddf3>
 800d02c:	4622      	mov	r2, r4
 800d02e:	462b      	mov	r3, r5
 800d030:	f7f3 fa9a 	bl	8000568 <__aeabi_dmul>
 800d034:	ec45 4b10 	vmov	d0, r4, r5
 800d038:	4680      	mov	r8, r0
 800d03a:	4689      	mov	r9, r1
 800d03c:	f000 fc3e 	bl	800d8bc <__ieee754_sqrt>
 800d040:	a331      	add	r3, pc, #196	; (adr r3, 800d108 <__ieee754_acos+0x2b8>)
 800d042:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d046:	4620      	mov	r0, r4
 800d048:	4629      	mov	r1, r5
 800d04a:	ec57 6b10 	vmov	r6, r7, d0
 800d04e:	f7f3 fa8b 	bl	8000568 <__aeabi_dmul>
 800d052:	a32f      	add	r3, pc, #188	; (adr r3, 800d110 <__ieee754_acos+0x2c0>)
 800d054:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d058:	f7f3 f8ce 	bl	80001f8 <__aeabi_dsub>
 800d05c:	4622      	mov	r2, r4
 800d05e:	462b      	mov	r3, r5
 800d060:	f7f3 fa82 	bl	8000568 <__aeabi_dmul>
 800d064:	a32c      	add	r3, pc, #176	; (adr r3, 800d118 <__ieee754_acos+0x2c8>)
 800d066:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d06a:	f7f3 f8c7 	bl	80001fc <__adddf3>
 800d06e:	4622      	mov	r2, r4
 800d070:	462b      	mov	r3, r5
 800d072:	f7f3 fa79 	bl	8000568 <__aeabi_dmul>
 800d076:	a32a      	add	r3, pc, #168	; (adr r3, 800d120 <__ieee754_acos+0x2d0>)
 800d078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d07c:	f7f3 f8bc 	bl	80001f8 <__aeabi_dsub>
 800d080:	4622      	mov	r2, r4
 800d082:	462b      	mov	r3, r5
 800d084:	f7f3 fa70 	bl	8000568 <__aeabi_dmul>
 800d088:	4b2e      	ldr	r3, [pc, #184]	; (800d144 <__ieee754_acos+0x2f4>)
 800d08a:	2200      	movs	r2, #0
 800d08c:	f7f3 f8b6 	bl	80001fc <__adddf3>
 800d090:	4602      	mov	r2, r0
 800d092:	460b      	mov	r3, r1
 800d094:	4640      	mov	r0, r8
 800d096:	4649      	mov	r1, r9
 800d098:	f7f3 fb90 	bl	80007bc <__aeabi_ddiv>
 800d09c:	4632      	mov	r2, r6
 800d09e:	463b      	mov	r3, r7
 800d0a0:	f7f3 fa62 	bl	8000568 <__aeabi_dmul>
 800d0a4:	a320      	add	r3, pc, #128	; (adr r3, 800d128 <__ieee754_acos+0x2d8>)
 800d0a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d0aa:	f7f3 f8a5 	bl	80001f8 <__aeabi_dsub>
 800d0ae:	4632      	mov	r2, r6
 800d0b0:	463b      	mov	r3, r7
 800d0b2:	f7f3 f8a3 	bl	80001fc <__adddf3>
 800d0b6:	4602      	mov	r2, r0
 800d0b8:	460b      	mov	r3, r1
 800d0ba:	f7f3 f89f 	bl	80001fc <__adddf3>
 800d0be:	4602      	mov	r2, r0
 800d0c0:	460b      	mov	r3, r1
 800d0c2:	a103      	add	r1, pc, #12	; (adr r1, 800d0d0 <__ieee754_acos+0x280>)
 800d0c4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d0c8:	e76f      	b.n	800cfaa <__ieee754_acos+0x15a>
 800d0ca:	bf00      	nop
 800d0cc:	f3af 8000 	nop.w
 800d0d0:	54442d18 	.word	0x54442d18
 800d0d4:	400921fb 	.word	0x400921fb
 800d0d8:	0dfdf709 	.word	0x0dfdf709
 800d0dc:	3f023de1 	.word	0x3f023de1
 800d0e0:	7501b288 	.word	0x7501b288
 800d0e4:	3f49efe0 	.word	0x3f49efe0
 800d0e8:	b5688f3b 	.word	0xb5688f3b
 800d0ec:	3fa48228 	.word	0x3fa48228
 800d0f0:	0e884455 	.word	0x0e884455
 800d0f4:	3fc9c155 	.word	0x3fc9c155
 800d0f8:	03eb6f7d 	.word	0x03eb6f7d
 800d0fc:	3fd4d612 	.word	0x3fd4d612
 800d100:	55555555 	.word	0x55555555
 800d104:	3fc55555 	.word	0x3fc55555
 800d108:	b12e9282 	.word	0xb12e9282
 800d10c:	3fb3b8c5 	.word	0x3fb3b8c5
 800d110:	1b8d0159 	.word	0x1b8d0159
 800d114:	3fe6066c 	.word	0x3fe6066c
 800d118:	9c598ac8 	.word	0x9c598ac8
 800d11c:	40002ae5 	.word	0x40002ae5
 800d120:	1c8a2d4b 	.word	0x1c8a2d4b
 800d124:	40033a27 	.word	0x40033a27
 800d128:	33145c07 	.word	0x33145c07
 800d12c:	3c91a626 	.word	0x3c91a626
 800d130:	54442d18 	.word	0x54442d18
 800d134:	3ff921fb 	.word	0x3ff921fb
 800d138:	3fefffff 	.word	0x3fefffff
 800d13c:	3fdfffff 	.word	0x3fdfffff
 800d140:	3c600000 	.word	0x3c600000
 800d144:	3ff00000 	.word	0x3ff00000
 800d148:	3fe00000 	.word	0x3fe00000
 800d14c:	ee10 2a10 	vmov	r2, s0
 800d150:	462b      	mov	r3, r5
 800d152:	496d      	ldr	r1, [pc, #436]	; (800d308 <__ieee754_acos+0x4b8>)
 800d154:	2000      	movs	r0, #0
 800d156:	f7f3 f84f 	bl	80001f8 <__aeabi_dsub>
 800d15a:	4b6c      	ldr	r3, [pc, #432]	; (800d30c <__ieee754_acos+0x4bc>)
 800d15c:	2200      	movs	r2, #0
 800d15e:	f7f3 fa03 	bl	8000568 <__aeabi_dmul>
 800d162:	4604      	mov	r4, r0
 800d164:	460d      	mov	r5, r1
 800d166:	ec45 4b10 	vmov	d0, r4, r5
 800d16a:	f000 fba7 	bl	800d8bc <__ieee754_sqrt>
 800d16e:	a34e      	add	r3, pc, #312	; (adr r3, 800d2a8 <__ieee754_acos+0x458>)
 800d170:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d174:	4620      	mov	r0, r4
 800d176:	4629      	mov	r1, r5
 800d178:	ec59 8b10 	vmov	r8, r9, d0
 800d17c:	f7f3 f9f4 	bl	8000568 <__aeabi_dmul>
 800d180:	a34b      	add	r3, pc, #300	; (adr r3, 800d2b0 <__ieee754_acos+0x460>)
 800d182:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d186:	f7f3 f839 	bl	80001fc <__adddf3>
 800d18a:	4622      	mov	r2, r4
 800d18c:	462b      	mov	r3, r5
 800d18e:	f7f3 f9eb 	bl	8000568 <__aeabi_dmul>
 800d192:	a349      	add	r3, pc, #292	; (adr r3, 800d2b8 <__ieee754_acos+0x468>)
 800d194:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d198:	f7f3 f82e 	bl	80001f8 <__aeabi_dsub>
 800d19c:	4622      	mov	r2, r4
 800d19e:	462b      	mov	r3, r5
 800d1a0:	f7f3 f9e2 	bl	8000568 <__aeabi_dmul>
 800d1a4:	a346      	add	r3, pc, #280	; (adr r3, 800d2c0 <__ieee754_acos+0x470>)
 800d1a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1aa:	f7f3 f827 	bl	80001fc <__adddf3>
 800d1ae:	4622      	mov	r2, r4
 800d1b0:	462b      	mov	r3, r5
 800d1b2:	f7f3 f9d9 	bl	8000568 <__aeabi_dmul>
 800d1b6:	a344      	add	r3, pc, #272	; (adr r3, 800d2c8 <__ieee754_acos+0x478>)
 800d1b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1bc:	f7f3 f81c 	bl	80001f8 <__aeabi_dsub>
 800d1c0:	4622      	mov	r2, r4
 800d1c2:	462b      	mov	r3, r5
 800d1c4:	f7f3 f9d0 	bl	8000568 <__aeabi_dmul>
 800d1c8:	a341      	add	r3, pc, #260	; (adr r3, 800d2d0 <__ieee754_acos+0x480>)
 800d1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1ce:	f7f3 f815 	bl	80001fc <__adddf3>
 800d1d2:	4622      	mov	r2, r4
 800d1d4:	462b      	mov	r3, r5
 800d1d6:	f7f3 f9c7 	bl	8000568 <__aeabi_dmul>
 800d1da:	a33f      	add	r3, pc, #252	; (adr r3, 800d2d8 <__ieee754_acos+0x488>)
 800d1dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1e0:	4682      	mov	sl, r0
 800d1e2:	468b      	mov	fp, r1
 800d1e4:	4620      	mov	r0, r4
 800d1e6:	4629      	mov	r1, r5
 800d1e8:	f7f3 f9be 	bl	8000568 <__aeabi_dmul>
 800d1ec:	a33c      	add	r3, pc, #240	; (adr r3, 800d2e0 <__ieee754_acos+0x490>)
 800d1ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d1f2:	f7f3 f801 	bl	80001f8 <__aeabi_dsub>
 800d1f6:	4622      	mov	r2, r4
 800d1f8:	462b      	mov	r3, r5
 800d1fa:	f7f3 f9b5 	bl	8000568 <__aeabi_dmul>
 800d1fe:	a33a      	add	r3, pc, #232	; (adr r3, 800d2e8 <__ieee754_acos+0x498>)
 800d200:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d204:	f7f2 fffa 	bl	80001fc <__adddf3>
 800d208:	4622      	mov	r2, r4
 800d20a:	462b      	mov	r3, r5
 800d20c:	f7f3 f9ac 	bl	8000568 <__aeabi_dmul>
 800d210:	a337      	add	r3, pc, #220	; (adr r3, 800d2f0 <__ieee754_acos+0x4a0>)
 800d212:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d216:	f7f2 ffef 	bl	80001f8 <__aeabi_dsub>
 800d21a:	4622      	mov	r2, r4
 800d21c:	462b      	mov	r3, r5
 800d21e:	f7f3 f9a3 	bl	8000568 <__aeabi_dmul>
 800d222:	4b39      	ldr	r3, [pc, #228]	; (800d308 <__ieee754_acos+0x4b8>)
 800d224:	2200      	movs	r2, #0
 800d226:	f7f2 ffe9 	bl	80001fc <__adddf3>
 800d22a:	4602      	mov	r2, r0
 800d22c:	460b      	mov	r3, r1
 800d22e:	4650      	mov	r0, sl
 800d230:	4659      	mov	r1, fp
 800d232:	f7f3 fac3 	bl	80007bc <__aeabi_ddiv>
 800d236:	4642      	mov	r2, r8
 800d238:	464b      	mov	r3, r9
 800d23a:	f7f3 f995 	bl	8000568 <__aeabi_dmul>
 800d23e:	2600      	movs	r6, #0
 800d240:	4682      	mov	sl, r0
 800d242:	468b      	mov	fp, r1
 800d244:	4632      	mov	r2, r6
 800d246:	464b      	mov	r3, r9
 800d248:	4630      	mov	r0, r6
 800d24a:	4649      	mov	r1, r9
 800d24c:	f7f3 f98c 	bl	8000568 <__aeabi_dmul>
 800d250:	4602      	mov	r2, r0
 800d252:	460b      	mov	r3, r1
 800d254:	4620      	mov	r0, r4
 800d256:	4629      	mov	r1, r5
 800d258:	f7f2 ffce 	bl	80001f8 <__aeabi_dsub>
 800d25c:	4632      	mov	r2, r6
 800d25e:	4604      	mov	r4, r0
 800d260:	460d      	mov	r5, r1
 800d262:	464b      	mov	r3, r9
 800d264:	4640      	mov	r0, r8
 800d266:	4649      	mov	r1, r9
 800d268:	f7f2 ffc8 	bl	80001fc <__adddf3>
 800d26c:	4602      	mov	r2, r0
 800d26e:	460b      	mov	r3, r1
 800d270:	4620      	mov	r0, r4
 800d272:	4629      	mov	r1, r5
 800d274:	f7f3 faa2 	bl	80007bc <__aeabi_ddiv>
 800d278:	4602      	mov	r2, r0
 800d27a:	460b      	mov	r3, r1
 800d27c:	4650      	mov	r0, sl
 800d27e:	4659      	mov	r1, fp
 800d280:	f7f2 ffbc 	bl	80001fc <__adddf3>
 800d284:	4632      	mov	r2, r6
 800d286:	464b      	mov	r3, r9
 800d288:	f7f2 ffb8 	bl	80001fc <__adddf3>
 800d28c:	4602      	mov	r2, r0
 800d28e:	460b      	mov	r3, r1
 800d290:	f7f2 ffb4 	bl	80001fc <__adddf3>
 800d294:	e5fe      	b.n	800ce94 <__ieee754_acos+0x44>
 800d296:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800d2f8 <__ieee754_acos+0x4a8>
 800d29a:	e5ed      	b.n	800ce78 <__ieee754_acos+0x28>
 800d29c:	ed9f 0b18 	vldr	d0, [pc, #96]	; 800d300 <__ieee754_acos+0x4b0>
 800d2a0:	e5ea      	b.n	800ce78 <__ieee754_acos+0x28>
 800d2a2:	bf00      	nop
 800d2a4:	f3af 8000 	nop.w
 800d2a8:	0dfdf709 	.word	0x0dfdf709
 800d2ac:	3f023de1 	.word	0x3f023de1
 800d2b0:	7501b288 	.word	0x7501b288
 800d2b4:	3f49efe0 	.word	0x3f49efe0
 800d2b8:	b5688f3b 	.word	0xb5688f3b
 800d2bc:	3fa48228 	.word	0x3fa48228
 800d2c0:	0e884455 	.word	0x0e884455
 800d2c4:	3fc9c155 	.word	0x3fc9c155
 800d2c8:	03eb6f7d 	.word	0x03eb6f7d
 800d2cc:	3fd4d612 	.word	0x3fd4d612
 800d2d0:	55555555 	.word	0x55555555
 800d2d4:	3fc55555 	.word	0x3fc55555
 800d2d8:	b12e9282 	.word	0xb12e9282
 800d2dc:	3fb3b8c5 	.word	0x3fb3b8c5
 800d2e0:	1b8d0159 	.word	0x1b8d0159
 800d2e4:	3fe6066c 	.word	0x3fe6066c
 800d2e8:	9c598ac8 	.word	0x9c598ac8
 800d2ec:	40002ae5 	.word	0x40002ae5
 800d2f0:	1c8a2d4b 	.word	0x1c8a2d4b
 800d2f4:	40033a27 	.word	0x40033a27
	...
 800d300:	54442d18 	.word	0x54442d18
 800d304:	3ff921fb 	.word	0x3ff921fb
 800d308:	3ff00000 	.word	0x3ff00000
 800d30c:	3fe00000 	.word	0x3fe00000

0800d310 <__ieee754_atan2>:
 800d310:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d314:	ec57 6b11 	vmov	r6, r7, d1
 800d318:	4273      	negs	r3, r6
 800d31a:	f8df e184 	ldr.w	lr, [pc, #388]	; 800d4a0 <__ieee754_atan2+0x190>
 800d31e:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800d322:	4333      	orrs	r3, r6
 800d324:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800d328:	4573      	cmp	r3, lr
 800d32a:	ec51 0b10 	vmov	r0, r1, d0
 800d32e:	ee11 8a10 	vmov	r8, s2
 800d332:	d80a      	bhi.n	800d34a <__ieee754_atan2+0x3a>
 800d334:	4244      	negs	r4, r0
 800d336:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800d33a:	4304      	orrs	r4, r0
 800d33c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800d340:	4574      	cmp	r4, lr
 800d342:	ee10 9a10 	vmov	r9, s0
 800d346:	468c      	mov	ip, r1
 800d348:	d907      	bls.n	800d35a <__ieee754_atan2+0x4a>
 800d34a:	4632      	mov	r2, r6
 800d34c:	463b      	mov	r3, r7
 800d34e:	f7f2 ff55 	bl	80001fc <__adddf3>
 800d352:	ec41 0b10 	vmov	d0, r0, r1
 800d356:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d35a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800d35e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800d362:	4334      	orrs	r4, r6
 800d364:	d103      	bne.n	800d36e <__ieee754_atan2+0x5e>
 800d366:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d36a:	f7ff bab1 	b.w	800c8d0 <atan>
 800d36e:	17bc      	asrs	r4, r7, #30
 800d370:	f004 0402 	and.w	r4, r4, #2
 800d374:	ea53 0909 	orrs.w	r9, r3, r9
 800d378:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800d37c:	d107      	bne.n	800d38e <__ieee754_atan2+0x7e>
 800d37e:	2c02      	cmp	r4, #2
 800d380:	d060      	beq.n	800d444 <__ieee754_atan2+0x134>
 800d382:	2c03      	cmp	r4, #3
 800d384:	d1e5      	bne.n	800d352 <__ieee754_atan2+0x42>
 800d386:	a142      	add	r1, pc, #264	; (adr r1, 800d490 <__ieee754_atan2+0x180>)
 800d388:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d38c:	e7e1      	b.n	800d352 <__ieee754_atan2+0x42>
 800d38e:	ea52 0808 	orrs.w	r8, r2, r8
 800d392:	d106      	bne.n	800d3a2 <__ieee754_atan2+0x92>
 800d394:	f1bc 0f00 	cmp.w	ip, #0
 800d398:	da5f      	bge.n	800d45a <__ieee754_atan2+0x14a>
 800d39a:	a13f      	add	r1, pc, #252	; (adr r1, 800d498 <__ieee754_atan2+0x188>)
 800d39c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d3a0:	e7d7      	b.n	800d352 <__ieee754_atan2+0x42>
 800d3a2:	4572      	cmp	r2, lr
 800d3a4:	d10f      	bne.n	800d3c6 <__ieee754_atan2+0xb6>
 800d3a6:	4293      	cmp	r3, r2
 800d3a8:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800d3ac:	d107      	bne.n	800d3be <__ieee754_atan2+0xae>
 800d3ae:	2c02      	cmp	r4, #2
 800d3b0:	d84c      	bhi.n	800d44c <__ieee754_atan2+0x13c>
 800d3b2:	4b35      	ldr	r3, [pc, #212]	; (800d488 <__ieee754_atan2+0x178>)
 800d3b4:	eb03 04c4 	add.w	r4, r3, r4, lsl #3
 800d3b8:	e9d4 0100 	ldrd	r0, r1, [r4]
 800d3bc:	e7c9      	b.n	800d352 <__ieee754_atan2+0x42>
 800d3be:	2c02      	cmp	r4, #2
 800d3c0:	d848      	bhi.n	800d454 <__ieee754_atan2+0x144>
 800d3c2:	4b32      	ldr	r3, [pc, #200]	; (800d48c <__ieee754_atan2+0x17c>)
 800d3c4:	e7f6      	b.n	800d3b4 <__ieee754_atan2+0xa4>
 800d3c6:	4573      	cmp	r3, lr
 800d3c8:	d0e4      	beq.n	800d394 <__ieee754_atan2+0x84>
 800d3ca:	1a9b      	subs	r3, r3, r2
 800d3cc:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800d3d0:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d3d4:	da1e      	bge.n	800d414 <__ieee754_atan2+0x104>
 800d3d6:	2f00      	cmp	r7, #0
 800d3d8:	da01      	bge.n	800d3de <__ieee754_atan2+0xce>
 800d3da:	323c      	adds	r2, #60	; 0x3c
 800d3dc:	db1e      	blt.n	800d41c <__ieee754_atan2+0x10c>
 800d3de:	4632      	mov	r2, r6
 800d3e0:	463b      	mov	r3, r7
 800d3e2:	f7f3 f9eb 	bl	80007bc <__aeabi_ddiv>
 800d3e6:	ec41 0b10 	vmov	d0, r0, r1
 800d3ea:	f7ff fc61 	bl	800ccb0 <fabs>
 800d3ee:	f7ff fa6f 	bl	800c8d0 <atan>
 800d3f2:	ec51 0b10 	vmov	r0, r1, d0
 800d3f6:	2c01      	cmp	r4, #1
 800d3f8:	d013      	beq.n	800d422 <__ieee754_atan2+0x112>
 800d3fa:	2c02      	cmp	r4, #2
 800d3fc:	d015      	beq.n	800d42a <__ieee754_atan2+0x11a>
 800d3fe:	2c00      	cmp	r4, #0
 800d400:	d0a7      	beq.n	800d352 <__ieee754_atan2+0x42>
 800d402:	a319      	add	r3, pc, #100	; (adr r3, 800d468 <__ieee754_atan2+0x158>)
 800d404:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d408:	f7f2 fef6 	bl	80001f8 <__aeabi_dsub>
 800d40c:	a318      	add	r3, pc, #96	; (adr r3, 800d470 <__ieee754_atan2+0x160>)
 800d40e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d412:	e014      	b.n	800d43e <__ieee754_atan2+0x12e>
 800d414:	a118      	add	r1, pc, #96	; (adr r1, 800d478 <__ieee754_atan2+0x168>)
 800d416:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d41a:	e7ec      	b.n	800d3f6 <__ieee754_atan2+0xe6>
 800d41c:	2000      	movs	r0, #0
 800d41e:	2100      	movs	r1, #0
 800d420:	e7e9      	b.n	800d3f6 <__ieee754_atan2+0xe6>
 800d422:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d426:	4619      	mov	r1, r3
 800d428:	e793      	b.n	800d352 <__ieee754_atan2+0x42>
 800d42a:	a30f      	add	r3, pc, #60	; (adr r3, 800d468 <__ieee754_atan2+0x158>)
 800d42c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d430:	f7f2 fee2 	bl	80001f8 <__aeabi_dsub>
 800d434:	4602      	mov	r2, r0
 800d436:	460b      	mov	r3, r1
 800d438:	a10d      	add	r1, pc, #52	; (adr r1, 800d470 <__ieee754_atan2+0x160>)
 800d43a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d43e:	f7f2 fedb 	bl	80001f8 <__aeabi_dsub>
 800d442:	e786      	b.n	800d352 <__ieee754_atan2+0x42>
 800d444:	a10a      	add	r1, pc, #40	; (adr r1, 800d470 <__ieee754_atan2+0x160>)
 800d446:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d44a:	e782      	b.n	800d352 <__ieee754_atan2+0x42>
 800d44c:	a10c      	add	r1, pc, #48	; (adr r1, 800d480 <__ieee754_atan2+0x170>)
 800d44e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d452:	e77e      	b.n	800d352 <__ieee754_atan2+0x42>
 800d454:	2000      	movs	r0, #0
 800d456:	2100      	movs	r1, #0
 800d458:	e77b      	b.n	800d352 <__ieee754_atan2+0x42>
 800d45a:	a107      	add	r1, pc, #28	; (adr r1, 800d478 <__ieee754_atan2+0x168>)
 800d45c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d460:	e777      	b.n	800d352 <__ieee754_atan2+0x42>
 800d462:	bf00      	nop
 800d464:	f3af 8000 	nop.w
 800d468:	33145c07 	.word	0x33145c07
 800d46c:	3ca1a626 	.word	0x3ca1a626
 800d470:	54442d18 	.word	0x54442d18
 800d474:	400921fb 	.word	0x400921fb
 800d478:	54442d18 	.word	0x54442d18
 800d47c:	3ff921fb 	.word	0x3ff921fb
 800d480:	54442d18 	.word	0x54442d18
 800d484:	3fe921fb 	.word	0x3fe921fb
 800d488:	0800e908 	.word	0x0800e908
 800d48c:	0800e920 	.word	0x0800e920
 800d490:	54442d18 	.word	0x54442d18
 800d494:	c00921fb 	.word	0xc00921fb
 800d498:	54442d18 	.word	0x54442d18
 800d49c:	bff921fb 	.word	0xbff921fb
 800d4a0:	7ff00000 	.word	0x7ff00000
 800d4a4:	00000000 	.word	0x00000000

0800d4a8 <__ieee754_rem_pio2>:
 800d4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4ac:	ed2d 8b02 	vpush	{d8}
 800d4b0:	ec55 4b10 	vmov	r4, r5, d0
 800d4b4:	4bca      	ldr	r3, [pc, #808]	; (800d7e0 <__ieee754_rem_pio2+0x338>)
 800d4b6:	b08b      	sub	sp, #44	; 0x2c
 800d4b8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800d4bc:	4598      	cmp	r8, r3
 800d4be:	4682      	mov	sl, r0
 800d4c0:	9502      	str	r5, [sp, #8]
 800d4c2:	dc08      	bgt.n	800d4d6 <__ieee754_rem_pio2+0x2e>
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	2300      	movs	r3, #0
 800d4c8:	ed80 0b00 	vstr	d0, [r0]
 800d4cc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800d4d0:	f04f 0b00 	mov.w	fp, #0
 800d4d4:	e028      	b.n	800d528 <__ieee754_rem_pio2+0x80>
 800d4d6:	4bc3      	ldr	r3, [pc, #780]	; (800d7e4 <__ieee754_rem_pio2+0x33c>)
 800d4d8:	4598      	cmp	r8, r3
 800d4da:	dc78      	bgt.n	800d5ce <__ieee754_rem_pio2+0x126>
 800d4dc:	9b02      	ldr	r3, [sp, #8]
 800d4de:	4ec2      	ldr	r6, [pc, #776]	; (800d7e8 <__ieee754_rem_pio2+0x340>)
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	ee10 0a10 	vmov	r0, s0
 800d4e6:	a3b0      	add	r3, pc, #704	; (adr r3, 800d7a8 <__ieee754_rem_pio2+0x300>)
 800d4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d4ec:	4629      	mov	r1, r5
 800d4ee:	dd39      	ble.n	800d564 <__ieee754_rem_pio2+0xbc>
 800d4f0:	f7f2 fe82 	bl	80001f8 <__aeabi_dsub>
 800d4f4:	45b0      	cmp	r8, r6
 800d4f6:	4604      	mov	r4, r0
 800d4f8:	460d      	mov	r5, r1
 800d4fa:	d01b      	beq.n	800d534 <__ieee754_rem_pio2+0x8c>
 800d4fc:	a3ac      	add	r3, pc, #688	; (adr r3, 800d7b0 <__ieee754_rem_pio2+0x308>)
 800d4fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d502:	f7f2 fe79 	bl	80001f8 <__aeabi_dsub>
 800d506:	4602      	mov	r2, r0
 800d508:	460b      	mov	r3, r1
 800d50a:	e9ca 2300 	strd	r2, r3, [sl]
 800d50e:	4620      	mov	r0, r4
 800d510:	4629      	mov	r1, r5
 800d512:	f7f2 fe71 	bl	80001f8 <__aeabi_dsub>
 800d516:	a3a6      	add	r3, pc, #664	; (adr r3, 800d7b0 <__ieee754_rem_pio2+0x308>)
 800d518:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d51c:	f7f2 fe6c 	bl	80001f8 <__aeabi_dsub>
 800d520:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d524:	f04f 0b01 	mov.w	fp, #1
 800d528:	4658      	mov	r0, fp
 800d52a:	b00b      	add	sp, #44	; 0x2c
 800d52c:	ecbd 8b02 	vpop	{d8}
 800d530:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d534:	a3a0      	add	r3, pc, #640	; (adr r3, 800d7b8 <__ieee754_rem_pio2+0x310>)
 800d536:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d53a:	f7f2 fe5d 	bl	80001f8 <__aeabi_dsub>
 800d53e:	a3a0      	add	r3, pc, #640	; (adr r3, 800d7c0 <__ieee754_rem_pio2+0x318>)
 800d540:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d544:	4604      	mov	r4, r0
 800d546:	460d      	mov	r5, r1
 800d548:	f7f2 fe56 	bl	80001f8 <__aeabi_dsub>
 800d54c:	4602      	mov	r2, r0
 800d54e:	460b      	mov	r3, r1
 800d550:	e9ca 2300 	strd	r2, r3, [sl]
 800d554:	4620      	mov	r0, r4
 800d556:	4629      	mov	r1, r5
 800d558:	f7f2 fe4e 	bl	80001f8 <__aeabi_dsub>
 800d55c:	a398      	add	r3, pc, #608	; (adr r3, 800d7c0 <__ieee754_rem_pio2+0x318>)
 800d55e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d562:	e7db      	b.n	800d51c <__ieee754_rem_pio2+0x74>
 800d564:	f7f2 fe4a 	bl	80001fc <__adddf3>
 800d568:	45b0      	cmp	r8, r6
 800d56a:	4604      	mov	r4, r0
 800d56c:	460d      	mov	r5, r1
 800d56e:	d016      	beq.n	800d59e <__ieee754_rem_pio2+0xf6>
 800d570:	a38f      	add	r3, pc, #572	; (adr r3, 800d7b0 <__ieee754_rem_pio2+0x308>)
 800d572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d576:	f7f2 fe41 	bl	80001fc <__adddf3>
 800d57a:	4602      	mov	r2, r0
 800d57c:	460b      	mov	r3, r1
 800d57e:	e9ca 2300 	strd	r2, r3, [sl]
 800d582:	4620      	mov	r0, r4
 800d584:	4629      	mov	r1, r5
 800d586:	f7f2 fe37 	bl	80001f8 <__aeabi_dsub>
 800d58a:	a389      	add	r3, pc, #548	; (adr r3, 800d7b0 <__ieee754_rem_pio2+0x308>)
 800d58c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d590:	f7f2 fe34 	bl	80001fc <__adddf3>
 800d594:	f04f 3bff 	mov.w	fp, #4294967295	; 0xffffffff
 800d598:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d59c:	e7c4      	b.n	800d528 <__ieee754_rem_pio2+0x80>
 800d59e:	a386      	add	r3, pc, #536	; (adr r3, 800d7b8 <__ieee754_rem_pio2+0x310>)
 800d5a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5a4:	f7f2 fe2a 	bl	80001fc <__adddf3>
 800d5a8:	a385      	add	r3, pc, #532	; (adr r3, 800d7c0 <__ieee754_rem_pio2+0x318>)
 800d5aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5ae:	4604      	mov	r4, r0
 800d5b0:	460d      	mov	r5, r1
 800d5b2:	f7f2 fe23 	bl	80001fc <__adddf3>
 800d5b6:	4602      	mov	r2, r0
 800d5b8:	460b      	mov	r3, r1
 800d5ba:	e9ca 2300 	strd	r2, r3, [sl]
 800d5be:	4620      	mov	r0, r4
 800d5c0:	4629      	mov	r1, r5
 800d5c2:	f7f2 fe19 	bl	80001f8 <__aeabi_dsub>
 800d5c6:	a37e      	add	r3, pc, #504	; (adr r3, 800d7c0 <__ieee754_rem_pio2+0x318>)
 800d5c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5cc:	e7e0      	b.n	800d590 <__ieee754_rem_pio2+0xe8>
 800d5ce:	4b87      	ldr	r3, [pc, #540]	; (800d7ec <__ieee754_rem_pio2+0x344>)
 800d5d0:	4598      	cmp	r8, r3
 800d5d2:	f300 80d9 	bgt.w	800d788 <__ieee754_rem_pio2+0x2e0>
 800d5d6:	f7ff fb6b 	bl	800ccb0 <fabs>
 800d5da:	ec55 4b10 	vmov	r4, r5, d0
 800d5de:	ee10 0a10 	vmov	r0, s0
 800d5e2:	a379      	add	r3, pc, #484	; (adr r3, 800d7c8 <__ieee754_rem_pio2+0x320>)
 800d5e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d5e8:	4629      	mov	r1, r5
 800d5ea:	f7f2 ffbd 	bl	8000568 <__aeabi_dmul>
 800d5ee:	4b80      	ldr	r3, [pc, #512]	; (800d7f0 <__ieee754_rem_pio2+0x348>)
 800d5f0:	2200      	movs	r2, #0
 800d5f2:	f7f2 fe03 	bl	80001fc <__adddf3>
 800d5f6:	f7f3 fa67 	bl	8000ac8 <__aeabi_d2iz>
 800d5fa:	4683      	mov	fp, r0
 800d5fc:	f7f2 ff4a 	bl	8000494 <__aeabi_i2d>
 800d600:	4602      	mov	r2, r0
 800d602:	460b      	mov	r3, r1
 800d604:	ec43 2b18 	vmov	d8, r2, r3
 800d608:	a367      	add	r3, pc, #412	; (adr r3, 800d7a8 <__ieee754_rem_pio2+0x300>)
 800d60a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d60e:	f7f2 ffab 	bl	8000568 <__aeabi_dmul>
 800d612:	4602      	mov	r2, r0
 800d614:	460b      	mov	r3, r1
 800d616:	4620      	mov	r0, r4
 800d618:	4629      	mov	r1, r5
 800d61a:	f7f2 fded 	bl	80001f8 <__aeabi_dsub>
 800d61e:	a364      	add	r3, pc, #400	; (adr r3, 800d7b0 <__ieee754_rem_pio2+0x308>)
 800d620:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d624:	4606      	mov	r6, r0
 800d626:	460f      	mov	r7, r1
 800d628:	ec51 0b18 	vmov	r0, r1, d8
 800d62c:	f7f2 ff9c 	bl	8000568 <__aeabi_dmul>
 800d630:	f1bb 0f1f 	cmp.w	fp, #31
 800d634:	4604      	mov	r4, r0
 800d636:	460d      	mov	r5, r1
 800d638:	dc0d      	bgt.n	800d656 <__ieee754_rem_pio2+0x1ae>
 800d63a:	4b6e      	ldr	r3, [pc, #440]	; (800d7f4 <__ieee754_rem_pio2+0x34c>)
 800d63c:	f10b 32ff 	add.w	r2, fp, #4294967295	; 0xffffffff
 800d640:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d644:	4543      	cmp	r3, r8
 800d646:	d006      	beq.n	800d656 <__ieee754_rem_pio2+0x1ae>
 800d648:	4622      	mov	r2, r4
 800d64a:	462b      	mov	r3, r5
 800d64c:	4630      	mov	r0, r6
 800d64e:	4639      	mov	r1, r7
 800d650:	f7f2 fdd2 	bl	80001f8 <__aeabi_dsub>
 800d654:	e00f      	b.n	800d676 <__ieee754_rem_pio2+0x1ce>
 800d656:	462b      	mov	r3, r5
 800d658:	4622      	mov	r2, r4
 800d65a:	4630      	mov	r0, r6
 800d65c:	4639      	mov	r1, r7
 800d65e:	f7f2 fdcb 	bl	80001f8 <__aeabi_dsub>
 800d662:	ea4f 5328 	mov.w	r3, r8, asr #20
 800d666:	9303      	str	r3, [sp, #12]
 800d668:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d66c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 800d670:	f1b8 0f10 	cmp.w	r8, #16
 800d674:	dc02      	bgt.n	800d67c <__ieee754_rem_pio2+0x1d4>
 800d676:	e9ca 0100 	strd	r0, r1, [sl]
 800d67a:	e039      	b.n	800d6f0 <__ieee754_rem_pio2+0x248>
 800d67c:	a34e      	add	r3, pc, #312	; (adr r3, 800d7b8 <__ieee754_rem_pio2+0x310>)
 800d67e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d682:	ec51 0b18 	vmov	r0, r1, d8
 800d686:	f7f2 ff6f 	bl	8000568 <__aeabi_dmul>
 800d68a:	4604      	mov	r4, r0
 800d68c:	460d      	mov	r5, r1
 800d68e:	4602      	mov	r2, r0
 800d690:	460b      	mov	r3, r1
 800d692:	4630      	mov	r0, r6
 800d694:	4639      	mov	r1, r7
 800d696:	f7f2 fdaf 	bl	80001f8 <__aeabi_dsub>
 800d69a:	4602      	mov	r2, r0
 800d69c:	460b      	mov	r3, r1
 800d69e:	4680      	mov	r8, r0
 800d6a0:	4689      	mov	r9, r1
 800d6a2:	4630      	mov	r0, r6
 800d6a4:	4639      	mov	r1, r7
 800d6a6:	f7f2 fda7 	bl	80001f8 <__aeabi_dsub>
 800d6aa:	4622      	mov	r2, r4
 800d6ac:	462b      	mov	r3, r5
 800d6ae:	f7f2 fda3 	bl	80001f8 <__aeabi_dsub>
 800d6b2:	a343      	add	r3, pc, #268	; (adr r3, 800d7c0 <__ieee754_rem_pio2+0x318>)
 800d6b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6b8:	4604      	mov	r4, r0
 800d6ba:	460d      	mov	r5, r1
 800d6bc:	ec51 0b18 	vmov	r0, r1, d8
 800d6c0:	f7f2 ff52 	bl	8000568 <__aeabi_dmul>
 800d6c4:	4622      	mov	r2, r4
 800d6c6:	462b      	mov	r3, r5
 800d6c8:	f7f2 fd96 	bl	80001f8 <__aeabi_dsub>
 800d6cc:	4602      	mov	r2, r0
 800d6ce:	460b      	mov	r3, r1
 800d6d0:	4604      	mov	r4, r0
 800d6d2:	460d      	mov	r5, r1
 800d6d4:	4640      	mov	r0, r8
 800d6d6:	4649      	mov	r1, r9
 800d6d8:	f7f2 fd8e 	bl	80001f8 <__aeabi_dsub>
 800d6dc:	9a03      	ldr	r2, [sp, #12]
 800d6de:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800d6e2:	1ad3      	subs	r3, r2, r3
 800d6e4:	2b31      	cmp	r3, #49	; 0x31
 800d6e6:	dc24      	bgt.n	800d732 <__ieee754_rem_pio2+0x28a>
 800d6e8:	e9ca 0100 	strd	r0, r1, [sl]
 800d6ec:	4646      	mov	r6, r8
 800d6ee:	464f      	mov	r7, r9
 800d6f0:	e9da 8900 	ldrd	r8, r9, [sl]
 800d6f4:	4630      	mov	r0, r6
 800d6f6:	4642      	mov	r2, r8
 800d6f8:	464b      	mov	r3, r9
 800d6fa:	4639      	mov	r1, r7
 800d6fc:	f7f2 fd7c 	bl	80001f8 <__aeabi_dsub>
 800d700:	462b      	mov	r3, r5
 800d702:	4622      	mov	r2, r4
 800d704:	f7f2 fd78 	bl	80001f8 <__aeabi_dsub>
 800d708:	9b02      	ldr	r3, [sp, #8]
 800d70a:	2b00      	cmp	r3, #0
 800d70c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d710:	f6bf af0a 	bge.w	800d528 <__ieee754_rem_pio2+0x80>
 800d714:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d718:	f8ca 3004 	str.w	r3, [sl, #4]
 800d71c:	f8ca 8000 	str.w	r8, [sl]
 800d720:	f8ca 0008 	str.w	r0, [sl, #8]
 800d724:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d728:	f8ca 300c 	str.w	r3, [sl, #12]
 800d72c:	f1cb 0b00 	rsb	fp, fp, #0
 800d730:	e6fa      	b.n	800d528 <__ieee754_rem_pio2+0x80>
 800d732:	a327      	add	r3, pc, #156	; (adr r3, 800d7d0 <__ieee754_rem_pio2+0x328>)
 800d734:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d738:	ec51 0b18 	vmov	r0, r1, d8
 800d73c:	f7f2 ff14 	bl	8000568 <__aeabi_dmul>
 800d740:	4604      	mov	r4, r0
 800d742:	460d      	mov	r5, r1
 800d744:	4602      	mov	r2, r0
 800d746:	460b      	mov	r3, r1
 800d748:	4640      	mov	r0, r8
 800d74a:	4649      	mov	r1, r9
 800d74c:	f7f2 fd54 	bl	80001f8 <__aeabi_dsub>
 800d750:	4602      	mov	r2, r0
 800d752:	460b      	mov	r3, r1
 800d754:	4606      	mov	r6, r0
 800d756:	460f      	mov	r7, r1
 800d758:	4640      	mov	r0, r8
 800d75a:	4649      	mov	r1, r9
 800d75c:	f7f2 fd4c 	bl	80001f8 <__aeabi_dsub>
 800d760:	4622      	mov	r2, r4
 800d762:	462b      	mov	r3, r5
 800d764:	f7f2 fd48 	bl	80001f8 <__aeabi_dsub>
 800d768:	a31b      	add	r3, pc, #108	; (adr r3, 800d7d8 <__ieee754_rem_pio2+0x330>)
 800d76a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d76e:	4604      	mov	r4, r0
 800d770:	460d      	mov	r5, r1
 800d772:	ec51 0b18 	vmov	r0, r1, d8
 800d776:	f7f2 fef7 	bl	8000568 <__aeabi_dmul>
 800d77a:	4622      	mov	r2, r4
 800d77c:	462b      	mov	r3, r5
 800d77e:	f7f2 fd3b 	bl	80001f8 <__aeabi_dsub>
 800d782:	4604      	mov	r4, r0
 800d784:	460d      	mov	r5, r1
 800d786:	e75f      	b.n	800d648 <__ieee754_rem_pio2+0x1a0>
 800d788:	4b1b      	ldr	r3, [pc, #108]	; (800d7f8 <__ieee754_rem_pio2+0x350>)
 800d78a:	4598      	cmp	r8, r3
 800d78c:	dd36      	ble.n	800d7fc <__ieee754_rem_pio2+0x354>
 800d78e:	ee10 2a10 	vmov	r2, s0
 800d792:	462b      	mov	r3, r5
 800d794:	4620      	mov	r0, r4
 800d796:	4629      	mov	r1, r5
 800d798:	f7f2 fd2e 	bl	80001f8 <__aeabi_dsub>
 800d79c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800d7a0:	e9ca 0100 	strd	r0, r1, [sl]
 800d7a4:	e694      	b.n	800d4d0 <__ieee754_rem_pio2+0x28>
 800d7a6:	bf00      	nop
 800d7a8:	54400000 	.word	0x54400000
 800d7ac:	3ff921fb 	.word	0x3ff921fb
 800d7b0:	1a626331 	.word	0x1a626331
 800d7b4:	3dd0b461 	.word	0x3dd0b461
 800d7b8:	1a600000 	.word	0x1a600000
 800d7bc:	3dd0b461 	.word	0x3dd0b461
 800d7c0:	2e037073 	.word	0x2e037073
 800d7c4:	3ba3198a 	.word	0x3ba3198a
 800d7c8:	6dc9c883 	.word	0x6dc9c883
 800d7cc:	3fe45f30 	.word	0x3fe45f30
 800d7d0:	2e000000 	.word	0x2e000000
 800d7d4:	3ba3198a 	.word	0x3ba3198a
 800d7d8:	252049c1 	.word	0x252049c1
 800d7dc:	397b839a 	.word	0x397b839a
 800d7e0:	3fe921fb 	.word	0x3fe921fb
 800d7e4:	4002d97b 	.word	0x4002d97b
 800d7e8:	3ff921fb 	.word	0x3ff921fb
 800d7ec:	413921fb 	.word	0x413921fb
 800d7f0:	3fe00000 	.word	0x3fe00000
 800d7f4:	0800e938 	.word	0x0800e938
 800d7f8:	7fefffff 	.word	0x7fefffff
 800d7fc:	ea4f 5428 	mov.w	r4, r8, asr #20
 800d800:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 800d804:	ee10 0a10 	vmov	r0, s0
 800d808:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800d80c:	ee10 6a10 	vmov	r6, s0
 800d810:	460f      	mov	r7, r1
 800d812:	f7f3 f959 	bl	8000ac8 <__aeabi_d2iz>
 800d816:	f7f2 fe3d 	bl	8000494 <__aeabi_i2d>
 800d81a:	4602      	mov	r2, r0
 800d81c:	460b      	mov	r3, r1
 800d81e:	4630      	mov	r0, r6
 800d820:	4639      	mov	r1, r7
 800d822:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d826:	f7f2 fce7 	bl	80001f8 <__aeabi_dsub>
 800d82a:	4b22      	ldr	r3, [pc, #136]	; (800d8b4 <__ieee754_rem_pio2+0x40c>)
 800d82c:	2200      	movs	r2, #0
 800d82e:	f7f2 fe9b 	bl	8000568 <__aeabi_dmul>
 800d832:	460f      	mov	r7, r1
 800d834:	4606      	mov	r6, r0
 800d836:	f7f3 f947 	bl	8000ac8 <__aeabi_d2iz>
 800d83a:	f7f2 fe2b 	bl	8000494 <__aeabi_i2d>
 800d83e:	4602      	mov	r2, r0
 800d840:	460b      	mov	r3, r1
 800d842:	4630      	mov	r0, r6
 800d844:	4639      	mov	r1, r7
 800d846:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800d84a:	f7f2 fcd5 	bl	80001f8 <__aeabi_dsub>
 800d84e:	4b19      	ldr	r3, [pc, #100]	; (800d8b4 <__ieee754_rem_pio2+0x40c>)
 800d850:	2200      	movs	r2, #0
 800d852:	f7f2 fe89 	bl	8000568 <__aeabi_dmul>
 800d856:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800d85a:	ad04      	add	r5, sp, #16
 800d85c:	f04f 0803 	mov.w	r8, #3
 800d860:	46a9      	mov	r9, r5
 800d862:	2600      	movs	r6, #0
 800d864:	2700      	movs	r7, #0
 800d866:	4632      	mov	r2, r6
 800d868:	463b      	mov	r3, r7
 800d86a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 800d86e:	46c3      	mov	fp, r8
 800d870:	3d08      	subs	r5, #8
 800d872:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800d876:	f7f3 f8df 	bl	8000a38 <__aeabi_dcmpeq>
 800d87a:	2800      	cmp	r0, #0
 800d87c:	d1f3      	bne.n	800d866 <__ieee754_rem_pio2+0x3be>
 800d87e:	4b0e      	ldr	r3, [pc, #56]	; (800d8b8 <__ieee754_rem_pio2+0x410>)
 800d880:	9301      	str	r3, [sp, #4]
 800d882:	2302      	movs	r3, #2
 800d884:	9300      	str	r3, [sp, #0]
 800d886:	4622      	mov	r2, r4
 800d888:	465b      	mov	r3, fp
 800d88a:	4651      	mov	r1, sl
 800d88c:	4648      	mov	r0, r9
 800d88e:	f000 f993 	bl	800dbb8 <__kernel_rem_pio2>
 800d892:	9b02      	ldr	r3, [sp, #8]
 800d894:	2b00      	cmp	r3, #0
 800d896:	4683      	mov	fp, r0
 800d898:	f6bf ae46 	bge.w	800d528 <__ieee754_rem_pio2+0x80>
 800d89c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800d8a0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d8a4:	f8ca 3004 	str.w	r3, [sl, #4]
 800d8a8:	f8da 300c 	ldr.w	r3, [sl, #12]
 800d8ac:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800d8b0:	e73a      	b.n	800d728 <__ieee754_rem_pio2+0x280>
 800d8b2:	bf00      	nop
 800d8b4:	41700000 	.word	0x41700000
 800d8b8:	0800e9b8 	.word	0x0800e9b8

0800d8bc <__ieee754_sqrt>:
 800d8bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d8c0:	ec55 4b10 	vmov	r4, r5, d0
 800d8c4:	4e56      	ldr	r6, [pc, #344]	; (800da20 <__ieee754_sqrt+0x164>)
 800d8c6:	43ae      	bics	r6, r5
 800d8c8:	ee10 0a10 	vmov	r0, s0
 800d8cc:	ee10 3a10 	vmov	r3, s0
 800d8d0:	4629      	mov	r1, r5
 800d8d2:	462a      	mov	r2, r5
 800d8d4:	d110      	bne.n	800d8f8 <__ieee754_sqrt+0x3c>
 800d8d6:	ee10 2a10 	vmov	r2, s0
 800d8da:	462b      	mov	r3, r5
 800d8dc:	f7f2 fe44 	bl	8000568 <__aeabi_dmul>
 800d8e0:	4602      	mov	r2, r0
 800d8e2:	460b      	mov	r3, r1
 800d8e4:	4620      	mov	r0, r4
 800d8e6:	4629      	mov	r1, r5
 800d8e8:	f7f2 fc88 	bl	80001fc <__adddf3>
 800d8ec:	4604      	mov	r4, r0
 800d8ee:	460d      	mov	r5, r1
 800d8f0:	ec45 4b10 	vmov	d0, r4, r5
 800d8f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d8f8:	2d00      	cmp	r5, #0
 800d8fa:	dc10      	bgt.n	800d91e <__ieee754_sqrt+0x62>
 800d8fc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800d900:	4330      	orrs	r0, r6
 800d902:	d0f5      	beq.n	800d8f0 <__ieee754_sqrt+0x34>
 800d904:	b15d      	cbz	r5, 800d91e <__ieee754_sqrt+0x62>
 800d906:	ee10 2a10 	vmov	r2, s0
 800d90a:	462b      	mov	r3, r5
 800d90c:	ee10 0a10 	vmov	r0, s0
 800d910:	f7f2 fc72 	bl	80001f8 <__aeabi_dsub>
 800d914:	4602      	mov	r2, r0
 800d916:	460b      	mov	r3, r1
 800d918:	f7f2 ff50 	bl	80007bc <__aeabi_ddiv>
 800d91c:	e7e6      	b.n	800d8ec <__ieee754_sqrt+0x30>
 800d91e:	1509      	asrs	r1, r1, #20
 800d920:	d076      	beq.n	800da10 <__ieee754_sqrt+0x154>
 800d922:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800d926:	07ce      	lsls	r6, r1, #31
 800d928:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 800d92c:	bf5e      	ittt	pl
 800d92e:	0fda      	lsrpl	r2, r3, #31
 800d930:	005b      	lslpl	r3, r3, #1
 800d932:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 800d936:	0fda      	lsrs	r2, r3, #31
 800d938:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 800d93c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 800d940:	2000      	movs	r0, #0
 800d942:	106d      	asrs	r5, r5, #1
 800d944:	005b      	lsls	r3, r3, #1
 800d946:	f04f 0e16 	mov.w	lr, #22
 800d94a:	4684      	mov	ip, r0
 800d94c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d950:	eb0c 0401 	add.w	r4, ip, r1
 800d954:	4294      	cmp	r4, r2
 800d956:	bfde      	ittt	le
 800d958:	1b12      	suble	r2, r2, r4
 800d95a:	eb04 0c01 	addle.w	ip, r4, r1
 800d95e:	1840      	addle	r0, r0, r1
 800d960:	0052      	lsls	r2, r2, #1
 800d962:	f1be 0e01 	subs.w	lr, lr, #1
 800d966:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800d96a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800d96e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d972:	d1ed      	bne.n	800d950 <__ieee754_sqrt+0x94>
 800d974:	4671      	mov	r1, lr
 800d976:	2720      	movs	r7, #32
 800d978:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800d97c:	4562      	cmp	r2, ip
 800d97e:	eb04 060e 	add.w	r6, r4, lr
 800d982:	dc02      	bgt.n	800d98a <__ieee754_sqrt+0xce>
 800d984:	d113      	bne.n	800d9ae <__ieee754_sqrt+0xf2>
 800d986:	429e      	cmp	r6, r3
 800d988:	d811      	bhi.n	800d9ae <__ieee754_sqrt+0xf2>
 800d98a:	2e00      	cmp	r6, #0
 800d98c:	eb06 0e04 	add.w	lr, r6, r4
 800d990:	da43      	bge.n	800da1a <__ieee754_sqrt+0x15e>
 800d992:	f1be 0f00 	cmp.w	lr, #0
 800d996:	db40      	blt.n	800da1a <__ieee754_sqrt+0x15e>
 800d998:	f10c 0801 	add.w	r8, ip, #1
 800d99c:	eba2 020c 	sub.w	r2, r2, ip
 800d9a0:	429e      	cmp	r6, r3
 800d9a2:	bf88      	it	hi
 800d9a4:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 800d9a8:	1b9b      	subs	r3, r3, r6
 800d9aa:	4421      	add	r1, r4
 800d9ac:	46c4      	mov	ip, r8
 800d9ae:	0052      	lsls	r2, r2, #1
 800d9b0:	3f01      	subs	r7, #1
 800d9b2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 800d9b6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800d9ba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800d9be:	d1dd      	bne.n	800d97c <__ieee754_sqrt+0xc0>
 800d9c0:	4313      	orrs	r3, r2
 800d9c2:	d006      	beq.n	800d9d2 <__ieee754_sqrt+0x116>
 800d9c4:	1c4c      	adds	r4, r1, #1
 800d9c6:	bf13      	iteet	ne
 800d9c8:	3101      	addne	r1, #1
 800d9ca:	3001      	addeq	r0, #1
 800d9cc:	4639      	moveq	r1, r7
 800d9ce:	f021 0101 	bicne.w	r1, r1, #1
 800d9d2:	1043      	asrs	r3, r0, #1
 800d9d4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800d9d8:	0849      	lsrs	r1, r1, #1
 800d9da:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800d9de:	07c2      	lsls	r2, r0, #31
 800d9e0:	bf48      	it	mi
 800d9e2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 800d9e6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 800d9ea:	460c      	mov	r4, r1
 800d9ec:	463d      	mov	r5, r7
 800d9ee:	e77f      	b.n	800d8f0 <__ieee754_sqrt+0x34>
 800d9f0:	0ada      	lsrs	r2, r3, #11
 800d9f2:	3815      	subs	r0, #21
 800d9f4:	055b      	lsls	r3, r3, #21
 800d9f6:	2a00      	cmp	r2, #0
 800d9f8:	d0fa      	beq.n	800d9f0 <__ieee754_sqrt+0x134>
 800d9fa:	02d7      	lsls	r7, r2, #11
 800d9fc:	d50a      	bpl.n	800da14 <__ieee754_sqrt+0x158>
 800d9fe:	f1c1 0420 	rsb	r4, r1, #32
 800da02:	fa23 f404 	lsr.w	r4, r3, r4
 800da06:	1e4d      	subs	r5, r1, #1
 800da08:	408b      	lsls	r3, r1
 800da0a:	4322      	orrs	r2, r4
 800da0c:	1b41      	subs	r1, r0, r5
 800da0e:	e788      	b.n	800d922 <__ieee754_sqrt+0x66>
 800da10:	4608      	mov	r0, r1
 800da12:	e7f0      	b.n	800d9f6 <__ieee754_sqrt+0x13a>
 800da14:	0052      	lsls	r2, r2, #1
 800da16:	3101      	adds	r1, #1
 800da18:	e7ef      	b.n	800d9fa <__ieee754_sqrt+0x13e>
 800da1a:	46e0      	mov	r8, ip
 800da1c:	e7be      	b.n	800d99c <__ieee754_sqrt+0xe0>
 800da1e:	bf00      	nop
 800da20:	7ff00000 	.word	0x7ff00000
 800da24:	00000000 	.word	0x00000000

0800da28 <__kernel_cos>:
 800da28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da2c:	ec57 6b10 	vmov	r6, r7, d0
 800da30:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800da34:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 800da38:	ed8d 1b00 	vstr	d1, [sp]
 800da3c:	da07      	bge.n	800da4e <__kernel_cos+0x26>
 800da3e:	ee10 0a10 	vmov	r0, s0
 800da42:	4639      	mov	r1, r7
 800da44:	f7f3 f840 	bl	8000ac8 <__aeabi_d2iz>
 800da48:	2800      	cmp	r0, #0
 800da4a:	f000 8088 	beq.w	800db5e <__kernel_cos+0x136>
 800da4e:	4632      	mov	r2, r6
 800da50:	463b      	mov	r3, r7
 800da52:	4630      	mov	r0, r6
 800da54:	4639      	mov	r1, r7
 800da56:	f7f2 fd87 	bl	8000568 <__aeabi_dmul>
 800da5a:	4b51      	ldr	r3, [pc, #324]	; (800dba0 <__kernel_cos+0x178>)
 800da5c:	2200      	movs	r2, #0
 800da5e:	4604      	mov	r4, r0
 800da60:	460d      	mov	r5, r1
 800da62:	f7f2 fd81 	bl	8000568 <__aeabi_dmul>
 800da66:	a340      	add	r3, pc, #256	; (adr r3, 800db68 <__kernel_cos+0x140>)
 800da68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da6c:	4682      	mov	sl, r0
 800da6e:	468b      	mov	fp, r1
 800da70:	4620      	mov	r0, r4
 800da72:	4629      	mov	r1, r5
 800da74:	f7f2 fd78 	bl	8000568 <__aeabi_dmul>
 800da78:	a33d      	add	r3, pc, #244	; (adr r3, 800db70 <__kernel_cos+0x148>)
 800da7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da7e:	f7f2 fbbd 	bl	80001fc <__adddf3>
 800da82:	4622      	mov	r2, r4
 800da84:	462b      	mov	r3, r5
 800da86:	f7f2 fd6f 	bl	8000568 <__aeabi_dmul>
 800da8a:	a33b      	add	r3, pc, #236	; (adr r3, 800db78 <__kernel_cos+0x150>)
 800da8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da90:	f7f2 fbb2 	bl	80001f8 <__aeabi_dsub>
 800da94:	4622      	mov	r2, r4
 800da96:	462b      	mov	r3, r5
 800da98:	f7f2 fd66 	bl	8000568 <__aeabi_dmul>
 800da9c:	a338      	add	r3, pc, #224	; (adr r3, 800db80 <__kernel_cos+0x158>)
 800da9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800daa2:	f7f2 fbab 	bl	80001fc <__adddf3>
 800daa6:	4622      	mov	r2, r4
 800daa8:	462b      	mov	r3, r5
 800daaa:	f7f2 fd5d 	bl	8000568 <__aeabi_dmul>
 800daae:	a336      	add	r3, pc, #216	; (adr r3, 800db88 <__kernel_cos+0x160>)
 800dab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dab4:	f7f2 fba0 	bl	80001f8 <__aeabi_dsub>
 800dab8:	4622      	mov	r2, r4
 800daba:	462b      	mov	r3, r5
 800dabc:	f7f2 fd54 	bl	8000568 <__aeabi_dmul>
 800dac0:	a333      	add	r3, pc, #204	; (adr r3, 800db90 <__kernel_cos+0x168>)
 800dac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dac6:	f7f2 fb99 	bl	80001fc <__adddf3>
 800daca:	4622      	mov	r2, r4
 800dacc:	462b      	mov	r3, r5
 800dace:	f7f2 fd4b 	bl	8000568 <__aeabi_dmul>
 800dad2:	4622      	mov	r2, r4
 800dad4:	462b      	mov	r3, r5
 800dad6:	f7f2 fd47 	bl	8000568 <__aeabi_dmul>
 800dada:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dade:	4604      	mov	r4, r0
 800dae0:	460d      	mov	r5, r1
 800dae2:	4630      	mov	r0, r6
 800dae4:	4639      	mov	r1, r7
 800dae6:	f7f2 fd3f 	bl	8000568 <__aeabi_dmul>
 800daea:	460b      	mov	r3, r1
 800daec:	4602      	mov	r2, r0
 800daee:	4629      	mov	r1, r5
 800daf0:	4620      	mov	r0, r4
 800daf2:	f7f2 fb81 	bl	80001f8 <__aeabi_dsub>
 800daf6:	4b2b      	ldr	r3, [pc, #172]	; (800dba4 <__kernel_cos+0x17c>)
 800daf8:	4598      	cmp	r8, r3
 800dafa:	4606      	mov	r6, r0
 800dafc:	460f      	mov	r7, r1
 800dafe:	dc10      	bgt.n	800db22 <__kernel_cos+0xfa>
 800db00:	4602      	mov	r2, r0
 800db02:	460b      	mov	r3, r1
 800db04:	4650      	mov	r0, sl
 800db06:	4659      	mov	r1, fp
 800db08:	f7f2 fb76 	bl	80001f8 <__aeabi_dsub>
 800db0c:	460b      	mov	r3, r1
 800db0e:	4926      	ldr	r1, [pc, #152]	; (800dba8 <__kernel_cos+0x180>)
 800db10:	4602      	mov	r2, r0
 800db12:	2000      	movs	r0, #0
 800db14:	f7f2 fb70 	bl	80001f8 <__aeabi_dsub>
 800db18:	ec41 0b10 	vmov	d0, r0, r1
 800db1c:	b003      	add	sp, #12
 800db1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db22:	4b22      	ldr	r3, [pc, #136]	; (800dbac <__kernel_cos+0x184>)
 800db24:	4920      	ldr	r1, [pc, #128]	; (800dba8 <__kernel_cos+0x180>)
 800db26:	4598      	cmp	r8, r3
 800db28:	bfcc      	ite	gt
 800db2a:	4d21      	ldrgt	r5, [pc, #132]	; (800dbb0 <__kernel_cos+0x188>)
 800db2c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 800db30:	2400      	movs	r4, #0
 800db32:	4622      	mov	r2, r4
 800db34:	462b      	mov	r3, r5
 800db36:	2000      	movs	r0, #0
 800db38:	f7f2 fb5e 	bl	80001f8 <__aeabi_dsub>
 800db3c:	4622      	mov	r2, r4
 800db3e:	4680      	mov	r8, r0
 800db40:	4689      	mov	r9, r1
 800db42:	462b      	mov	r3, r5
 800db44:	4650      	mov	r0, sl
 800db46:	4659      	mov	r1, fp
 800db48:	f7f2 fb56 	bl	80001f8 <__aeabi_dsub>
 800db4c:	4632      	mov	r2, r6
 800db4e:	463b      	mov	r3, r7
 800db50:	f7f2 fb52 	bl	80001f8 <__aeabi_dsub>
 800db54:	4602      	mov	r2, r0
 800db56:	460b      	mov	r3, r1
 800db58:	4640      	mov	r0, r8
 800db5a:	4649      	mov	r1, r9
 800db5c:	e7da      	b.n	800db14 <__kernel_cos+0xec>
 800db5e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 800db98 <__kernel_cos+0x170>
 800db62:	e7db      	b.n	800db1c <__kernel_cos+0xf4>
 800db64:	f3af 8000 	nop.w
 800db68:	be8838d4 	.word	0xbe8838d4
 800db6c:	bda8fae9 	.word	0xbda8fae9
 800db70:	bdb4b1c4 	.word	0xbdb4b1c4
 800db74:	3e21ee9e 	.word	0x3e21ee9e
 800db78:	809c52ad 	.word	0x809c52ad
 800db7c:	3e927e4f 	.word	0x3e927e4f
 800db80:	19cb1590 	.word	0x19cb1590
 800db84:	3efa01a0 	.word	0x3efa01a0
 800db88:	16c15177 	.word	0x16c15177
 800db8c:	3f56c16c 	.word	0x3f56c16c
 800db90:	5555554c 	.word	0x5555554c
 800db94:	3fa55555 	.word	0x3fa55555
 800db98:	00000000 	.word	0x00000000
 800db9c:	3ff00000 	.word	0x3ff00000
 800dba0:	3fe00000 	.word	0x3fe00000
 800dba4:	3fd33332 	.word	0x3fd33332
 800dba8:	3ff00000 	.word	0x3ff00000
 800dbac:	3fe90000 	.word	0x3fe90000
 800dbb0:	3fd20000 	.word	0x3fd20000
 800dbb4:	00000000 	.word	0x00000000

0800dbb8 <__kernel_rem_pio2>:
 800dbb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbbc:	ed2d 8b02 	vpush	{d8}
 800dbc0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800dbc4:	f112 0f14 	cmn.w	r2, #20
 800dbc8:	9308      	str	r3, [sp, #32]
 800dbca:	9101      	str	r1, [sp, #4]
 800dbcc:	4bc6      	ldr	r3, [pc, #792]	; (800dee8 <__kernel_rem_pio2+0x330>)
 800dbce:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800dbd0:	9009      	str	r0, [sp, #36]	; 0x24
 800dbd2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800dbd6:	9304      	str	r3, [sp, #16]
 800dbd8:	9b08      	ldr	r3, [sp, #32]
 800dbda:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800dbde:	bfa8      	it	ge
 800dbe0:	1ed4      	subge	r4, r2, #3
 800dbe2:	9306      	str	r3, [sp, #24]
 800dbe4:	bfb2      	itee	lt
 800dbe6:	2400      	movlt	r4, #0
 800dbe8:	2318      	movge	r3, #24
 800dbea:	fb94 f4f3 	sdivge	r4, r4, r3
 800dbee:	f06f 0317 	mvn.w	r3, #23
 800dbf2:	fb04 3303 	mla	r3, r4, r3, r3
 800dbf6:	eb03 0a02 	add.w	sl, r3, r2
 800dbfa:	9b04      	ldr	r3, [sp, #16]
 800dbfc:	9a06      	ldr	r2, [sp, #24]
 800dbfe:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800ded8 <__kernel_rem_pio2+0x320>
 800dc02:	eb03 0802 	add.w	r8, r3, r2
 800dc06:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800dc08:	1aa7      	subs	r7, r4, r2
 800dc0a:	ae20      	add	r6, sp, #128	; 0x80
 800dc0c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800dc10:	2500      	movs	r5, #0
 800dc12:	4545      	cmp	r5, r8
 800dc14:	dd18      	ble.n	800dc48 <__kernel_rem_pio2+0x90>
 800dc16:	9b08      	ldr	r3, [sp, #32]
 800dc18:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800dc1c:	aa20      	add	r2, sp, #128	; 0x80
 800dc1e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 800ded8 <__kernel_rem_pio2+0x320>
 800dc22:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800dc26:	f1c3 0301 	rsb	r3, r3, #1
 800dc2a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 800dc2e:	9307      	str	r3, [sp, #28]
 800dc30:	9b07      	ldr	r3, [sp, #28]
 800dc32:	9a04      	ldr	r2, [sp, #16]
 800dc34:	4443      	add	r3, r8
 800dc36:	429a      	cmp	r2, r3
 800dc38:	db2f      	blt.n	800dc9a <__kernel_rem_pio2+0xe2>
 800dc3a:	ed8d 8b02 	vstr	d8, [sp, #8]
 800dc3e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800dc42:	462f      	mov	r7, r5
 800dc44:	2600      	movs	r6, #0
 800dc46:	e01b      	b.n	800dc80 <__kernel_rem_pio2+0xc8>
 800dc48:	42ef      	cmn	r7, r5
 800dc4a:	d407      	bmi.n	800dc5c <__kernel_rem_pio2+0xa4>
 800dc4c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800dc50:	f7f2 fc20 	bl	8000494 <__aeabi_i2d>
 800dc54:	e8e6 0102 	strd	r0, r1, [r6], #8
 800dc58:	3501      	adds	r5, #1
 800dc5a:	e7da      	b.n	800dc12 <__kernel_rem_pio2+0x5a>
 800dc5c:	ec51 0b18 	vmov	r0, r1, d8
 800dc60:	e7f8      	b.n	800dc54 <__kernel_rem_pio2+0x9c>
 800dc62:	e9d7 2300 	ldrd	r2, r3, [r7]
 800dc66:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800dc6a:	f7f2 fc7d 	bl	8000568 <__aeabi_dmul>
 800dc6e:	4602      	mov	r2, r0
 800dc70:	460b      	mov	r3, r1
 800dc72:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800dc76:	f7f2 fac1 	bl	80001fc <__adddf3>
 800dc7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dc7e:	3601      	adds	r6, #1
 800dc80:	9b06      	ldr	r3, [sp, #24]
 800dc82:	429e      	cmp	r6, r3
 800dc84:	f1a7 0708 	sub.w	r7, r7, #8
 800dc88:	ddeb      	ble.n	800dc62 <__kernel_rem_pio2+0xaa>
 800dc8a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dc8e:	3508      	adds	r5, #8
 800dc90:	ecab 7b02 	vstmia	fp!, {d7}
 800dc94:	f108 0801 	add.w	r8, r8, #1
 800dc98:	e7ca      	b.n	800dc30 <__kernel_rem_pio2+0x78>
 800dc9a:	9b04      	ldr	r3, [sp, #16]
 800dc9c:	aa0c      	add	r2, sp, #48	; 0x30
 800dc9e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800dca2:	930b      	str	r3, [sp, #44]	; 0x2c
 800dca4:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800dca6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800dcaa:	9c04      	ldr	r4, [sp, #16]
 800dcac:	930a      	str	r3, [sp, #40]	; 0x28
 800dcae:	ab98      	add	r3, sp, #608	; 0x260
 800dcb0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800dcb4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 800dcb8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800dcbc:	f8cd b008 	str.w	fp, [sp, #8]
 800dcc0:	4625      	mov	r5, r4
 800dcc2:	2d00      	cmp	r5, #0
 800dcc4:	dc78      	bgt.n	800ddb8 <__kernel_rem_pio2+0x200>
 800dcc6:	ec47 6b10 	vmov	d0, r6, r7
 800dcca:	4650      	mov	r0, sl
 800dccc:	f000 fbfc 	bl	800e4c8 <scalbn>
 800dcd0:	ec57 6b10 	vmov	r6, r7, d0
 800dcd4:	2200      	movs	r2, #0
 800dcd6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800dcda:	ee10 0a10 	vmov	r0, s0
 800dcde:	4639      	mov	r1, r7
 800dce0:	f7f2 fc42 	bl	8000568 <__aeabi_dmul>
 800dce4:	ec41 0b10 	vmov	d0, r0, r1
 800dce8:	f000 fb66 	bl	800e3b8 <floor>
 800dcec:	4b7f      	ldr	r3, [pc, #508]	; (800deec <__kernel_rem_pio2+0x334>)
 800dcee:	ec51 0b10 	vmov	r0, r1, d0
 800dcf2:	2200      	movs	r2, #0
 800dcf4:	f7f2 fc38 	bl	8000568 <__aeabi_dmul>
 800dcf8:	4602      	mov	r2, r0
 800dcfa:	460b      	mov	r3, r1
 800dcfc:	4630      	mov	r0, r6
 800dcfe:	4639      	mov	r1, r7
 800dd00:	f7f2 fa7a 	bl	80001f8 <__aeabi_dsub>
 800dd04:	460f      	mov	r7, r1
 800dd06:	4606      	mov	r6, r0
 800dd08:	f7f2 fede 	bl	8000ac8 <__aeabi_d2iz>
 800dd0c:	9007      	str	r0, [sp, #28]
 800dd0e:	f7f2 fbc1 	bl	8000494 <__aeabi_i2d>
 800dd12:	4602      	mov	r2, r0
 800dd14:	460b      	mov	r3, r1
 800dd16:	4630      	mov	r0, r6
 800dd18:	4639      	mov	r1, r7
 800dd1a:	f7f2 fa6d 	bl	80001f8 <__aeabi_dsub>
 800dd1e:	f1ba 0f00 	cmp.w	sl, #0
 800dd22:	4606      	mov	r6, r0
 800dd24:	460f      	mov	r7, r1
 800dd26:	dd70      	ble.n	800de0a <__kernel_rem_pio2+0x252>
 800dd28:	1e62      	subs	r2, r4, #1
 800dd2a:	ab0c      	add	r3, sp, #48	; 0x30
 800dd2c:	9d07      	ldr	r5, [sp, #28]
 800dd2e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800dd32:	f1ca 0118 	rsb	r1, sl, #24
 800dd36:	fa40 f301 	asr.w	r3, r0, r1
 800dd3a:	441d      	add	r5, r3
 800dd3c:	408b      	lsls	r3, r1
 800dd3e:	1ac0      	subs	r0, r0, r3
 800dd40:	ab0c      	add	r3, sp, #48	; 0x30
 800dd42:	9507      	str	r5, [sp, #28]
 800dd44:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800dd48:	f1ca 0317 	rsb	r3, sl, #23
 800dd4c:	fa40 f303 	asr.w	r3, r0, r3
 800dd50:	9302      	str	r3, [sp, #8]
 800dd52:	9b02      	ldr	r3, [sp, #8]
 800dd54:	2b00      	cmp	r3, #0
 800dd56:	dd66      	ble.n	800de26 <__kernel_rem_pio2+0x26e>
 800dd58:	9b07      	ldr	r3, [sp, #28]
 800dd5a:	2200      	movs	r2, #0
 800dd5c:	3301      	adds	r3, #1
 800dd5e:	9307      	str	r3, [sp, #28]
 800dd60:	4615      	mov	r5, r2
 800dd62:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800dd66:	4294      	cmp	r4, r2
 800dd68:	f300 8099 	bgt.w	800de9e <__kernel_rem_pio2+0x2e6>
 800dd6c:	f1ba 0f00 	cmp.w	sl, #0
 800dd70:	dd07      	ble.n	800dd82 <__kernel_rem_pio2+0x1ca>
 800dd72:	f1ba 0f01 	cmp.w	sl, #1
 800dd76:	f000 80a5 	beq.w	800dec4 <__kernel_rem_pio2+0x30c>
 800dd7a:	f1ba 0f02 	cmp.w	sl, #2
 800dd7e:	f000 80c1 	beq.w	800df04 <__kernel_rem_pio2+0x34c>
 800dd82:	9b02      	ldr	r3, [sp, #8]
 800dd84:	2b02      	cmp	r3, #2
 800dd86:	d14e      	bne.n	800de26 <__kernel_rem_pio2+0x26e>
 800dd88:	4632      	mov	r2, r6
 800dd8a:	463b      	mov	r3, r7
 800dd8c:	4958      	ldr	r1, [pc, #352]	; (800def0 <__kernel_rem_pio2+0x338>)
 800dd8e:	2000      	movs	r0, #0
 800dd90:	f7f2 fa32 	bl	80001f8 <__aeabi_dsub>
 800dd94:	4606      	mov	r6, r0
 800dd96:	460f      	mov	r7, r1
 800dd98:	2d00      	cmp	r5, #0
 800dd9a:	d044      	beq.n	800de26 <__kernel_rem_pio2+0x26e>
 800dd9c:	4650      	mov	r0, sl
 800dd9e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800dee0 <__kernel_rem_pio2+0x328>
 800dda2:	f000 fb91 	bl	800e4c8 <scalbn>
 800dda6:	4630      	mov	r0, r6
 800dda8:	4639      	mov	r1, r7
 800ddaa:	ec53 2b10 	vmov	r2, r3, d0
 800ddae:	f7f2 fa23 	bl	80001f8 <__aeabi_dsub>
 800ddb2:	4606      	mov	r6, r0
 800ddb4:	460f      	mov	r7, r1
 800ddb6:	e036      	b.n	800de26 <__kernel_rem_pio2+0x26e>
 800ddb8:	4b4e      	ldr	r3, [pc, #312]	; (800def4 <__kernel_rem_pio2+0x33c>)
 800ddba:	2200      	movs	r2, #0
 800ddbc:	4630      	mov	r0, r6
 800ddbe:	4639      	mov	r1, r7
 800ddc0:	f7f2 fbd2 	bl	8000568 <__aeabi_dmul>
 800ddc4:	f7f2 fe80 	bl	8000ac8 <__aeabi_d2iz>
 800ddc8:	f7f2 fb64 	bl	8000494 <__aeabi_i2d>
 800ddcc:	4b4a      	ldr	r3, [pc, #296]	; (800def8 <__kernel_rem_pio2+0x340>)
 800ddce:	2200      	movs	r2, #0
 800ddd0:	4680      	mov	r8, r0
 800ddd2:	4689      	mov	r9, r1
 800ddd4:	f7f2 fbc8 	bl	8000568 <__aeabi_dmul>
 800ddd8:	4602      	mov	r2, r0
 800ddda:	460b      	mov	r3, r1
 800dddc:	4630      	mov	r0, r6
 800ddde:	4639      	mov	r1, r7
 800dde0:	f7f2 fa0a 	bl	80001f8 <__aeabi_dsub>
 800dde4:	f7f2 fe70 	bl	8000ac8 <__aeabi_d2iz>
 800dde8:	9b02      	ldr	r3, [sp, #8]
 800ddea:	f843 0b04 	str.w	r0, [r3], #4
 800ddee:	3d01      	subs	r5, #1
 800ddf0:	9302      	str	r3, [sp, #8]
 800ddf2:	ab70      	add	r3, sp, #448	; 0x1c0
 800ddf4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800ddf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ddfc:	4640      	mov	r0, r8
 800ddfe:	4649      	mov	r1, r9
 800de00:	f7f2 f9fc 	bl	80001fc <__adddf3>
 800de04:	4606      	mov	r6, r0
 800de06:	460f      	mov	r7, r1
 800de08:	e75b      	b.n	800dcc2 <__kernel_rem_pio2+0x10a>
 800de0a:	d105      	bne.n	800de18 <__kernel_rem_pio2+0x260>
 800de0c:	1e63      	subs	r3, r4, #1
 800de0e:	aa0c      	add	r2, sp, #48	; 0x30
 800de10:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800de14:	15c3      	asrs	r3, r0, #23
 800de16:	e79b      	b.n	800dd50 <__kernel_rem_pio2+0x198>
 800de18:	4b38      	ldr	r3, [pc, #224]	; (800defc <__kernel_rem_pio2+0x344>)
 800de1a:	2200      	movs	r2, #0
 800de1c:	f7f2 fe2a 	bl	8000a74 <__aeabi_dcmpge>
 800de20:	2800      	cmp	r0, #0
 800de22:	d139      	bne.n	800de98 <__kernel_rem_pio2+0x2e0>
 800de24:	9002      	str	r0, [sp, #8]
 800de26:	2200      	movs	r2, #0
 800de28:	2300      	movs	r3, #0
 800de2a:	4630      	mov	r0, r6
 800de2c:	4639      	mov	r1, r7
 800de2e:	f7f2 fe03 	bl	8000a38 <__aeabi_dcmpeq>
 800de32:	2800      	cmp	r0, #0
 800de34:	f000 80b4 	beq.w	800dfa0 <__kernel_rem_pio2+0x3e8>
 800de38:	f104 3bff 	add.w	fp, r4, #4294967295	; 0xffffffff
 800de3c:	465b      	mov	r3, fp
 800de3e:	2200      	movs	r2, #0
 800de40:	9904      	ldr	r1, [sp, #16]
 800de42:	428b      	cmp	r3, r1
 800de44:	da65      	bge.n	800df12 <__kernel_rem_pio2+0x35a>
 800de46:	2a00      	cmp	r2, #0
 800de48:	d07b      	beq.n	800df42 <__kernel_rem_pio2+0x38a>
 800de4a:	ab0c      	add	r3, sp, #48	; 0x30
 800de4c:	f1aa 0a18 	sub.w	sl, sl, #24
 800de50:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 800de54:	2b00      	cmp	r3, #0
 800de56:	f000 80a0 	beq.w	800df9a <__kernel_rem_pio2+0x3e2>
 800de5a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 800dee0 <__kernel_rem_pio2+0x328>
 800de5e:	4650      	mov	r0, sl
 800de60:	f000 fb32 	bl	800e4c8 <scalbn>
 800de64:	4f23      	ldr	r7, [pc, #140]	; (800def4 <__kernel_rem_pio2+0x33c>)
 800de66:	ec55 4b10 	vmov	r4, r5, d0
 800de6a:	46d8      	mov	r8, fp
 800de6c:	2600      	movs	r6, #0
 800de6e:	f1b8 0f00 	cmp.w	r8, #0
 800de72:	f280 80cf 	bge.w	800e014 <__kernel_rem_pio2+0x45c>
 800de76:	ed9f 8b18 	vldr	d8, [pc, #96]	; 800ded8 <__kernel_rem_pio2+0x320>
 800de7a:	465f      	mov	r7, fp
 800de7c:	f04f 0800 	mov.w	r8, #0
 800de80:	2f00      	cmp	r7, #0
 800de82:	f2c0 80fd 	blt.w	800e080 <__kernel_rem_pio2+0x4c8>
 800de86:	ab70      	add	r3, sp, #448	; 0x1c0
 800de88:	f8df a074 	ldr.w	sl, [pc, #116]	; 800df00 <__kernel_rem_pio2+0x348>
 800de8c:	ec55 4b18 	vmov	r4, r5, d8
 800de90:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 800de94:	2600      	movs	r6, #0
 800de96:	e0e5      	b.n	800e064 <__kernel_rem_pio2+0x4ac>
 800de98:	2302      	movs	r3, #2
 800de9a:	9302      	str	r3, [sp, #8]
 800de9c:	e75c      	b.n	800dd58 <__kernel_rem_pio2+0x1a0>
 800de9e:	f8db 3000 	ldr.w	r3, [fp]
 800dea2:	b955      	cbnz	r5, 800deba <__kernel_rem_pio2+0x302>
 800dea4:	b123      	cbz	r3, 800deb0 <__kernel_rem_pio2+0x2f8>
 800dea6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800deaa:	f8cb 3000 	str.w	r3, [fp]
 800deae:	2301      	movs	r3, #1
 800deb0:	3201      	adds	r2, #1
 800deb2:	f10b 0b04 	add.w	fp, fp, #4
 800deb6:	461d      	mov	r5, r3
 800deb8:	e755      	b.n	800dd66 <__kernel_rem_pio2+0x1ae>
 800deba:	1acb      	subs	r3, r1, r3
 800debc:	f8cb 3000 	str.w	r3, [fp]
 800dec0:	462b      	mov	r3, r5
 800dec2:	e7f5      	b.n	800deb0 <__kernel_rem_pio2+0x2f8>
 800dec4:	1e62      	subs	r2, r4, #1
 800dec6:	ab0c      	add	r3, sp, #48	; 0x30
 800dec8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800decc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800ded0:	a90c      	add	r1, sp, #48	; 0x30
 800ded2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800ded6:	e754      	b.n	800dd82 <__kernel_rem_pio2+0x1ca>
	...
 800dee4:	3ff00000 	.word	0x3ff00000
 800dee8:	0800eb00 	.word	0x0800eb00
 800deec:	40200000 	.word	0x40200000
 800def0:	3ff00000 	.word	0x3ff00000
 800def4:	3e700000 	.word	0x3e700000
 800def8:	41700000 	.word	0x41700000
 800defc:	3fe00000 	.word	0x3fe00000
 800df00:	0800eac0 	.word	0x0800eac0
 800df04:	1e62      	subs	r2, r4, #1
 800df06:	ab0c      	add	r3, sp, #48	; 0x30
 800df08:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df0c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800df10:	e7de      	b.n	800ded0 <__kernel_rem_pio2+0x318>
 800df12:	a90c      	add	r1, sp, #48	; 0x30
 800df14:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800df18:	3b01      	subs	r3, #1
 800df1a:	430a      	orrs	r2, r1
 800df1c:	e790      	b.n	800de40 <__kernel_rem_pio2+0x288>
 800df1e:	3301      	adds	r3, #1
 800df20:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800df24:	2900      	cmp	r1, #0
 800df26:	d0fa      	beq.n	800df1e <__kernel_rem_pio2+0x366>
 800df28:	9a08      	ldr	r2, [sp, #32]
 800df2a:	18e3      	adds	r3, r4, r3
 800df2c:	18a6      	adds	r6, r4, r2
 800df2e:	aa20      	add	r2, sp, #128	; 0x80
 800df30:	1c65      	adds	r5, r4, #1
 800df32:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800df36:	9302      	str	r3, [sp, #8]
 800df38:	9b02      	ldr	r3, [sp, #8]
 800df3a:	42ab      	cmp	r3, r5
 800df3c:	da04      	bge.n	800df48 <__kernel_rem_pio2+0x390>
 800df3e:	461c      	mov	r4, r3
 800df40:	e6b5      	b.n	800dcae <__kernel_rem_pio2+0xf6>
 800df42:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800df44:	2301      	movs	r3, #1
 800df46:	e7eb      	b.n	800df20 <__kernel_rem_pio2+0x368>
 800df48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800df4e:	f7f2 faa1 	bl	8000494 <__aeabi_i2d>
 800df52:	e8e6 0102 	strd	r0, r1, [r6], #8
 800df56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df58:	46b3      	mov	fp, r6
 800df5a:	461c      	mov	r4, r3
 800df5c:	2700      	movs	r7, #0
 800df5e:	f04f 0800 	mov.w	r8, #0
 800df62:	f04f 0900 	mov.w	r9, #0
 800df66:	9b06      	ldr	r3, [sp, #24]
 800df68:	429f      	cmp	r7, r3
 800df6a:	dd06      	ble.n	800df7a <__kernel_rem_pio2+0x3c2>
 800df6c:	ab70      	add	r3, sp, #448	; 0x1c0
 800df6e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800df72:	e9c3 8900 	strd	r8, r9, [r3]
 800df76:	3501      	adds	r5, #1
 800df78:	e7de      	b.n	800df38 <__kernel_rem_pio2+0x380>
 800df7a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800df7e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800df82:	f7f2 faf1 	bl	8000568 <__aeabi_dmul>
 800df86:	4602      	mov	r2, r0
 800df88:	460b      	mov	r3, r1
 800df8a:	4640      	mov	r0, r8
 800df8c:	4649      	mov	r1, r9
 800df8e:	f7f2 f935 	bl	80001fc <__adddf3>
 800df92:	3701      	adds	r7, #1
 800df94:	4680      	mov	r8, r0
 800df96:	4689      	mov	r9, r1
 800df98:	e7e5      	b.n	800df66 <__kernel_rem_pio2+0x3ae>
 800df9a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800df9e:	e754      	b.n	800de4a <__kernel_rem_pio2+0x292>
 800dfa0:	ec47 6b10 	vmov	d0, r6, r7
 800dfa4:	f1ca 0000 	rsb	r0, sl, #0
 800dfa8:	f000 fa8e 	bl	800e4c8 <scalbn>
 800dfac:	ec57 6b10 	vmov	r6, r7, d0
 800dfb0:	4b9f      	ldr	r3, [pc, #636]	; (800e230 <__kernel_rem_pio2+0x678>)
 800dfb2:	ee10 0a10 	vmov	r0, s0
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	4639      	mov	r1, r7
 800dfba:	f7f2 fd5b 	bl	8000a74 <__aeabi_dcmpge>
 800dfbe:	b300      	cbz	r0, 800e002 <__kernel_rem_pio2+0x44a>
 800dfc0:	4b9c      	ldr	r3, [pc, #624]	; (800e234 <__kernel_rem_pio2+0x67c>)
 800dfc2:	2200      	movs	r2, #0
 800dfc4:	4630      	mov	r0, r6
 800dfc6:	4639      	mov	r1, r7
 800dfc8:	f7f2 face 	bl	8000568 <__aeabi_dmul>
 800dfcc:	f7f2 fd7c 	bl	8000ac8 <__aeabi_d2iz>
 800dfd0:	4605      	mov	r5, r0
 800dfd2:	f7f2 fa5f 	bl	8000494 <__aeabi_i2d>
 800dfd6:	4b96      	ldr	r3, [pc, #600]	; (800e230 <__kernel_rem_pio2+0x678>)
 800dfd8:	2200      	movs	r2, #0
 800dfda:	f7f2 fac5 	bl	8000568 <__aeabi_dmul>
 800dfde:	460b      	mov	r3, r1
 800dfe0:	4602      	mov	r2, r0
 800dfe2:	4639      	mov	r1, r7
 800dfe4:	4630      	mov	r0, r6
 800dfe6:	f7f2 f907 	bl	80001f8 <__aeabi_dsub>
 800dfea:	f7f2 fd6d 	bl	8000ac8 <__aeabi_d2iz>
 800dfee:	f104 0b01 	add.w	fp, r4, #1
 800dff2:	ab0c      	add	r3, sp, #48	; 0x30
 800dff4:	f10a 0a18 	add.w	sl, sl, #24
 800dff8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800dffc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 800e000:	e72b      	b.n	800de5a <__kernel_rem_pio2+0x2a2>
 800e002:	4630      	mov	r0, r6
 800e004:	4639      	mov	r1, r7
 800e006:	f7f2 fd5f 	bl	8000ac8 <__aeabi_d2iz>
 800e00a:	ab0c      	add	r3, sp, #48	; 0x30
 800e00c:	46a3      	mov	fp, r4
 800e00e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800e012:	e722      	b.n	800de5a <__kernel_rem_pio2+0x2a2>
 800e014:	ab70      	add	r3, sp, #448	; 0x1c0
 800e016:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 800e01a:	ab0c      	add	r3, sp, #48	; 0x30
 800e01c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800e020:	f7f2 fa38 	bl	8000494 <__aeabi_i2d>
 800e024:	4622      	mov	r2, r4
 800e026:	462b      	mov	r3, r5
 800e028:	f7f2 fa9e 	bl	8000568 <__aeabi_dmul>
 800e02c:	4632      	mov	r2, r6
 800e02e:	e9c9 0100 	strd	r0, r1, [r9]
 800e032:	463b      	mov	r3, r7
 800e034:	4620      	mov	r0, r4
 800e036:	4629      	mov	r1, r5
 800e038:	f7f2 fa96 	bl	8000568 <__aeabi_dmul>
 800e03c:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800e040:	4604      	mov	r4, r0
 800e042:	460d      	mov	r5, r1
 800e044:	e713      	b.n	800de6e <__kernel_rem_pio2+0x2b6>
 800e046:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800e04a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 800e04e:	f7f2 fa8b 	bl	8000568 <__aeabi_dmul>
 800e052:	4602      	mov	r2, r0
 800e054:	460b      	mov	r3, r1
 800e056:	4620      	mov	r0, r4
 800e058:	4629      	mov	r1, r5
 800e05a:	f7f2 f8cf 	bl	80001fc <__adddf3>
 800e05e:	3601      	adds	r6, #1
 800e060:	4604      	mov	r4, r0
 800e062:	460d      	mov	r5, r1
 800e064:	9b04      	ldr	r3, [sp, #16]
 800e066:	429e      	cmp	r6, r3
 800e068:	dc01      	bgt.n	800e06e <__kernel_rem_pio2+0x4b6>
 800e06a:	45b0      	cmp	r8, r6
 800e06c:	daeb      	bge.n	800e046 <__kernel_rem_pio2+0x48e>
 800e06e:	ab48      	add	r3, sp, #288	; 0x120
 800e070:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e074:	e9c3 4500 	strd	r4, r5, [r3]
 800e078:	3f01      	subs	r7, #1
 800e07a:	f108 0801 	add.w	r8, r8, #1
 800e07e:	e6ff      	b.n	800de80 <__kernel_rem_pio2+0x2c8>
 800e080:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e082:	2b02      	cmp	r3, #2
 800e084:	dc0b      	bgt.n	800e09e <__kernel_rem_pio2+0x4e6>
 800e086:	2b00      	cmp	r3, #0
 800e088:	dc6e      	bgt.n	800e168 <__kernel_rem_pio2+0x5b0>
 800e08a:	d045      	beq.n	800e118 <__kernel_rem_pio2+0x560>
 800e08c:	9b07      	ldr	r3, [sp, #28]
 800e08e:	f003 0007 	and.w	r0, r3, #7
 800e092:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800e096:	ecbd 8b02 	vpop	{d8}
 800e09a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e09e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800e0a0:	2b03      	cmp	r3, #3
 800e0a2:	d1f3      	bne.n	800e08c <__kernel_rem_pio2+0x4d4>
 800e0a4:	ab48      	add	r3, sp, #288	; 0x120
 800e0a6:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800e0aa:	46d0      	mov	r8, sl
 800e0ac:	46d9      	mov	r9, fp
 800e0ae:	f1b9 0f00 	cmp.w	r9, #0
 800e0b2:	f1a8 0808 	sub.w	r8, r8, #8
 800e0b6:	dc64      	bgt.n	800e182 <__kernel_rem_pio2+0x5ca>
 800e0b8:	465c      	mov	r4, fp
 800e0ba:	2c01      	cmp	r4, #1
 800e0bc:	f1aa 0a08 	sub.w	sl, sl, #8
 800e0c0:	dc7e      	bgt.n	800e1c0 <__kernel_rem_pio2+0x608>
 800e0c2:	2000      	movs	r0, #0
 800e0c4:	2100      	movs	r1, #0
 800e0c6:	f1bb 0f01 	cmp.w	fp, #1
 800e0ca:	f300 8097 	bgt.w	800e1fc <__kernel_rem_pio2+0x644>
 800e0ce:	9b02      	ldr	r3, [sp, #8]
 800e0d0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 800e0d4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800e0d8:	2b00      	cmp	r3, #0
 800e0da:	f040 8099 	bne.w	800e210 <__kernel_rem_pio2+0x658>
 800e0de:	9b01      	ldr	r3, [sp, #4]
 800e0e0:	e9c3 5600 	strd	r5, r6, [r3]
 800e0e4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800e0e8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800e0ec:	e7ce      	b.n	800e08c <__kernel_rem_pio2+0x4d4>
 800e0ee:	ab48      	add	r3, sp, #288	; 0x120
 800e0f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e0f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0f8:	f7f2 f880 	bl	80001fc <__adddf3>
 800e0fc:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800e100:	f1bb 0f00 	cmp.w	fp, #0
 800e104:	daf3      	bge.n	800e0ee <__kernel_rem_pio2+0x536>
 800e106:	9b02      	ldr	r3, [sp, #8]
 800e108:	b113      	cbz	r3, 800e110 <__kernel_rem_pio2+0x558>
 800e10a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e10e:	4619      	mov	r1, r3
 800e110:	9b01      	ldr	r3, [sp, #4]
 800e112:	e9c3 0100 	strd	r0, r1, [r3]
 800e116:	e7b9      	b.n	800e08c <__kernel_rem_pio2+0x4d4>
 800e118:	2000      	movs	r0, #0
 800e11a:	2100      	movs	r1, #0
 800e11c:	e7f0      	b.n	800e100 <__kernel_rem_pio2+0x548>
 800e11e:	ab48      	add	r3, sp, #288	; 0x120
 800e120:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e124:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e128:	f7f2 f868 	bl	80001fc <__adddf3>
 800e12c:	3c01      	subs	r4, #1
 800e12e:	2c00      	cmp	r4, #0
 800e130:	daf5      	bge.n	800e11e <__kernel_rem_pio2+0x566>
 800e132:	9b02      	ldr	r3, [sp, #8]
 800e134:	b1e3      	cbz	r3, 800e170 <__kernel_rem_pio2+0x5b8>
 800e136:	4602      	mov	r2, r0
 800e138:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e13c:	9c01      	ldr	r4, [sp, #4]
 800e13e:	e9c4 2300 	strd	r2, r3, [r4]
 800e142:	4602      	mov	r2, r0
 800e144:	460b      	mov	r3, r1
 800e146:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800e14a:	f7f2 f855 	bl	80001f8 <__aeabi_dsub>
 800e14e:	ad4a      	add	r5, sp, #296	; 0x128
 800e150:	2401      	movs	r4, #1
 800e152:	45a3      	cmp	fp, r4
 800e154:	da0f      	bge.n	800e176 <__kernel_rem_pio2+0x5be>
 800e156:	9b02      	ldr	r3, [sp, #8]
 800e158:	b113      	cbz	r3, 800e160 <__kernel_rem_pio2+0x5a8>
 800e15a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e15e:	4619      	mov	r1, r3
 800e160:	9b01      	ldr	r3, [sp, #4]
 800e162:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800e166:	e791      	b.n	800e08c <__kernel_rem_pio2+0x4d4>
 800e168:	465c      	mov	r4, fp
 800e16a:	2000      	movs	r0, #0
 800e16c:	2100      	movs	r1, #0
 800e16e:	e7de      	b.n	800e12e <__kernel_rem_pio2+0x576>
 800e170:	4602      	mov	r2, r0
 800e172:	460b      	mov	r3, r1
 800e174:	e7e2      	b.n	800e13c <__kernel_rem_pio2+0x584>
 800e176:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800e17a:	f7f2 f83f 	bl	80001fc <__adddf3>
 800e17e:	3401      	adds	r4, #1
 800e180:	e7e7      	b.n	800e152 <__kernel_rem_pio2+0x59a>
 800e182:	e9d8 4500 	ldrd	r4, r5, [r8]
 800e186:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800e18a:	4620      	mov	r0, r4
 800e18c:	4632      	mov	r2, r6
 800e18e:	463b      	mov	r3, r7
 800e190:	4629      	mov	r1, r5
 800e192:	f7f2 f833 	bl	80001fc <__adddf3>
 800e196:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e19a:	4602      	mov	r2, r0
 800e19c:	460b      	mov	r3, r1
 800e19e:	4620      	mov	r0, r4
 800e1a0:	4629      	mov	r1, r5
 800e1a2:	f7f2 f829 	bl	80001f8 <__aeabi_dsub>
 800e1a6:	4632      	mov	r2, r6
 800e1a8:	463b      	mov	r3, r7
 800e1aa:	f7f2 f827 	bl	80001fc <__adddf3>
 800e1ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e1b2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 800e1b6:	ed88 7b00 	vstr	d7, [r8]
 800e1ba:	f109 39ff 	add.w	r9, r9, #4294967295	; 0xffffffff
 800e1be:	e776      	b.n	800e0ae <__kernel_rem_pio2+0x4f6>
 800e1c0:	e9da 8900 	ldrd	r8, r9, [sl]
 800e1c4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 800e1c8:	4640      	mov	r0, r8
 800e1ca:	4632      	mov	r2, r6
 800e1cc:	463b      	mov	r3, r7
 800e1ce:	4649      	mov	r1, r9
 800e1d0:	f7f2 f814 	bl	80001fc <__adddf3>
 800e1d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e1d8:	4602      	mov	r2, r0
 800e1da:	460b      	mov	r3, r1
 800e1dc:	4640      	mov	r0, r8
 800e1de:	4649      	mov	r1, r9
 800e1e0:	f7f2 f80a 	bl	80001f8 <__aeabi_dsub>
 800e1e4:	4632      	mov	r2, r6
 800e1e6:	463b      	mov	r3, r7
 800e1e8:	f7f2 f808 	bl	80001fc <__adddf3>
 800e1ec:	ed9d 7b04 	vldr	d7, [sp, #16]
 800e1f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800e1f4:	ed8a 7b00 	vstr	d7, [sl]
 800e1f8:	3c01      	subs	r4, #1
 800e1fa:	e75e      	b.n	800e0ba <__kernel_rem_pio2+0x502>
 800e1fc:	ab48      	add	r3, sp, #288	; 0x120
 800e1fe:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800e202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e206:	f7f1 fff9 	bl	80001fc <__adddf3>
 800e20a:	f10b 3bff 	add.w	fp, fp, #4294967295	; 0xffffffff
 800e20e:	e75a      	b.n	800e0c6 <__kernel_rem_pio2+0x50e>
 800e210:	9b01      	ldr	r3, [sp, #4]
 800e212:	9a01      	ldr	r2, [sp, #4]
 800e214:	601d      	str	r5, [r3, #0]
 800e216:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 800e21a:	605c      	str	r4, [r3, #4]
 800e21c:	609f      	str	r7, [r3, #8]
 800e21e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 800e222:	60d3      	str	r3, [r2, #12]
 800e224:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e228:	6110      	str	r0, [r2, #16]
 800e22a:	6153      	str	r3, [r2, #20]
 800e22c:	e72e      	b.n	800e08c <__kernel_rem_pio2+0x4d4>
 800e22e:	bf00      	nop
 800e230:	41700000 	.word	0x41700000
 800e234:	3e700000 	.word	0x3e700000

0800e238 <__kernel_sin>:
 800e238:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e23c:	ed2d 8b04 	vpush	{d8-d9}
 800e240:	eeb0 8a41 	vmov.f32	s16, s2
 800e244:	eef0 8a61 	vmov.f32	s17, s3
 800e248:	ec55 4b10 	vmov	r4, r5, d0
 800e24c:	b083      	sub	sp, #12
 800e24e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e252:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800e256:	9001      	str	r0, [sp, #4]
 800e258:	da06      	bge.n	800e268 <__kernel_sin+0x30>
 800e25a:	ee10 0a10 	vmov	r0, s0
 800e25e:	4629      	mov	r1, r5
 800e260:	f7f2 fc32 	bl	8000ac8 <__aeabi_d2iz>
 800e264:	2800      	cmp	r0, #0
 800e266:	d051      	beq.n	800e30c <__kernel_sin+0xd4>
 800e268:	4622      	mov	r2, r4
 800e26a:	462b      	mov	r3, r5
 800e26c:	4620      	mov	r0, r4
 800e26e:	4629      	mov	r1, r5
 800e270:	f7f2 f97a 	bl	8000568 <__aeabi_dmul>
 800e274:	4682      	mov	sl, r0
 800e276:	468b      	mov	fp, r1
 800e278:	4602      	mov	r2, r0
 800e27a:	460b      	mov	r3, r1
 800e27c:	4620      	mov	r0, r4
 800e27e:	4629      	mov	r1, r5
 800e280:	f7f2 f972 	bl	8000568 <__aeabi_dmul>
 800e284:	a341      	add	r3, pc, #260	; (adr r3, 800e38c <__kernel_sin+0x154>)
 800e286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e28a:	4680      	mov	r8, r0
 800e28c:	4689      	mov	r9, r1
 800e28e:	4650      	mov	r0, sl
 800e290:	4659      	mov	r1, fp
 800e292:	f7f2 f969 	bl	8000568 <__aeabi_dmul>
 800e296:	a33f      	add	r3, pc, #252	; (adr r3, 800e394 <__kernel_sin+0x15c>)
 800e298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e29c:	f7f1 ffac 	bl	80001f8 <__aeabi_dsub>
 800e2a0:	4652      	mov	r2, sl
 800e2a2:	465b      	mov	r3, fp
 800e2a4:	f7f2 f960 	bl	8000568 <__aeabi_dmul>
 800e2a8:	a33c      	add	r3, pc, #240	; (adr r3, 800e39c <__kernel_sin+0x164>)
 800e2aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ae:	f7f1 ffa5 	bl	80001fc <__adddf3>
 800e2b2:	4652      	mov	r2, sl
 800e2b4:	465b      	mov	r3, fp
 800e2b6:	f7f2 f957 	bl	8000568 <__aeabi_dmul>
 800e2ba:	a33a      	add	r3, pc, #232	; (adr r3, 800e3a4 <__kernel_sin+0x16c>)
 800e2bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2c0:	f7f1 ff9a 	bl	80001f8 <__aeabi_dsub>
 800e2c4:	4652      	mov	r2, sl
 800e2c6:	465b      	mov	r3, fp
 800e2c8:	f7f2 f94e 	bl	8000568 <__aeabi_dmul>
 800e2cc:	a337      	add	r3, pc, #220	; (adr r3, 800e3ac <__kernel_sin+0x174>)
 800e2ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2d2:	f7f1 ff93 	bl	80001fc <__adddf3>
 800e2d6:	9b01      	ldr	r3, [sp, #4]
 800e2d8:	4606      	mov	r6, r0
 800e2da:	460f      	mov	r7, r1
 800e2dc:	b9eb      	cbnz	r3, 800e31a <__kernel_sin+0xe2>
 800e2de:	4602      	mov	r2, r0
 800e2e0:	460b      	mov	r3, r1
 800e2e2:	4650      	mov	r0, sl
 800e2e4:	4659      	mov	r1, fp
 800e2e6:	f7f2 f93f 	bl	8000568 <__aeabi_dmul>
 800e2ea:	a325      	add	r3, pc, #148	; (adr r3, 800e380 <__kernel_sin+0x148>)
 800e2ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2f0:	f7f1 ff82 	bl	80001f8 <__aeabi_dsub>
 800e2f4:	4642      	mov	r2, r8
 800e2f6:	464b      	mov	r3, r9
 800e2f8:	f7f2 f936 	bl	8000568 <__aeabi_dmul>
 800e2fc:	4602      	mov	r2, r0
 800e2fe:	460b      	mov	r3, r1
 800e300:	4620      	mov	r0, r4
 800e302:	4629      	mov	r1, r5
 800e304:	f7f1 ff7a 	bl	80001fc <__adddf3>
 800e308:	4604      	mov	r4, r0
 800e30a:	460d      	mov	r5, r1
 800e30c:	ec45 4b10 	vmov	d0, r4, r5
 800e310:	b003      	add	sp, #12
 800e312:	ecbd 8b04 	vpop	{d8-d9}
 800e316:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e31a:	4b1b      	ldr	r3, [pc, #108]	; (800e388 <__kernel_sin+0x150>)
 800e31c:	ec51 0b18 	vmov	r0, r1, d8
 800e320:	2200      	movs	r2, #0
 800e322:	f7f2 f921 	bl	8000568 <__aeabi_dmul>
 800e326:	4632      	mov	r2, r6
 800e328:	ec41 0b19 	vmov	d9, r0, r1
 800e32c:	463b      	mov	r3, r7
 800e32e:	4640      	mov	r0, r8
 800e330:	4649      	mov	r1, r9
 800e332:	f7f2 f919 	bl	8000568 <__aeabi_dmul>
 800e336:	4602      	mov	r2, r0
 800e338:	460b      	mov	r3, r1
 800e33a:	ec51 0b19 	vmov	r0, r1, d9
 800e33e:	f7f1 ff5b 	bl	80001f8 <__aeabi_dsub>
 800e342:	4652      	mov	r2, sl
 800e344:	465b      	mov	r3, fp
 800e346:	f7f2 f90f 	bl	8000568 <__aeabi_dmul>
 800e34a:	ec53 2b18 	vmov	r2, r3, d8
 800e34e:	f7f1 ff53 	bl	80001f8 <__aeabi_dsub>
 800e352:	a30b      	add	r3, pc, #44	; (adr r3, 800e380 <__kernel_sin+0x148>)
 800e354:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e358:	4606      	mov	r6, r0
 800e35a:	460f      	mov	r7, r1
 800e35c:	4640      	mov	r0, r8
 800e35e:	4649      	mov	r1, r9
 800e360:	f7f2 f902 	bl	8000568 <__aeabi_dmul>
 800e364:	4602      	mov	r2, r0
 800e366:	460b      	mov	r3, r1
 800e368:	4630      	mov	r0, r6
 800e36a:	4639      	mov	r1, r7
 800e36c:	f7f1 ff46 	bl	80001fc <__adddf3>
 800e370:	4602      	mov	r2, r0
 800e372:	460b      	mov	r3, r1
 800e374:	4620      	mov	r0, r4
 800e376:	4629      	mov	r1, r5
 800e378:	f7f1 ff3e 	bl	80001f8 <__aeabi_dsub>
 800e37c:	e7c4      	b.n	800e308 <__kernel_sin+0xd0>
 800e37e:	bf00      	nop
 800e380:	55555549 	.word	0x55555549
 800e384:	3fc55555 	.word	0x3fc55555
 800e388:	3fe00000 	.word	0x3fe00000
 800e38c:	5acfd57c 	.word	0x5acfd57c
 800e390:	3de5d93a 	.word	0x3de5d93a
 800e394:	8a2b9ceb 	.word	0x8a2b9ceb
 800e398:	3e5ae5e6 	.word	0x3e5ae5e6
 800e39c:	57b1fe7d 	.word	0x57b1fe7d
 800e3a0:	3ec71de3 	.word	0x3ec71de3
 800e3a4:	19c161d5 	.word	0x19c161d5
 800e3a8:	3f2a01a0 	.word	0x3f2a01a0
 800e3ac:	1110f8a6 	.word	0x1110f8a6
 800e3b0:	3f811111 	.word	0x3f811111
 800e3b4:	00000000 	.word	0x00000000

0800e3b8 <floor>:
 800e3b8:	ec51 0b10 	vmov	r0, r1, d0
 800e3bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e3c0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800e3c4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800e3c8:	2e13      	cmp	r6, #19
 800e3ca:	ee10 5a10 	vmov	r5, s0
 800e3ce:	ee10 8a10 	vmov	r8, s0
 800e3d2:	460c      	mov	r4, r1
 800e3d4:	dc32      	bgt.n	800e43c <floor+0x84>
 800e3d6:	2e00      	cmp	r6, #0
 800e3d8:	da14      	bge.n	800e404 <floor+0x4c>
 800e3da:	a333      	add	r3, pc, #204	; (adr r3, 800e4a8 <floor+0xf0>)
 800e3dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e3e0:	f7f1 ff0c 	bl	80001fc <__adddf3>
 800e3e4:	2200      	movs	r2, #0
 800e3e6:	2300      	movs	r3, #0
 800e3e8:	f7f2 fb4e 	bl	8000a88 <__aeabi_dcmpgt>
 800e3ec:	b138      	cbz	r0, 800e3fe <floor+0x46>
 800e3ee:	2c00      	cmp	r4, #0
 800e3f0:	da57      	bge.n	800e4a2 <floor+0xea>
 800e3f2:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800e3f6:	431d      	orrs	r5, r3
 800e3f8:	d001      	beq.n	800e3fe <floor+0x46>
 800e3fa:	4c2d      	ldr	r4, [pc, #180]	; (800e4b0 <floor+0xf8>)
 800e3fc:	2500      	movs	r5, #0
 800e3fe:	4621      	mov	r1, r4
 800e400:	4628      	mov	r0, r5
 800e402:	e025      	b.n	800e450 <floor+0x98>
 800e404:	4f2b      	ldr	r7, [pc, #172]	; (800e4b4 <floor+0xfc>)
 800e406:	4137      	asrs	r7, r6
 800e408:	ea01 0307 	and.w	r3, r1, r7
 800e40c:	4303      	orrs	r3, r0
 800e40e:	d01f      	beq.n	800e450 <floor+0x98>
 800e410:	a325      	add	r3, pc, #148	; (adr r3, 800e4a8 <floor+0xf0>)
 800e412:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e416:	f7f1 fef1 	bl	80001fc <__adddf3>
 800e41a:	2200      	movs	r2, #0
 800e41c:	2300      	movs	r3, #0
 800e41e:	f7f2 fb33 	bl	8000a88 <__aeabi_dcmpgt>
 800e422:	2800      	cmp	r0, #0
 800e424:	d0eb      	beq.n	800e3fe <floor+0x46>
 800e426:	2c00      	cmp	r4, #0
 800e428:	bfbe      	ittt	lt
 800e42a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800e42e:	fa43 f606 	asrlt.w	r6, r3, r6
 800e432:	19a4      	addlt	r4, r4, r6
 800e434:	ea24 0407 	bic.w	r4, r4, r7
 800e438:	2500      	movs	r5, #0
 800e43a:	e7e0      	b.n	800e3fe <floor+0x46>
 800e43c:	2e33      	cmp	r6, #51	; 0x33
 800e43e:	dd0b      	ble.n	800e458 <floor+0xa0>
 800e440:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800e444:	d104      	bne.n	800e450 <floor+0x98>
 800e446:	ee10 2a10 	vmov	r2, s0
 800e44a:	460b      	mov	r3, r1
 800e44c:	f7f1 fed6 	bl	80001fc <__adddf3>
 800e450:	ec41 0b10 	vmov	d0, r0, r1
 800e454:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e458:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800e45c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800e460:	fa23 f707 	lsr.w	r7, r3, r7
 800e464:	4207      	tst	r7, r0
 800e466:	d0f3      	beq.n	800e450 <floor+0x98>
 800e468:	a30f      	add	r3, pc, #60	; (adr r3, 800e4a8 <floor+0xf0>)
 800e46a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e46e:	f7f1 fec5 	bl	80001fc <__adddf3>
 800e472:	2200      	movs	r2, #0
 800e474:	2300      	movs	r3, #0
 800e476:	f7f2 fb07 	bl	8000a88 <__aeabi_dcmpgt>
 800e47a:	2800      	cmp	r0, #0
 800e47c:	d0bf      	beq.n	800e3fe <floor+0x46>
 800e47e:	2c00      	cmp	r4, #0
 800e480:	da02      	bge.n	800e488 <floor+0xd0>
 800e482:	2e14      	cmp	r6, #20
 800e484:	d103      	bne.n	800e48e <floor+0xd6>
 800e486:	3401      	adds	r4, #1
 800e488:	ea25 0507 	bic.w	r5, r5, r7
 800e48c:	e7b7      	b.n	800e3fe <floor+0x46>
 800e48e:	2301      	movs	r3, #1
 800e490:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800e494:	fa03 f606 	lsl.w	r6, r3, r6
 800e498:	4435      	add	r5, r6
 800e49a:	4545      	cmp	r5, r8
 800e49c:	bf38      	it	cc
 800e49e:	18e4      	addcc	r4, r4, r3
 800e4a0:	e7f2      	b.n	800e488 <floor+0xd0>
 800e4a2:	2500      	movs	r5, #0
 800e4a4:	462c      	mov	r4, r5
 800e4a6:	e7aa      	b.n	800e3fe <floor+0x46>
 800e4a8:	8800759c 	.word	0x8800759c
 800e4ac:	7e37e43c 	.word	0x7e37e43c
 800e4b0:	bff00000 	.word	0xbff00000
 800e4b4:	000fffff 	.word	0x000fffff

0800e4b8 <nan>:
 800e4b8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800e4c0 <nan+0x8>
 800e4bc:	4770      	bx	lr
 800e4be:	bf00      	nop
 800e4c0:	00000000 	.word	0x00000000
 800e4c4:	7ff80000 	.word	0x7ff80000

0800e4c8 <scalbn>:
 800e4c8:	b570      	push	{r4, r5, r6, lr}
 800e4ca:	ec55 4b10 	vmov	r4, r5, d0
 800e4ce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800e4d2:	4606      	mov	r6, r0
 800e4d4:	462b      	mov	r3, r5
 800e4d6:	b99a      	cbnz	r2, 800e500 <scalbn+0x38>
 800e4d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800e4dc:	4323      	orrs	r3, r4
 800e4de:	d036      	beq.n	800e54e <scalbn+0x86>
 800e4e0:	4b39      	ldr	r3, [pc, #228]	; (800e5c8 <scalbn+0x100>)
 800e4e2:	4629      	mov	r1, r5
 800e4e4:	ee10 0a10 	vmov	r0, s0
 800e4e8:	2200      	movs	r2, #0
 800e4ea:	f7f2 f83d 	bl	8000568 <__aeabi_dmul>
 800e4ee:	4b37      	ldr	r3, [pc, #220]	; (800e5cc <scalbn+0x104>)
 800e4f0:	429e      	cmp	r6, r3
 800e4f2:	4604      	mov	r4, r0
 800e4f4:	460d      	mov	r5, r1
 800e4f6:	da10      	bge.n	800e51a <scalbn+0x52>
 800e4f8:	a32b      	add	r3, pc, #172	; (adr r3, 800e5a8 <scalbn+0xe0>)
 800e4fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e4fe:	e03a      	b.n	800e576 <scalbn+0xae>
 800e500:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800e504:	428a      	cmp	r2, r1
 800e506:	d10c      	bne.n	800e522 <scalbn+0x5a>
 800e508:	ee10 2a10 	vmov	r2, s0
 800e50c:	4620      	mov	r0, r4
 800e50e:	4629      	mov	r1, r5
 800e510:	f7f1 fe74 	bl	80001fc <__adddf3>
 800e514:	4604      	mov	r4, r0
 800e516:	460d      	mov	r5, r1
 800e518:	e019      	b.n	800e54e <scalbn+0x86>
 800e51a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800e51e:	460b      	mov	r3, r1
 800e520:	3a36      	subs	r2, #54	; 0x36
 800e522:	4432      	add	r2, r6
 800e524:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800e528:	428a      	cmp	r2, r1
 800e52a:	dd08      	ble.n	800e53e <scalbn+0x76>
 800e52c:	2d00      	cmp	r5, #0
 800e52e:	a120      	add	r1, pc, #128	; (adr r1, 800e5b0 <scalbn+0xe8>)
 800e530:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e534:	da1c      	bge.n	800e570 <scalbn+0xa8>
 800e536:	a120      	add	r1, pc, #128	; (adr r1, 800e5b8 <scalbn+0xf0>)
 800e538:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e53c:	e018      	b.n	800e570 <scalbn+0xa8>
 800e53e:	2a00      	cmp	r2, #0
 800e540:	dd08      	ble.n	800e554 <scalbn+0x8c>
 800e542:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e546:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e54a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800e54e:	ec45 4b10 	vmov	d0, r4, r5
 800e552:	bd70      	pop	{r4, r5, r6, pc}
 800e554:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800e558:	da19      	bge.n	800e58e <scalbn+0xc6>
 800e55a:	f24c 3350 	movw	r3, #50000	; 0xc350
 800e55e:	429e      	cmp	r6, r3
 800e560:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800e564:	dd0a      	ble.n	800e57c <scalbn+0xb4>
 800e566:	a112      	add	r1, pc, #72	; (adr r1, 800e5b0 <scalbn+0xe8>)
 800e568:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e56c:	2b00      	cmp	r3, #0
 800e56e:	d1e2      	bne.n	800e536 <scalbn+0x6e>
 800e570:	a30f      	add	r3, pc, #60	; (adr r3, 800e5b0 <scalbn+0xe8>)
 800e572:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e576:	f7f1 fff7 	bl	8000568 <__aeabi_dmul>
 800e57a:	e7cb      	b.n	800e514 <scalbn+0x4c>
 800e57c:	a10a      	add	r1, pc, #40	; (adr r1, 800e5a8 <scalbn+0xe0>)
 800e57e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e582:	2b00      	cmp	r3, #0
 800e584:	d0b8      	beq.n	800e4f8 <scalbn+0x30>
 800e586:	a10e      	add	r1, pc, #56	; (adr r1, 800e5c0 <scalbn+0xf8>)
 800e588:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e58c:	e7b4      	b.n	800e4f8 <scalbn+0x30>
 800e58e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800e592:	3236      	adds	r2, #54	; 0x36
 800e594:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800e598:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800e59c:	4620      	mov	r0, r4
 800e59e:	4b0c      	ldr	r3, [pc, #48]	; (800e5d0 <scalbn+0x108>)
 800e5a0:	2200      	movs	r2, #0
 800e5a2:	e7e8      	b.n	800e576 <scalbn+0xae>
 800e5a4:	f3af 8000 	nop.w
 800e5a8:	c2f8f359 	.word	0xc2f8f359
 800e5ac:	01a56e1f 	.word	0x01a56e1f
 800e5b0:	8800759c 	.word	0x8800759c
 800e5b4:	7e37e43c 	.word	0x7e37e43c
 800e5b8:	8800759c 	.word	0x8800759c
 800e5bc:	fe37e43c 	.word	0xfe37e43c
 800e5c0:	c2f8f359 	.word	0xc2f8f359
 800e5c4:	81a56e1f 	.word	0x81a56e1f
 800e5c8:	43500000 	.word	0x43500000
 800e5cc:	ffff3cb0 	.word	0xffff3cb0
 800e5d0:	3c900000 	.word	0x3c900000

0800e5d4 <_init>:
 800e5d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5d6:	bf00      	nop
 800e5d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5da:	bc08      	pop	{r3}
 800e5dc:	469e      	mov	lr, r3
 800e5de:	4770      	bx	lr

0800e5e0 <_fini>:
 800e5e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e5e2:	bf00      	nop
 800e5e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e5e6:	bc08      	pop	{r3}
 800e5e8:	469e      	mov	lr, r3
 800e5ea:	4770      	bx	lr
