// Seed: 361936288
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout id_6;
  output id_5;
  input id_4;
  inout id_3;
  output id_2;
  input id_1;
  assign id_3 = 1;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  assign id_6 = 1'd0;
  type_16(
      1, 1 && id_5
  );
  logic id_10;
  logic id_11;
endmodule
