{
  "Top": "cpu",
  "RtlTop": "cpu",
  "RtlPrefix": "",
  "RtlSubPrefix": "cpu_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "mem": {
      "index": "0",
      "direction": "inout",
      "srcType": "ap_uint<32>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "mem_address0",
          "name": "mem_address0",
          "usage": "address",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mem_ce0",
          "name": "mem_ce0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mem_we0",
          "name": "mem_we0",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mem_d0",
          "name": "mem_d0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "mem_q0",
          "name": "mem_q0",
          "usage": "data",
          "direction": "in"
        }
      ]
    },
    "pstrb": {
      "index": "1",
      "direction": "out",
      "srcType": "*",
      "srcSize": "8",
      "hwRefs": [{
          "type": "port",
          "interface": "pstrb",
          "name": "pstrb",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "cpu"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "cpu",
    "Version": "1.0",
    "DisplayName": "Cpu",
    "Revision": "2114460649",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_cpu_1_0.zip"
  },
  "Files": {
    "CSource": [
      "..\/..\/..\/hls_riscv\/RISCV-RV32I-H1\/riscv32i.h",
      "..\/..\/..\/hls_riscv\/RISCV-RV32I-H1\/riscv32i.cc"
    ],
    "TestBench": [
      "..\/..\/..\/hls_riscv\/RISCV-RV32I-H1\/riscv32i_tb.cc",
      "..\/..\/..\/graphcore\/kernels\/mult_int\/mult_int.txt"
    ],
    "Vhdl": [
      "impl\/vhdl\/cpu_cpu_Pipeline_PROGRAM_LOOP.vhd",
      "impl\/vhdl\/cpu_cpu_Pipeline_VITIS_LOOP_27_1.vhd",
      "impl\/vhdl\/cpu_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/cpu_mul_32s_32s_32_2_1.vhd",
      "impl\/vhdl\/cpu_reg_file_RAM_1WNR_AUTO_1R1W.vhd",
      "impl\/vhdl\/cpu.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/cpu_cpu_Pipeline_PROGRAM_LOOP.v",
      "impl\/verilog\/cpu_cpu_Pipeline_VITIS_LOOP_27_1.v",
      "impl\/verilog\/cpu_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/cpu_mul_32s_32s_32_2_1.v",
      "impl\/verilog\/cpu_reg_file_RAM_1WNR_AUTO_1R1W.dat",
      "impl\/verilog\/cpu_reg_file_RAM_1WNR_AUTO_1R1W.v",
      "impl\/verilog\/cpu.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/cpu.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_idle": "idle",
        "ap_ready": "ready"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    },
    "mem_address0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "10",
      "portMap": {"mem_address0": "DATA"},
      "ports": ["mem_address0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mem"
        }]
    },
    "mem_d0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"mem_d0": "DATA"},
      "ports": ["mem_d0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mem"
        }]
    },
    "mem_q0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_memory",
      "mode": "slave",
      "dataWidth": "32",
      "portMap": {"mem_q0": "DATA"},
      "ports": ["mem_q0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_memory",
          "register_option": "0",
          "argName": "mem"
        }]
    },
    "pstrb": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "4",
      "portMap": {"pstrb": "DATA"},
      "ports": ["pstrb"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "pstrb"
        }]
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "mem_address0": {
      "dir": "out",
      "width": "10"
    },
    "mem_ce0": {
      "dir": "out",
      "width": "1"
    },
    "mem_we0": {
      "dir": "out",
      "width": "1"
    },
    "mem_d0": {
      "dir": "out",
      "width": "32"
    },
    "mem_q0": {
      "dir": "in",
      "width": "32"
    },
    "pstrb": {
      "dir": "out",
      "width": "4"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "cpu",
      "BindInstances": "reg_file_U",
      "Instances": [
        {
          "ModuleName": "cpu_Pipeline_VITIS_LOOP_27_1",
          "InstanceName": "grp_cpu_Pipeline_VITIS_LOOP_27_1_fu_32",
          "BindInstances": "icmp_ln27_fu_54_p2 add_ln27_fu_60_p2"
        },
        {
          "ModuleName": "cpu_Pipeline_PROGRAM_LOOP",
          "InstanceName": "grp_cpu_Pipeline_PROGRAM_LOOP_fu_38",
          "BindInstances": "icmp_ln42_fu_508_p2 icmp_ln60_fu_573_p2 func7_1_fu_579_p3 icmp_ln101_fu_818_p2 addr_fu_829_p2 res_b_fu_839_p2 pc_2_fu_844_p2 grp_fu_480_p2 xor_ln191_fu_959_p2 res_j_8_fu_965_p3 grp_fu_480_p2 res_j_7_fu_971_p3 grp_fu_485_p2 xor_ln189_fu_977_p2 res_j_6_fu_983_p3 grp_fu_485_p2 res_j_5_fu_989_p3 icmp_ln187_fu_995_p2 res_j_4_fu_1000_p3 icmp_ln186_fu_1006_p2 res_j_3_fu_1011_p3 grp_fu_451_p2 grp_fu_474_p2 grp_fu_480_p2 grp_fu_485_p2 res_10_fu_944_p2 res_9_fu_949_p2 res_8_fu_954_p2 res_7_fu_1053_p2 res_6_fu_1058_p2 res_5_fu_1063_p2 res_4_fu_1068_p2 res_3_fu_1073_p2 icmp_ln141_fu_923_p2 icmp_ln141_1_fu_928_p2 and_ln141_fu_933_p2 mul_32s_32s_32_2_1_U2 res_fu_1078_p2 grp_fu_451_p2 grp_fu_474_p2 icmp_ln230_fu_1107_p2 icmp_ln19_fu_1116_p2 icmp_ln19_1_fu_1121_p2 or_ln19_fu_1126_p2 icmp_ln19_2_fu_1132_p2 or_ln19_1_fu_1137_p2 icmp_ln236_fu_1150_p2 spec_select_fu_1156_p3"
        }
      ]
    },
    "Info": {
      "cpu_Pipeline_VITIS_LOOP_27_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cpu_Pipeline_PROGRAM_LOOP": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "cpu": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "cpu_Pipeline_VITIS_LOOP_27_1": {
        "Latency": {
          "LatencyBest": "34",
          "LatencyAvg": "34",
          "LatencyWorst": "34",
          "PipelineII": "33",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.667"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_27_1",
            "TripCount": "32",
            "Latency": "32",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "8",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "55",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cpu_Pipeline_PROGRAM_LOOP": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Loops": [{
            "Name": "PROGRAM_LOOP",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "7",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "938",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1701",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "cpu": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.912"
        },
        "Area": {
          "BRAM_18K": "2",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "~0",
          "DSP": "3",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "1",
          "FF": "956",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1855",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-01-31 20:49:58 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1"
  }
}
