
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000604                       # Number of seconds simulated
sim_ticks                                   604053000                       # Number of ticks simulated
final_tick                                  604053000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 465618                       # Simulator instruction rate (inst/s)
host_op_rate                                   653864                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              279876352                       # Simulator tick rate (ticks/s)
host_mem_usage                                 653052                       # Number of bytes of host memory used
host_seconds                                     2.16                       # Real time elapsed on the host
sim_insts                                     1004932                       # Number of instructions simulated
sim_ops                                       1411223                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           18432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          460032                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              478464                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        18432                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          18432                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst              288                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7188                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 7476                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           30513879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          761575557                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              792089436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      30513879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          30513879                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          30513879                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         761575557                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             792089436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples       288.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      7188.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                14920                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         7476                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       7476                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  478464                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   478464                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                563                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                478                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                396                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                421                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                387                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                384                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                411                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                393                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                497                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                552                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               528                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               524                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               563                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               513                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               406                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               460                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                      603956500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   7476                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     3721                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                     3152                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      593                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          669                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     711.557549                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    492.995617                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    409.408272                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            92     13.75%     13.75% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           96     14.35%     28.10% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           19      2.84%     30.94% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           15      2.24%     33.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639            9      1.35%     34.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           16      2.39%     36.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           17      2.54%     39.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023           10      1.49%     40.96% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151          395     59.04%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           669                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst        18432                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       460032                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 30513878.749050166458                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 761575557.111710429192                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst          288                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         7188                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst      9825500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    209402750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     34116.32                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29132.27                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      79053250                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                219228250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    37380000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      10574.27                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 29324.27                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        792.09                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     792.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          6.19                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      6.19                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.49                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      6798                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  90.93                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                       80786.05                       # Average gap between requests
system.mem_ctrl.pageHitRate                     90.93                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   1806420                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    944955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 24511620                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          16595280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              31735890                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1300800                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         48501300                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         13644480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy          95610960                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               234651705                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             388.462113                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime             531026500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       1623000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        7020000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     389175750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     35534500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       64326750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    106373000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   3034500                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                   1593900                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                 28867020                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          17824560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              36749040                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               1743360                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         50378880                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         12925440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy          92157060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               245273760                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             406.046754                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime             518449750                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1745500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        7540000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     374783250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     33659000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       75819750                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    110505500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   91542                       # Number of BP lookups
system.cpu.branchPred.condPredicted             89804                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               878                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                89446                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   87562                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.893701                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     607                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 38                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             714                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                556                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              158                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           71                       # Number of mispredicted indirect branches.
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     9                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       604053000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1208107                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             185305                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1015423                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       91542                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              88725                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        995272                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    1800                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                    3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles            84                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    176116                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   246                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1181564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.205074                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.367488                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   641435     54.29%     54.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23417      1.98%     56.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   149681     12.67%     68.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   367031     31.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1181564                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.075773                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.840508                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   163305                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                493595                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    515931                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                  7997                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    736                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                87626                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   168                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                1420495                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                   409                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    736                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   167631                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   43454                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1180                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    519457                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                449106                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                1419781                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents                     49                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      3                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 446417                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             1445003                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               6851398                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1947192                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1435817                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     9185                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 26                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             26                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     19962                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               385461                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              173021                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                39                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               35                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    1416986                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  40                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   1414873                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               379                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            5802                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        15849                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1181564                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.197458                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.301352                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              559105     47.32%     47.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              177818     15.05%     62.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               96868      8.20%     70.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              347773     29.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1181564                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 5      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                856859     60.56%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    7      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     60.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               385184     27.22%     87.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              172802     12.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                1414873                       # Type of FU issued
system.cpu.iq.rate                           1.171149                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4011657                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           1422825                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1413389                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  32                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1414852                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      16                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads               22                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         1691                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          525                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           68                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            17                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    736                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    3255                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 40150                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             1417026                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               633                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                385461                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               173021                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 26                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 40033                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             14                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            387                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          366                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  753                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               1413895                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                384516                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               978                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       557285                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    90385                       # Number of branches executed
system.cpu.iew.exec_stores                     172769                       # Number of stores executed
system.cpu.iew.exec_rate                     1.170339                       # Inst execution rate
system.cpu.iew.wb_sent                        1413568                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       1413405                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    905002                       # num instructions producing a value
system.cpu.iew.wb_consumers                   1227493                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.169934                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.737277                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts            5753                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              37                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               716                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1179813                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.196141                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.332738                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       585262     49.61%     49.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       147392     12.49%     62.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        77646      6.58%     68.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       369513     31.32%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1179813                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1004932                       # Number of instructions committed
system.cpu.commit.committedOps                1411223                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         556266                       # Number of memory references committed
system.cpu.commit.loads                        383770                       # Number of loads committed
system.cpu.commit.membars                          14                       # Number of memory barriers committed
system.cpu.commit.branches                      89946                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1322717                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  408                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           854954     60.58%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               3      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     60.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          383770     27.19%     87.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         172480     12.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1411223                       # Class of committed instruction
system.cpu.commit.bw_lim_events                369513                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      2227146                       # The number of ROB reads
system.cpu.rob.rob_writes                     2835709                       # The number of ROB writes
system.cpu.timesIdled                             242                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           26543                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1004932                       # Number of Instructions Simulated
system.cpu.committedOps                       1411223                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.202178                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.202178                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.831824                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.831824                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1870835                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1084598                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   5392043                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   352623                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  556568                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     57                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           492.694990                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              443945                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             13071                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.964119                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            183000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   492.694990                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.962295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.962295                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          358                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2237187                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2237187                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       370993                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          370993                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data        59853                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          59853                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           14                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           14                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data           14                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           14                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data       430846                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           430846                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       430846                       # number of overall hits
system.cpu.dcache.overall_hits::total          430846                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        13196                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13196                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       111959                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111959                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       125155                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         125155                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       125155                       # number of overall misses
system.cpu.dcache.overall_misses::total        125155                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    672700000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    672700000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   7148966498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   7148966498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   7821666498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   7821666498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   7821666498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   7821666498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       384189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       384189                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       171812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       171812                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           14                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       556001                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       556001                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       556001                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       556001                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.034348                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.034348                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.651637                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.651637                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.225099                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.225099                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.225099                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.225099                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50977.568960                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50977.568960                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63853.432935                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63853.432935                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 62495.837146                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 62495.837146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 62495.837146                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 62495.837146                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          267                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    29.666667                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11295                       # number of writebacks
system.cpu.dcache.writebacks::total             11295                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10713                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10713                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       101370                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       101370                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data       112083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       112083                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       112083                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       112083                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2483                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2483                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10589                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10589                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        13072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13072                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13072                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        13072                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    126093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    126093500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    546088500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    546088500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    672182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    672182000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    672182000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    672182000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006463                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.061631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.061631                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.023511                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023511                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.023511                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023511                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50782.722513                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50782.722513                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 51571.300406                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 51571.300406                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 51421.511628                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 51421.511628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 51421.511628                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 51421.511628                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12559                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           252.880381                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              176031                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               304                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            579.049342                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   252.880381                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.493907                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.493907                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            704768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           704768                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       175727                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          175727                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       175727                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           175727                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       175727                       # number of overall hits
system.cpu.icache.overall_hits::total          175727                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst          389                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           389                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst          389                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            389                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          389                       # number of overall misses
system.cpu.icache.overall_misses::total           389                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     30247000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     30247000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst     30247000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     30247000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     30247000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     30247000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       176116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       176116                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       176116                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       176116                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       176116                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       176116                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002209                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002209                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002209                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002209                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002209                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002209                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 77755.784062                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77755.784062                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 77755.784062                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77755.784062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 77755.784062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77755.784062                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           84                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           84                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           84                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           84                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           84                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          305                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          305                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst          305                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          305                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          305                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          305                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     24849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     24849000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     24849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     24849000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     24849000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     24849000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001732                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001732                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001732                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001732                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001732                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81472.131148                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 81472.131148                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81472.131148                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 81472.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81472.131148                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 81472.131148                       # average overall mshr miss latency
system.cpu.icache.replacements                      3                       # number of replacements
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         5454.234177                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs              24668                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs             7476                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             3.299625                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle            72500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.cpu.inst   241.044589                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data  5213.189588                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.014712                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.318188                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.332900                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         7476                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         7421                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.456299                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses           204852                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses          204852                       # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.WritebackDirty_hits::.writebacks        11295                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total        11295                       # number of WritebackDirty hits
system.cpu.l2cache.ReadExReq_hits::.cpu.data         4675                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total         4675                       # number of ReadExReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.inst           16                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::.cpu.data         1206                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total         1222                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::.cpu.inst           16                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::.cpu.data         5881                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total            5897                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.cpu.inst           16                       # number of overall hits
system.cpu.l2cache.overall_hits::.cpu.data         5881                       # number of overall hits
system.cpu.l2cache.overall_hits::total           5897                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data         5914                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total         5914                       # number of ReadExReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst          289                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data         1277                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total         1566                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::.cpu.inst          289                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data         7191                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total          7480                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst          289                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data         7191                       # number of overall misses
system.cpu.l2cache.overall_misses::total         7480                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::.cpu.data    459269500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total    459269500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.inst     23998500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.cpu.data    104162000                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total    128160500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.inst     23998500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.cpu.data    563431500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total    587430000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.inst     23998500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.cpu.data    563431500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total    587430000                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::.writebacks        11295                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total        11295                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.cpu.data        10589                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total        10589                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst          305                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data         2483                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total         2788                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::.cpu.inst          305                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data        13072                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total        13377                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst          305                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data        13072                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total        13377                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data     0.558504                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.558504                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.947541                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.514297                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.561693                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst     0.947541                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data     0.550107                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.559169                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst     0.947541                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data     0.550107                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.559169                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.cpu.data 77658.014880                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77658.014880                       # average ReadExReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 83039.792388                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 81567.736883                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 81839.399745                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.inst 83039.792388                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.cpu.data 78352.315394                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 78533.422460                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.inst 83039.792388                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.cpu.data 78352.315394                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 78533.422460                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::.cpu.data            3                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::.cpu.data            3                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu.l2cache.ReadExReq_mshr_misses::.cpu.data         5914                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total         5914                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          289                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1274                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total         1563                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.inst          289                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.cpu.data         7188                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total         7477                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.inst          289                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.cpu.data         7188                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total         7477                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    400129500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total    400129500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     21118500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     91205500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total    112324000                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.inst     21118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.cpu.data    491335000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total    512453500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.inst     21118500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.cpu.data    491335000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total    512453500                       # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.558504                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.558504                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.947541                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.513089                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.560617                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.inst     0.947541                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.cpu.data     0.549878                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.558944                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.inst     0.947541                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.cpu.data     0.549878                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.558944                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 67658.014880                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67658.014880                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 73074.394464                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71589.874411                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71864.363404                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 73074.394464                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.cpu.data 68354.897051                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68537.314431                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 73074.394464                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.cpu.data 68354.897051                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68537.314431                       # average overall mshr miss latency
system.cpu.l2cache.replacements                     0                       # number of replacements
system.l2bus.snoop_filter.tot_requests          25939                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        12571                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests           29                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                2786                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11295                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              1267                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq              10589                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp             10589                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           2788                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side          612                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side        38702                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   39314                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        19456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      1559424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1578880                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              13377                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.002841                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.053224                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    13339     99.72%     99.72% # Request fanout histogram
system.l2bus.snoop_fanout::1                       38      0.28%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                13377                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             35559500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                5.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              760000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.1                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            32678997                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               5.4                       # Layer utilization (%)
system.membus.snoop_filter.tot_requests          7476                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    604053000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1562                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5914                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5914                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1562                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.mem_ctrl.port        14952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  14952                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.mem_ctrl.port       478464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  478464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7476                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7476    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7476                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3738000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer0.occupancy           20351250                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
