VERSION {1.0}
PTDEF {instance} {pin} {cell} {edge} {clock_edge} {clock} {phase}
BANNER
  {Module} {I2CAndMemory}
  {Timing} {LATE}
  {Slew Propagation} {WORST}
  {Operating Condition} {slow_1_62V_175C}
  {PVT Mode} {max}
  {Tree Type} {worst_case}
  {Process} {1.000}
  {Voltage} {1.620}
  {Temperature} {175.000}
  {time unit} {1.000 ns}
  {capacitance unit} {1.000 pF}
  {resistance unit} {1.000 kOhm}
  {TOOL} {v21.15-s110_1 ((64bit) 09/23/2022 13:14 (Linux 3.10.0-693.el7.x86_64))}
  {DATE} {February 10, 2026}
END_BANNER
PATH 1
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/rw_en_reg} {CN}
  ENDPT {mem_inst/rw_en_reg} {RN} {SDFFRQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.316}
    {-} {Recovery} {1.908}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {64.328}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.554}
    {=} {Slack Time} {57.774}
  END_SLK_CLC
  SLK 57.774
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {61.104} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.060} {0.000} {2.698} {0.583} {3.390} {61.164} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.131} {0.000} {3.946} {} {6.522} {64.295} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.033} {0.000} {3.946} {0.838} {6.554} {64.328} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {7.753} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {7.754} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {8.058} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {8.075} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {8.532} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.314} {0.432} {66.316} {8.542} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 1
PATH 2
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[1]} {CN}
  ENDPT {mem_inst/registers_en_reg[1]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.322}
    {-} {Recovery} {-0.062}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.303}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.393}
    {=} {Slack Time} {58.910}
  END_SLK_CLC
  SLK 58.910
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {62.240} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {62.307} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {66.278} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.025} {0.000} {5.122} {0.544} {7.393} {66.303} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {6.616} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {6.618} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.921} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.192} {0.234} {65.845} {6.935} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.319} {} {66.302} {7.391} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.020} {0.000} {0.320} {0.436} {66.322} {7.411} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 2
PATH 3
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[6]} {CN}
  ENDPT {mem_inst/registers_en_reg[6]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.323}
    {-} {Recovery} {-0.059}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.302}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.386}
    {=} {Slack Time} {58.916}
  END_SLK_CLC
  SLK 58.916
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {62.246} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {62.313} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {66.284} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.019} {0.000} {5.121} {0.544} {7.386} {66.302} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {6.611} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {6.612} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.916} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {6.933} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {7.390} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.314} {0.432} {66.323} {7.407} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 3
PATH 4
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[36]} {CN}
  ENDPT {mem_inst/registers_en_reg[36]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.316}
    {-} {Recovery} {-0.041}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.278}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.603}
    {=} {Slack Time} {59.674}
  END_SLK_CLC
  SLK 59.674
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.004} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.060} {0.000} {2.698} {0.583} {3.390} {63.065} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.131} {0.000} {3.946} {} {6.522} {66.196} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.082} {0.000} {3.945} {0.838} {6.603} {66.278} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.852} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.854} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.157} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {6.174} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {6.632} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.010} {0.000} {0.314} {0.432} {66.316} {6.642} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 4
PATH 5
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[27]} {CN}
  ENDPT {mem_inst/registers_en_reg[27]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.301}
    {-} {Recovery} {-0.037}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.258}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.565}
    {=} {Slack Time} {59.693}
  END_SLK_CLC
  SLK 59.693
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.023} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.060} {0.000} {2.698} {0.583} {3.390} {63.083} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.131} {0.000} {3.946} {} {6.522} {66.215} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.043} {0.000} {3.946} {0.838} {6.565} {66.258} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.834} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.835} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.139} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.015} {0.000} {0.192} {0.234} {65.847} {6.154} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.444} {0.000} {0.299} {} {66.291} {6.598} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.010} {0.000} {0.301} {0.408} {66.301} {6.608} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 5
PATH 6
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[3]} {CN}
  ENDPT {mem_inst/registers_en_reg[3]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.320}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.282}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.539}
    {=} {Slack Time} {59.743}
  END_SLK_CLC
  SLK 59.743
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.072} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.060} {0.000} {2.698} {0.583} {3.390} {63.133} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.131} {0.000} {3.946} {} {6.522} {66.264} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.017} {0.000} {3.946} {0.838} {6.539} {66.282} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.784} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.785} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.089} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {6.106} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {6.564} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.014} {0.000} {0.314} {0.432} {66.320} {6.577} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 6
PATH 7
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[5]} {CN}
  ENDPT {mem_inst/registers_en_reg[5]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.320}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.282}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.538}
    {=} {Slack Time} {59.743}
  END_SLK_CLC
  SLK 59.743
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.073} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.060} {0.000} {2.698} {0.583} {3.390} {63.134} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.131} {0.000} {3.946} {} {6.522} {66.265} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.017} {0.000} {3.946} {0.838} {6.538} {66.282} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.783} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.785} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.088} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {6.105} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {6.563} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.014} {0.000} {0.314} {0.432} {66.320} {6.577} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 7
PATH 8
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[4]} {CN}
  ENDPT {mem_inst/registers_en_reg[4]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.320}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.282}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.537}
    {=} {Slack Time} {59.745}
  END_SLK_CLC
  SLK 59.745
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.074} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.060} {0.000} {2.698} {0.583} {3.390} {63.135} {} {} {} 
    INST {FE_OFC7_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.131} {0.000} {3.946} {} {6.522} {66.266} {} {68} {(186.90, 124.43) (188.02, 124.39)} 
    NET {} {} {} {} {} {FE_OFN9_rst_n} {} {0.016} {0.000} {3.946} {0.838} {6.537} {66.282} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.782} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.783} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.087} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {6.104} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {6.562} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.014} {0.000} {0.314} {0.432} {66.320} {6.576} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 8
PATH 9
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[23]} {CN}
  ENDPT {mem_inst/registers_en_reg[23]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.297}
    {-} {Recovery} {-0.035}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.253}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.474}
    {=} {Slack Time} {59.778}
  END_SLK_CLC
  SLK 59.778
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.108} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {2.698} {0.583} {3.356} {63.134} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.047} {0.000} {3.801} {} {6.402} {66.181} {} {67} {(242.90, 282.13) (244.02, 282.18)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN3_rst_n} {} {0.072} {0.000} {3.800} {0.808} {6.474} {66.253} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.748} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.750} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.053} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.192} {0.234} {65.846} {6.067} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.452} {0.000} {0.296} {} {66.297} {6.519} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.000} {0.000} {0.296} {0.407} {66.297} {6.519} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 9
PATH 10
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[22]} {CN}
  ENDPT {mem_inst/registers_en_reg[22]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.306}
    {-} {Recovery} {-0.036}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.261}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.476}
    {=} {Slack Time} {59.785}
  END_SLK_CLC
  SLK 59.785
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.115} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {2.698} {0.583} {3.356} {63.141} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.047} {0.000} {3.801} {} {6.402} {66.188} {} {67} {(242.90, 282.13) (244.02, 282.18)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN3_rst_n} {} {0.074} {0.000} {3.800} {0.808} {6.476} {66.261} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.741} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.743} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.046} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.192} {0.234} {65.846} {6.060} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.452} {0.000} {0.296} {} {66.297} {6.512} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.008} {0.000} {0.297} {0.407} {66.306} {6.520} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 10
PATH 11
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[18]} {CN}
  ENDPT {mem_inst/registers_en_reg[18]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.307}
    {-} {Recovery} {-0.036}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.263}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.468}
    {=} {Slack Time} {59.795}
  END_SLK_CLC
  SLK 59.795
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.124} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {2.698} {0.583} {3.356} {63.150} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.047} {0.000} {3.801} {} {6.402} {66.197} {} {67} {(242.90, 282.13) (244.02, 282.18)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN3_rst_n} {} {0.066} {0.000} {3.800} {0.808} {6.468} {66.263} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.732} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.733} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.037} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.192} {0.234} {65.846} {6.051} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.452} {0.000} {0.296} {} {66.297} {6.502} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.010} {0.000} {0.297} {0.407} {66.307} {6.512} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 11
PATH 12
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[19]} {CN}
  ENDPT {mem_inst/registers_en_reg[19]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.308}
    {-} {Recovery} {-0.036}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.264}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.468}
    {=} {Slack Time} {59.796}
  END_SLK_CLC
  SLK 59.796
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.126} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.026} {0.000} {2.698} {0.583} {3.356} {63.152} {} {} {} 
    INST {mem_inst/FE_OFC1_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {3.047} {0.000} {3.801} {} {6.402} {66.198} {} {67} {(242.90, 282.13) (244.02, 282.18)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN3_rst_n} {} {0.066} {0.000} {3.800} {0.808} {6.468} {66.264} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.731} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.732} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {6.036} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.192} {0.234} {65.846} {6.050} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.452} {0.000} {0.296} {} {66.297} {6.501} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.011} {0.000} {0.297} {0.407} {66.308} {6.512} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 12
PATH 13
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[0]} {CN}
  ENDPT {mem_inst/registers_en_reg[0]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.321}
    {-} {Recovery} {-0.045}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.286}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.113}
    {=} {Slack Time} {60.174}
  END_SLK_CLC
  SLK 60.174
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.504} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.066} {0.000} {2.698} {0.583} {3.396} {63.570} {} {} {} 
    INST {mem_inst/FE_OFC9_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.708} {0.000} {3.287} {} {6.104} {66.278} {} {58} {(94.78, 88.59) (93.66, 88.55)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN11_rst_n} {} {0.009} {0.000} {3.288} {0.700} {6.113} {66.286} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.353} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.354} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.658} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {5.675} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {6.132} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.314} {0.432} {66.321} {6.147} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 13
PATH 14
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[35]} {CN}
  ENDPT {mem_inst/registers_en_reg[35]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.325}
    {-} {Recovery} {-0.048}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.292}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.118}
    {=} {Slack Time} {60.175}
  END_SLK_CLC
  SLK 60.175
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.504} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.066} {0.000} {2.698} {0.583} {3.396} {63.571} {} {} {} 
    INST {mem_inst/FE_OFC9_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.708} {0.000} {3.287} {} {6.104} {66.279} {} {58} {(94.78, 88.59) (93.66, 88.55)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN11_rst_n} {} {0.014} {0.000} {3.288} {0.700} {6.118} {66.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.352} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.353} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.657} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.192} {0.234} {65.845} {5.671} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.319} {} {66.302} {6.127} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.023} {0.000} {0.320} {0.436} {66.325} {6.150} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 14
PATH 15
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[34]} {CN}
  ENDPT {mem_inst/registers_en_reg[34]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.325}
    {-} {Recovery} {-0.048}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.292}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.117}
    {=} {Slack Time} {60.175}
  END_SLK_CLC
  SLK 60.175
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.505} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.066} {0.000} {2.698} {0.583} {3.396} {63.571} {} {} {} 
    INST {mem_inst/FE_OFC9_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.708} {0.000} {3.287} {} {6.104} {66.279} {} {58} {(94.78, 88.59) (93.66, 88.55)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN11_rst_n} {} {0.013} {0.000} {3.288} {0.700} {6.117} {66.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.351} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.353} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.656} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.192} {0.234} {65.845} {5.670} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.319} {} {66.302} {6.126} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.023} {0.000} {0.320} {0.436} {66.325} {6.149} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 15
PATH 16
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[7]} {CN}
  ENDPT {mem_inst/registers_en_reg[7]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.322}
    {-} {Recovery} {-0.048}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.289}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {6.112}
    {=} {Slack Time} {60.177}
  END_SLK_CLC
  SLK 60.177
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.507} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.066} {0.000} {2.698} {0.583} {3.396} {63.573} {} {} {} 
    INST {mem_inst/FE_OFC9_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.708} {0.000} {3.287} {} {6.104} {66.281} {} {58} {(94.78, 88.59) (93.66, 88.55)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN11_rst_n} {} {0.008} {0.000} {3.288} {0.700} {6.112} {66.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.349} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.351} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.654} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.192} {0.234} {65.845} {5.668} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {v} {Q} {v} {} {BUHDX12} {0.456} {0.000} {0.319} {} {66.302} {6.124} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.020} {0.000} {0.320} {0.436} {66.322} {6.145} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 16
PATH 17
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[11]} {CN}
  ENDPT {mem_inst/registers_en_reg[11]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.321}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.288}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.973}
    {=} {Slack Time} {60.315}
  END_SLK_CLC
  SLK 60.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.645} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.698} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.238} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.050} {0.000} {3.046} {0.652} {5.973} {66.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.212} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.213} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.517} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.529} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.995} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.316} {0.439} {66.321} {6.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 17
PATH 18
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[10]} {CN}
  ENDPT {mem_inst/registers_en_reg[10]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.321}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.288}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.973}
    {=} {Slack Time} {60.315}
  END_SLK_CLC
  SLK 60.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.645} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.698} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.238} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.050} {0.000} {3.046} {0.652} {5.973} {66.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.212} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.213} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.517} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.529} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.994} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.316} {0.439} {66.321} {6.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 18
PATH 19
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[13]} {CN}
  ENDPT {mem_inst/registers_en_reg[13]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.321}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.288}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.973}
    {=} {Slack Time} {60.315}
  END_SLK_CLC
  SLK 60.315
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.645} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.698} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.238} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.050} {0.000} {3.046} {0.652} {5.973} {66.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.211} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.213} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.516} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.529} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.994} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.316} {0.439} {66.321} {6.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 19
PATH 20
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[14]} {CN}
  ENDPT {mem_inst/registers_en_reg[14]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.322}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.288}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.973}
    {=} {Slack Time} {60.316}
  END_SLK_CLC
  SLK 60.316
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.646} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.699} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.239} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.050} {0.000} {3.046} {0.652} {5.973} {66.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.211} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.212} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.516} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.528} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.994} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.316} {0.439} {66.322} {6.006} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 20
PATH 21
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[15]} {CN}
  ENDPT {mem_inst/registers_en_reg[15]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.322}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.288}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.971}
    {=} {Slack Time} {60.318}
  END_SLK_CLC
  SLK 60.318
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.648} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.700} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.241} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.048} {0.000} {3.046} {0.652} {5.971} {66.288} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.209} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.210} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.514} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.526} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.992} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.316} {0.439} {66.322} {6.004} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 21
PATH 22
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[20]} {CN}
  ENDPT {mem_inst/registers_en_reg[20]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.318}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.285}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.956}
    {=} {Slack Time} {60.329}
  END_SLK_CLC
  SLK 60.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.659} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.712} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.252} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.034} {0.000} {3.047} {0.652} {5.956} {66.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.198} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.199} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.503} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.515} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.981} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.009} {0.000} {0.316} {0.439} {66.318} {5.989} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 22
PATH 23
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[17]} {CN}
  ENDPT {mem_inst/registers_en_reg[17]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.318}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.285}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.956}
    {=} {Slack Time} {60.329}
  END_SLK_CLC
  SLK 60.329
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.659} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.712} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.252} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.033} {0.000} {3.047} {0.652} {5.956} {66.285} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.197} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.199} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.502} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.515} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.980} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.009} {0.000} {0.316} {0.439} {66.318} {5.989} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 23
PATH 24
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[16]} {CN}
  ENDPT {mem_inst/registers_en_reg[16]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.320}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.287}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.953}
    {=} {Slack Time} {60.335}
  END_SLK_CLC
  SLK 60.335
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.664} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.717} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.257} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.030} {0.000} {3.047} {0.652} {5.953} {66.287} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.192} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.193} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.497} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.509} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.975} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.316} {0.439} {66.320} {5.986} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 24
PATH 25
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[8]} {CN}
  ENDPT {mem_inst/registers_en_reg[8]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.320}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.287}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.952}
    {=} {Slack Time} {60.336}
  END_SLK_CLC
  SLK 60.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.665} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.718} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.258} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.029} {0.000} {3.047} {0.652} {5.952} {66.287} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.191} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.192} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.496} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.508} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.974} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.316} {0.439} {66.320} {5.985} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 25
PATH 26
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[12]} {CN}
  ENDPT {mem_inst/registers_en_reg[12]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.322}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.289}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.952}
    {=} {Slack Time} {60.336}
  END_SLK_CLC
  SLK 60.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.666} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.719} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.259} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.030} {0.000} {3.047} {0.652} {5.952} {66.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.190} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.192} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.495} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.507} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.973} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.316} {0.439} {66.322} {5.986} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 26
PATH 27
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[9]} {CN}
  ENDPT {mem_inst/registers_en_reg[9]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.322}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.289}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.952}
    {=} {Slack Time} {60.336}
  END_SLK_CLC
  SLK 60.336
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.666} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.719} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.259} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.030} {0.000} {3.047} {0.652} {5.952} {66.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.190} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.192} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.495} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.507} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.973} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.316} {0.439} {66.322} {5.985} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 27
PATH 28
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[21]} {CN}
  ENDPT {mem_inst/registers_en_reg[21]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.322}
    {-} {Recovery} {-0.047}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.289}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.946}
    {=} {Slack Time} {60.343}
  END_SLK_CLC
  SLK 60.343
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.673} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.053} {0.000} {2.698} {0.583} {3.383} {63.726} {} {} {} 
    INST {mem_inst/FE_OFC0_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.540} {0.000} {3.046} {} {5.923} {66.266} {} {54} {(186.62, 201.49) (185.50, 201.53)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN2_rst_n} {} {0.023} {0.000} {3.047} {0.652} {5.946} {66.289} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.184} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.185} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.488} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.192} {0.234} {65.844} {5.501} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {v} {Q} {v} {} {BUHDX12} {0.466} {0.000} {0.315} {} {66.309} {5.966} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.316} {0.439} {66.322} {5.979} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 28
PATH 29
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[28]} {CN}
  ENDPT {mem_inst/registers_en_reg[28]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.311}
    {-} {Recovery} {-0.043}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.273}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.887}
    {=} {Slack Time} {60.387}
  END_SLK_CLC
  SLK 60.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.717} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.055} {0.000} {2.698} {0.583} {3.385} {63.772} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.462} {0.000} {2.933} {} {5.846} {66.233} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.040} {0.000} {2.933} {0.625} {5.887} {66.273} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.140} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.141} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.445} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.015} {0.000} {0.192} {0.234} {65.847} {5.460} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.444} {0.000} {0.299} {} {66.291} {5.904} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.302} {0.408} {66.311} {5.924} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 29
PATH 30
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[24]} {CN}
  ENDPT {mem_inst/registers_en_reg[24]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.312}
    {-} {Recovery} {-0.043}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.275}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.888}
    {=} {Slack Time} {60.387}
  END_SLK_CLC
  SLK 60.387
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.717} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.055} {0.000} {2.698} {0.583} {3.385} {63.772} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.462} {0.000} {2.933} {} {5.846} {66.233} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.041} {0.000} {2.933} {0.625} {5.888} {66.275} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.140} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.141} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.445} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.015} {0.000} {0.192} {0.234} {65.847} {5.460} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.444} {0.000} {0.299} {} {66.291} {5.904} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.021} {0.000} {0.302} {0.408} {66.312} {5.925} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 30
PATH 31
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[30]} {CN}
  ENDPT {mem_inst/registers_en_reg[30]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.301}
    {-} {Recovery} {-0.042}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.263}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.875}
    {=} {Slack Time} {60.388}
  END_SLK_CLC
  SLK 60.388
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.718} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.055} {0.000} {2.698} {0.583} {3.385} {63.773} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.462} {0.000} {2.933} {} {5.846} {66.235} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.029} {0.000} {2.933} {0.625} {5.875} {66.263} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.138} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.140} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.443} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.015} {0.000} {0.192} {0.234} {65.847} {5.458} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.444} {0.000} {0.299} {} {66.291} {5.902} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.011} {0.000} {0.301} {0.408} {66.301} {5.913} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 31
PATH 32
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[25]} {CN}
  ENDPT {mem_inst/registers_en_reg[25]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.317}
    {-} {Recovery} {-0.043}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.280}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.883}
    {=} {Slack Time} {60.397}
  END_SLK_CLC
  SLK 60.397
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.726} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.055} {0.000} {2.698} {0.583} {3.385} {63.781} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.462} {0.000} {2.933} {} {5.846} {66.243} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.037} {0.000} {2.933} {0.625} {5.883} {66.280} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.130} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.131} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.435} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.015} {0.000} {0.192} {0.234} {65.847} {5.450} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.444} {0.000} {0.299} {} {66.291} {5.894} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.027} {0.000} {0.302} {0.408} {66.317} {5.921} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 32
PATH 33
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[26]} {CN}
  ENDPT {mem_inst/registers_en_reg[26]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.311}
    {-} {Recovery} {-0.043}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.274}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.876}
    {=} {Slack Time} {60.397}
  END_SLK_CLC
  SLK 60.397
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.727} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.055} {0.000} {2.698} {0.583} {3.385} {63.782} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.462} {0.000} {2.933} {} {5.846} {66.244} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.030} {0.000} {2.933} {0.625} {5.876} {66.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.129} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.131} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.434} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.015} {0.000} {0.192} {0.234} {65.847} {5.449} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.444} {0.000} {0.299} {} {66.291} {5.893} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.021} {0.000} {0.302} {0.408} {66.311} {5.914} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 33
PATH 34
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[31]} {CN}
  ENDPT {mem_inst/registers_en_reg[31]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.311}
    {-} {Recovery} {-0.043}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.273}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.873}
    {=} {Slack Time} {60.400}
  END_SLK_CLC
  SLK 60.400
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.730} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.055} {0.000} {2.698} {0.583} {3.385} {63.785} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.462} {0.000} {2.933} {} {5.846} {66.247} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.026} {0.000} {2.933} {0.625} {5.873} {66.273} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.126} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.128} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.431} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.015} {0.000} {0.192} {0.234} {65.847} {5.446} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.444} {0.000} {0.299} {} {66.291} {5.890} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.020} {0.000} {0.302} {0.408} {66.311} {5.910} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 34
PATH 35
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[29]} {CN}
  ENDPT {mem_inst/registers_en_reg[29]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.311}
    {-} {Recovery} {-0.043}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.274}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.867}
    {=} {Slack Time} {60.407}
  END_SLK_CLC
  SLK 60.407
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.737} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.055} {0.000} {2.698} {0.583} {3.385} {63.792} {} {} {} 
    INST {mem_inst/FE_OFC4_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.462} {0.000} {2.933} {} {5.846} {66.254} {} {52} {(269.22, 214.03) (270.34, 213.99)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN6_rst_n} {} {0.020} {0.000} {2.933} {0.625} {5.867} {66.274} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {5.119} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {5.121} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.424} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.015} {0.000} {0.192} {0.234} {65.847} {5.439} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00004} {A} {v} {Q} {v} {} {BUHDX12} {0.444} {0.000} {0.299} {} {66.291} {5.883} {} {91} {(219.24, 205.80) (209.61, 205.02)} 
    NET {} {} {} {} {} {mem_inst/CTS_6} {} {0.021} {0.000} {0.302} {0.408} {66.311} {5.904} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 35
PATH 36
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[2]} {CN}
  ENDPT {mem_inst/registers_en_reg[2]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.325}
    {-} {Recovery} {-0.048}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.292}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.764}
    {=} {Slack Time} {60.529}
  END_SLK_CLC
  SLK 60.529
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.858} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.065} {0.000} {2.698} {0.583} {3.395} {63.923} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.356} {0.000} {2.808} {} {5.751} {66.279} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.013} {0.000} {2.808} {0.594} {5.764} {66.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {4.998} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {4.999} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.303} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {5.320} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {5.778} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.019} {0.000} {0.314} {0.432} {66.325} {5.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 36
PATH 37
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[33]} {CN}
  ENDPT {mem_inst/registers_en_reg[33]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.325}
    {-} {Recovery} {-0.048}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.292}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.764}
    {=} {Slack Time} {60.529}
  END_SLK_CLC
  SLK 60.529
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.858} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.065} {0.000} {2.698} {0.583} {3.395} {63.923} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.356} {0.000} {2.808} {} {5.751} {66.279} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.013} {0.000} {2.808} {0.594} {5.764} {66.292} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {4.998} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {4.999} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.303} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {5.320} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {5.778} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.018} {0.000} {0.314} {0.432} {66.325} {5.796} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 37
PATH 38
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_en_reg[32]} {CN}
  ENDPT {mem_inst/registers_en_reg[32]} {SN} {SDFFSQHDX1} {^} {trailing} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {66.322}
    {-} {Recovery} {-0.048}
    {+} {Phase Shift} {0.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {66.290}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {5.760}
    {=} {Slack Time} {60.530}
  END_SLK_CLC
  SLK 60.530
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {63.860} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.065} {0.000} {2.698} {0.583} {3.395} {63.924} {} {} {} 
    INST {mem_inst/FE_OFC5_rst_n} {A} {^} {Q} {^} {} {BUHDX2} {2.356} {0.000} {2.808} {} {5.751} {66.280} {} {49} {(172.62, 70.67) (171.50, 70.62)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN7_rst_n} {} {0.009} {0.000} {2.808} {0.594} {5.760} {66.290} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.027}
    {=} {Beginpoint Arrival Time} {65.527}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.059} {0.032} {65.527} {4.997} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.059} {0.032} {65.528} {4.998} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.303} {0.000} {0.191} {} {65.832} {5.302} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.192} {0.234} {65.849} {5.319} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {v} {Q} {v} {} {BUHDX12} {0.458} {0.000} {0.312} {} {66.306} {5.776} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.314} {0.432} {66.322} {5.792} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 38
PATH 39
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[2][5]} {C}
  ENDPT {mem_inst/registers_reg[2][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Recovery} {2.206}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.454}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.394}
    {=} {Slack Time} {116.060}
  END_SLK_CLC
  SLK 116.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.390} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.457} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.428} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.027} {0.000} {5.122} {0.544} {7.394} {123.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.034} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.033} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.774} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.757} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.336} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.016} {0.000} {0.374} {0.452} {0.740} {-115.320} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 39
PATH 40
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/Timer_EN_reg[2]} {C}
  ENDPT {mem_inst/Timer_EN_reg[2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Recovery} {2.206}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.454}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.394}
    {=} {Slack Time} {116.060}
  END_SLK_CLC
  SLK 116.060
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.390} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.457} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.428} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.027} {0.000} {5.122} {0.544} {7.394} {123.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.034} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.033} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.774} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.757} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.336} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.016} {0.000} {0.374} {0.452} {0.740} {-115.320} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 40
PATH 41
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/DAC_out_reg[2][2]} {C}
  ENDPT {mem_inst/DAC_out_reg[2][2]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.728}
    {-} {Recovery} {2.198}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.450}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.389}
    {=} {Slack Time} {116.061}
  END_SLK_CLC
  SLK 116.061
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.391} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.458} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.429} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.021} {0.000} {5.122} {0.544} {7.389} {123.450} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.035} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.034} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.775} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-115.761} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.381} {} {0.721} {-115.340} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.007} {0.000} {0.381} {0.460} {0.728} {-115.333} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 41
PATH 42
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[5][3]} {C}
  ENDPT {mem_inst/registers_reg[5][3]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.741}
    {-} {Recovery} {2.206}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.455}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.393}
    {=} {Slack Time} {116.063}
  END_SLK_CLC
  SLK 116.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.392} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.460} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.430} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.025} {0.000} {5.122} {0.544} {7.393} {123.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.037} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.035} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.777} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.760} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.338} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.374} {0.452} {0.741} {-115.322} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 42
PATH 43
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[2][7]} {C}
  ENDPT {mem_inst/registers_reg[2][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.741}
    {-} {Recovery} {2.206}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.455}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.393}
    {=} {Slack Time} {116.063}
  END_SLK_CLC
  SLK 116.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.393} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.460} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.430} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.025} {0.000} {5.122} {0.544} {7.393} {123.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.037} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.035} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.777} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.760} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.339} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.374} {0.452} {0.741} {-115.322} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 43
PATH 44
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[0][7]} {C}
  ENDPT {mem_inst/registers_reg[0][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.741}
    {-} {Recovery} {2.206}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.455}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.392}
    {=} {Slack Time} {116.063}
  END_SLK_CLC
  SLK 116.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.393} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.460} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.431} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.024} {0.000} {5.122} {0.544} {7.392} {123.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.037} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.036} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.777} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.760} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.339} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.374} {0.452} {0.741} {-115.322} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 44
PATH 45
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[3][5]} {C}
  ENDPT {mem_inst/registers_reg[3][5]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Recovery} {2.205}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.454}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.390}
    {=} {Slack Time} {116.063}
  END_SLK_CLC
  SLK 116.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.393} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.460} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.431} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.022} {0.000} {5.122} {0.544} {7.390} {123.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.037} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.036} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.777} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.760} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.339} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.015} {0.000} {0.374} {0.452} {0.739} {-115.324} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 45
PATH 46
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[1][7]} {C}
  ENDPT {mem_inst/registers_reg[1][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.741}
    {-} {Recovery} {2.206}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.455}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.392}
    {=} {Slack Time} {116.063}
  END_SLK_CLC
  SLK 116.063
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.393} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.460} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.431} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.024} {0.000} {5.122} {0.544} {7.392} {123.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.037} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.036} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.777} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.760} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.339} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.017} {0.000} {0.374} {0.452} {0.741} {-115.322} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 46
PATH 47
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/DAC_out_reg[2][7]} {C}
  ENDPT {mem_inst/DAC_out_reg[2][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.732}
    {-} {Recovery} {2.198}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.454}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.390}
    {=} {Slack Time} {116.064}
  END_SLK_CLC
  SLK 116.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.394} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.461} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.432} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.022} {0.000} {5.122} {0.544} {7.390} {123.454} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.038} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.037} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.778} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-115.764} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00003} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.381} {} {0.721} {-115.343} {} {99} {(94.92, 161.00) (85.29, 160.22)} 
    NET {} {} {} {} {} {mem_inst/CTS_5} {} {0.011} {0.000} {0.382} {0.460} {0.732} {-115.332} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 47
PATH 48
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[3][0]} {C}
  ENDPT {mem_inst/registers_reg[3][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Recovery} {2.206}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.455}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.390}
    {=} {Slack Time} {116.064}
  END_SLK_CLC
  SLK 116.064
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.394} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.461} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.432} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.022} {0.000} {5.122} {0.544} {7.390} {123.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.038} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.037} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.778} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.761} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.340} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.016} {0.000} {0.374} {0.452} {0.740} {-115.324} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 48
PATH 49
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[3][7]} {C}
  ENDPT {mem_inst/registers_reg[3][7]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Recovery} {2.206}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.455}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.390}
    {=} {Slack Time} {116.065}
  END_SLK_CLC
  SLK 116.065
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.395} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.462} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.433} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.022} {0.000} {5.122} {0.544} {7.390} {123.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.039} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.037} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.779} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.762} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.341} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.016} {0.000} {0.374} {0.452} {0.740} {-115.325} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 49
PATH 50
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Recovery Check}
  REF {mem_inst/registers_reg[5][0]} {C}
  ENDPT {mem_inst/registers_reg[5][0]} {RN} {SDFRRQHDX1} {^} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {} {rst_n} {} {^} {leading} {clk} {clk(D)(P)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.741}
    {-} {Recovery} {2.206}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {123.455}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {7.389}
    {=} {Slack Time} {116.066}
  END_SLK_CLC
  SLK 116.066
  ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Input Delay} {1.500}
    {+} {Drive Adjustment} {1.830}
    {=} {Beginpoint Arrival Time} {3.330}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    PORT {} {rst_n} {^} {} {} {rst_n} {} {} {} {2.698} {0.583} {3.330} {119.396} {} {41} {(169.12, 312.48) } 
    NET {} {} {} {} {} {rst_n} {} {0.067} {0.000} {2.698} {0.583} {3.397} {119.463} {} {} {} 
    INST {mem_inst/FE_OFC8_rst_n} {A} {^} {Q} {^} {} {BUHDX1} {3.971} {0.000} {5.121} {} {7.368} {123.434} {} {44} {(107.94, 169.23) (109.06, 169.19)} 
    NET {} {} {} {} {} {mem_inst/FE_OFN10_rst_n} {} {0.022} {0.000} {5.122} {0.544} {7.389} {123.455} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-116.040} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-116.039} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-115.780} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.017} {0.000} {0.223} {0.247} {0.303} {-115.763} {} {} {} 
    INST {CTS_ccl_a_buf_00001} {A} {^} {Q} {^} {} {BUHDX12} {0.421} {0.000} {0.374} {} {0.724} {-115.342} {} {92} {(205.80, 107.24) (196.17, 106.46)} 
    NET {} {} {} {} {} {CTS_2} {} {0.016} {0.000} {0.374} {0.452} {0.741} {-115.325} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 50
PATH 51
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][4]} {C}
  ENDPT {mem_inst/registers_reg[16][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.722}
    {-} {Setup} {0.904}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.738}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.167}
    {=} {Slack Time} {47.571}
  END_SLK_CLC
  SLK 47.571
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.533} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.532} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.941} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.961} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.507} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.522} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.297} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.298} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.061} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.062} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.613} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.614} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.721} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.723} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.838} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.839} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.267} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.267} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.092} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.099} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.002} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.007} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.563} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.564} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.495} {0.000} {1.739} {} {76.488} {124.059} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.003} {0.000} {1.739} {0.086} {76.491} {124.062} {} {} {} 
    INST {mem_inst/g9200__6417} {S} {^} {Q} {v} {} {MU2HDX0} {0.676} {0.000} {0.179} {} {77.167} {124.738} {} {1} {(203.56, 231.00) (207.62, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_919} {} {0.000} {0.000} {0.179} {0.007} {77.167} {124.738} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.545} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.544} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.285} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-47.271} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.413} {0.000} {0.352} {} {0.713} {-46.858} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.009} {0.000} {0.352} {0.428} {0.722} {-46.849} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 51
PATH 52
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][4]} {C}
  ENDPT {mem_inst/registers_reg[10][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.748}
    {-} {Setup} {0.899}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.768}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.196}
    {=} {Slack Time} {47.573}
  END_SLK_CLC
  SLK 47.573
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.535} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.534} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.943} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.963} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.508} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.524} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.299} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.300} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.062} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.063} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.614} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.615} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.723} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.724} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.840} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.840} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.269} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.269} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.094} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.101} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.004} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.008} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.565} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.565} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.781} {} {76.502} {124.075} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.003} {0.000} {1.781} {0.086} {76.506} {124.078} {} {} {} 
    INST {mem_inst/g9191__7482} {S} {^} {Q} {v} {} {MU2HDX0} {0.690} {0.000} {0.191} {} {77.196} {124.768} {} {1} {(65.80, 229.32) (69.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_928} {} {0.000} {0.000} {0.191} {0.008} {77.196} {124.768} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.547} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.545} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.286} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.274} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.840} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.015} {0.000} {0.387} {0.473} {0.748} {-46.825} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 52
PATH 53
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][1]} {C}
  ENDPT {mem_inst/registers_reg[16][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.723}
    {-} {Setup} {0.902}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.741}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.160}
    {=} {Slack Time} {47.581}
  END_SLK_CLC
  SLK 47.581
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.543} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.542} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.951} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.971} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.517} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.532} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.307} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.308} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.071} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.072} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.623} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.624} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.731} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.733} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.848} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.848} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.277} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.277} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.102} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.109} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.012} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.016} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.573} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.574} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.495} {0.000} {1.739} {} {76.488} {124.069} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.003} {0.000} {1.739} {0.086} {76.491} {124.072} {} {} {} 
    INST {mem_inst/g9199__7410} {S} {^} {Q} {v} {} {MU2HDX0} {0.669} {0.000} {0.172} {} {77.160} {124.741} {} {1} {(208.04, 239.96) (212.10, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_920} {} {0.000} {0.000} {0.172} {0.006} {77.160} {124.741} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.555} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.553} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.295} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-47.281} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.413} {0.000} {0.352} {} {0.713} {-46.868} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.010} {0.000} {0.352} {0.428} {0.723} {-46.858} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 53
PATH 54
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][1]} {C}
  ENDPT {mem_inst/registers_reg[10][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.751}
    {-} {Setup} {0.896}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.775}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.185}
    {=} {Slack Time} {47.590}
  END_SLK_CLC
  SLK 47.590
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.552} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.551} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.960} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.980} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.525} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.541} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.316} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.317} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.079} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.080} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.631} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.632} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.740} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.741} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.857} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.857} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.286} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.286} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.111} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.118} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.021} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.025} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.582} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.582} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.781} {} {76.502} {124.092} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.005} {0.000} {1.781} {0.086} {76.507} {124.097} {} {} {} 
    INST {mem_inst/g9189__1881} {S} {^} {Q} {v} {} {MU2HDX0} {0.678} {0.000} {0.179} {} {77.185} {124.775} {} {1} {(50.68, 256.20) (46.62, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_930} {} {0.000} {0.000} {0.179} {0.007} {77.185} {124.775} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.564} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.562} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.303} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.291} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.857} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.018} {0.000} {0.388} {0.473} {0.751} {-46.839} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 54
PATH 55
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][7]} {C}
  ENDPT {mem_inst/registers_reg[16][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Setup} {0.899}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.761}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.169}
    {=} {Slack Time} {47.592}
  END_SLK_CLC
  SLK 47.592
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.554} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.553} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.962} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.982} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.527} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.543} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.318} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.319} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.082} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.082} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.634} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.635} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.742} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.743} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.859} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.859} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.288} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.288} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.113} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.120} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.023} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.027} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.584} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.585} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.495} {0.000} {1.739} {} {76.488} {124.080} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.003} {0.000} {1.739} {0.086} {76.490} {124.082} {} {} {} 
    INST {mem_inst/g9203__5107} {S} {^} {Q} {v} {} {MU2HDX0} {0.678} {0.000} {0.180} {} {77.169} {124.761} {} {1} {(189.00, 238.28) (193.06, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_916} {} {0.000} {0.000} {0.180} {0.007} {77.169} {124.761} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.566} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.564} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.306} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.293} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.864} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.739} {-46.852} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 55
PATH 56
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][6]} {C}
  ENDPT {mem_inst/registers_reg[10][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.749}
    {-} {Setup} {0.895}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.774}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.180}
    {=} {Slack Time} {47.594}
  END_SLK_CLC
  SLK 47.594
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.556} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.555} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.964} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.984} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.529} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.545} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.320} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.321} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.084} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.084} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.635} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.636} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.744} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.745} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.861} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.861} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.290} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.290} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.115} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.122} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.025} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.029} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.586} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.586} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.781} {} {76.502} {124.096} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.005} {0.000} {1.781} {0.086} {76.507} {124.101} {} {} {} 
    INST {mem_inst/g9194__9315} {S} {^} {Q} {v} {} {MU2HDX0} {0.673} {0.000} {0.175} {} {77.180} {124.774} {} {1} {(47.32, 248.92) (51.38, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_925} {} {0.000} {0.000} {0.175} {0.006} {77.180} {124.774} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.568} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.566} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.308} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.295} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.861} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.016} {0.000} {0.387} {0.473} {0.749} {-46.845} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 56
PATH 57
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][1]} {C}
  ENDPT {mem_inst/registers_reg[17][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.723}
    {-} {Setup} {0.906}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.736}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.141}
    {=} {Slack Time} {47.595}
  END_SLK_CLC
  SLK 47.595
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.558} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.557} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.965} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.986} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.531} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.546} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.322} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.323} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.085} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.086} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.637} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.638} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.746} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.747} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.862} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.863} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.292} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.292} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.116} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.124} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {121.932} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {121.933} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.502} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.502} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {1.540} {0.000} {1.801} {} {76.447} {124.043} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.005} {0.000} {1.801} {0.088} {76.452} {124.048} {} {} {} 
    INST {mem_inst/g9172__6417} {S} {^} {Q} {v} {} {MU2HDX0} {0.688} {0.000} {0.189} {} {77.141} {124.736} {} {1} {(200.76, 248.92) (204.82, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_947} {} {0.000} {0.000} {0.189} {0.008} {77.141} {124.736} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.569} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.568} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.309} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-47.295} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.413} {0.000} {0.352} {} {0.713} {-46.882} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.010} {0.000} {0.352} {0.428} {0.723} {-46.873} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 57
PATH 58
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][6]} {C}
  ENDPT {mem_inst/registers_reg[16][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Setup} {0.898}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.761}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.164}
    {=} {Slack Time} {47.597}
  END_SLK_CLC
  SLK 47.597
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.559} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.558} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.967} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.987} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.532} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.548} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.323} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.324} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.087} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.087} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.638} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.639} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.747} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.748} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.864} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.864} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.293} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.293} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.118} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.125} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.028} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.032} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.589} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.589} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.495} {0.000} {1.739} {} {76.488} {124.084} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.739} {0.086} {76.489} {124.086} {} {} {} 
    INST {mem_inst/g9202__2398} {S} {^} {Q} {v} {} {MU2HDX0} {0.675} {0.000} {0.178} {} {77.164} {124.761} {} {1} {(148.68, 247.24) (152.74, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_917} {} {0.000} {0.000} {0.178} {0.007} {77.164} {124.761} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.571} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.569} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.311} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.298} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.869} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.739} {-46.858} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 58
PATH 59
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][3]} {C}
  ENDPT {mem_inst/registers_reg[10][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.743}
    {-} {Setup} {0.893}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.770}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.171}
    {=} {Slack Time} {47.599}
  END_SLK_CLC
  SLK 47.599
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.561} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.560} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.969} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.989} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.535} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.550} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.325} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.326} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.089} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.090} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.641} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.642} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.750} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.751} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.866} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.867} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.295} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.296} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.120} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.127} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.030} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.035} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.592} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.592} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.781} {} {76.502} {124.102} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.002} {0.000} {1.781} {0.086} {76.504} {124.103} {} {} {} 
    INST {mem_inst/g9190__5115} {S} {^} {Q} {v} {} {MU2HDX0} {0.666} {0.000} {0.169} {} {77.171} {124.770} {} {1} {(99.40, 231.00) (103.46, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_929} {} {0.000} {0.000} {0.169} {0.006} {77.171} {124.770} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.573} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.572} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.313} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.300} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.867} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.011} {0.000} {0.387} {0.473} {0.743} {-46.856} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 59
PATH 60
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][0]} {C}
  ENDPT {mem_inst/registers_reg[16][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.738}
    {-} {Setup} {0.897}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.761}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.162}
    {=} {Slack Time} {47.600}
  END_SLK_CLC
  SLK 47.600
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.562} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.561} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.970} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.990} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.535} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.551} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.326} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.327} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.090} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.090} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.641} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.642} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.750} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.751} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.867} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.867} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.296} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.296} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.121} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.128} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.031} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.035} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.592} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.592} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.495} {0.000} {1.739} {} {76.488} {124.087} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.002} {0.000} {1.739} {0.086} {76.490} {124.090} {} {} {} 
    INST {mem_inst/g9196__2883} {S} {^} {Q} {v} {} {MU2HDX0} {0.672} {0.000} {0.174} {} {77.162} {124.761} {} {1} {(182.28, 220.36) (186.34, 219.94)} 
    NET {} {} {} {} {} {mem_inst/n_923} {} {0.000} {0.000} {0.174} {0.006} {77.162} {124.761} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.574} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.572} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.314} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.301} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.872} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.377} {0.459} {0.738} {-46.861} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 60
PATH 61
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][7]} {C}
  ENDPT {mem_inst/registers_reg[10][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.742}
    {-} {Setup} {0.892}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.770}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.165}
    {=} {Slack Time} {47.606}
  END_SLK_CLC
  SLK 47.606
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.568} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.567} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.976} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.996} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.541} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.557} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.332} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.333} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.095} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.096} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.647} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.648} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.756} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.757} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.873} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.873} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.302} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.302} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.127} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.134} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.037} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.041} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.598} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.598} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.781} {} {76.502} {124.108} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.003} {0.000} {1.781} {0.086} {76.505} {124.111} {} {} {} 
    INST {mem_inst/g9195__9945} {S} {^} {Q} {v} {} {MU2HDX0} {0.660} {0.000} {0.163} {} {77.165} {124.770} {} {1} {(81.48, 229.32) (85.54, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_924} {} {0.000} {0.000} {0.163} {0.005} {77.165} {124.770} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.580} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.578} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.319} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.307} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.873} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.010} {0.000} {0.387} {0.473} {0.742} {-46.863} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 61
PATH 62
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][3]} {C}
  ENDPT {mem_inst/registers_reg[16][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.738}
    {-} {Setup} {0.896}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.762}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.156}
    {=} {Slack Time} {47.607}
  END_SLK_CLC
  SLK 47.607
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.569} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.568} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.977} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.997} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.543} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.558} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.333} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.334} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.097} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.098} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.649} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.650} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.757} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.759} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.874} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.874} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.303} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.303} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.128} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.135} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.038} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.042} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.599} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.600} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.495} {0.000} {1.739} {} {76.488} {124.095} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.002} {0.000} {1.739} {0.086} {76.490} {124.096} {} {} {} 
    INST {mem_inst/g9198__1666} {S} {^} {Q} {v} {} {MU2HDX0} {0.666} {0.000} {0.169} {} {77.155} {124.762} {} {1} {(164.36, 220.36) (160.30, 219.94)} 
    NET {} {} {} {} {} {mem_inst/n_921} {} {0.000} {0.000} {0.169} {0.006} {77.156} {124.762} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.581} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.579} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.321} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.308} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.879} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.010} {0.000} {0.377} {0.459} {0.738} {-46.869} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 62
PATH 63
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][2]} {C}
  ENDPT {mem_inst/registers_reg[10][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.745}
    {-} {Setup} {0.891}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.774}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.165}
    {=} {Slack Time} {47.608}
  END_SLK_CLC
  SLK 47.608
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.571} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.570} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.978} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.999} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.544} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.559} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.335} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.336} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.098} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.099} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.650} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.651} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.759} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.760} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.875} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.876} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.305} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.305} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.129} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.137} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.040} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.044} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.601} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.601} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.781} {} {76.502} {124.111} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.005} {0.000} {1.781} {0.086} {76.507} {124.115} {} {} {} 
    INST {mem_inst/g9192__4733} {S} {^} {Q} {v} {} {MU2HDX0} {0.659} {0.000} {0.162} {} {77.165} {124.774} {} {1} {(74.76, 256.20) (78.82, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_927} {} {0.000} {0.000} {0.162} {0.005} {77.165} {124.774} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.583} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.581} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.322} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.310} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.876} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.013} {0.000} {0.387} {0.473} {0.745} {-46.863} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 63
PATH 64
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][0]} {C}
  ENDPT {mem_inst/registers_reg[10][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.749}
    {-} {Setup} {0.892}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.777}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.168}
    {=} {Slack Time} {47.609}
  END_SLK_CLC
  SLK 47.609
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.571} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.570} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.979} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {112.999} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.544} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.560} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.335} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.336} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.098} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.099} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.650} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.651} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.759} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.760} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.876} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.876} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.305} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.305} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.130} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.137} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.040} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.044} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.601} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.601} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.781} {} {76.502} {124.111} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.004} {0.000} {1.781} {0.086} {76.507} {124.115} {} {} {} 
    INST {mem_inst/g9188__6131} {S} {^} {Q} {v} {} {MU2HDX0} {0.662} {0.000} {0.165} {} {77.168} {124.777} {} {1} {(63.56, 239.96) (67.62, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_931} {} {0.000} {0.000} {0.165} {0.006} {77.168} {124.777} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.583} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.581} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.322} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.310} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.876} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.017} {0.000} {0.387} {0.473} {0.749} {-46.859} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 64
PATH 65
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][2]} {C}
  ENDPT {mem_inst/registers_reg[16][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Setup} {0.895}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.764}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.151}
    {=} {Slack Time} {47.613}
  END_SLK_CLC
  SLK 47.613
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.575} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.574} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.983} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.003} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.549} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.564} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.339} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.340} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.103} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.104} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.655} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.656} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.763} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.765} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.880} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.880} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.309} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.309} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.134} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.141} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.044} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.048} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.605} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.606} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.495} {0.000} {1.739} {} {76.488} {124.101} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.001} {0.000} {1.739} {0.086} {76.489} {124.102} {} {} {} 
    INST {mem_inst/g9197__2346} {S} {^} {Q} {v} {} {MU2HDX0} {0.662} {0.000} {0.166} {} {77.151} {124.764} {} {1} {(153.16, 239.96) (157.22, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_922} {} {0.000} {0.000} {0.166} {0.006} {77.151} {124.764} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.587} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.585} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.327} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.314} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.885} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.739} {-46.874} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 65
PATH 66
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[10][5]} {C}
  ENDPT {mem_inst/registers_reg[10][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.749}
    {-} {Setup} {0.891}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.778}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.164}
    {=} {Slack Time} {47.614}
  END_SLK_CLC
  SLK 47.614
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.576} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.575} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.984} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.004} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.549} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.565} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.340} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.341} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.103} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.104} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.655} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.656} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.764} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.765} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.881} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.881} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.310} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.310} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.135} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.142} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.045} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.049} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.606} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.606} {} {} {} 
    INST {mem_inst/g9320__6417} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.781} {} {76.502} {124.116} {} {8} {(114.52, 227.08) (114.41, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_811} {} {0.005} {0.000} {1.781} {0.086} {76.507} {124.121} {} {} {} 
    INST {mem_inst/g9193__6161} {S} {^} {Q} {v} {} {MU2HDX0} {0.657} {0.000} {0.162} {} {77.164} {124.777} {} {1} {(50.12, 247.24) (54.18, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_926} {} {0.000} {0.000} {0.162} {0.005} {77.164} {124.778} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.588} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.586} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.327} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.315} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.881} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.016} {0.000} {0.387} {0.473} {0.749} {-46.865} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 66
PATH 67
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][4]} {C}
  ENDPT {mem_inst/registers_reg[17][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.720}
    {-} {Setup} {0.901}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.739}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.120}
    {=} {Slack Time} {47.619}
  END_SLK_CLC
  SLK 47.619
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.581} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.580} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.989} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.009} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.555} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.570} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.345} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.347} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.109} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.110} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.661} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.662} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.770} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.771} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.886} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.887} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.315} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.316} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.140} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.148} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {121.956} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {121.956} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.526} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.526} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {1.540} {0.000} {1.801} {} {76.447} {124.066} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.007} {0.000} {1.801} {0.088} {76.454} {124.073} {} {} {} 
    INST {mem_inst/g9176__6260} {S} {^} {Q} {v} {} {MU2HDX0} {0.666} {0.000} {0.169} {} {77.120} {124.739} {} {1} {(208.04, 213.08) (212.10, 213.50)} 
    NET {} {} {} {} {} {mem_inst/n_943} {} {0.000} {0.000} {0.169} {0.006} {77.120} {124.739} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.593} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.592} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.333} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-47.319} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.413} {0.000} {0.352} {} {0.713} {-46.906} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.007} {0.000} {0.352} {0.428} {0.721} {-46.899} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 67
PATH 68
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[16][5]} {C}
  ENDPT {mem_inst/registers_reg[16][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Setup} {0.893}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.146}
    {=} {Slack Time} {47.620}
  END_SLK_CLC
  SLK 47.620
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.582} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.581} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.990} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.010} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.556} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.571} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.346} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.348} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.110} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.111} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.662} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.663} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.771} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.772} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.887} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.888} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.316} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.317} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.141} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.007} {0.000} {0.906} {0.087} {72.528} {120.148} {} {} {} 
    INST {mem_inst/g9664__7098} {A} {v} {Q} {^} {} {NO2HDX1} {1.903} {0.000} {2.097} {} {74.431} {122.052} {} {7} {(140.84, 182.28) (140.72, 183.62)} 
    NET {} {} {} {} {} {mem_inst/n_734} {} {0.004} {0.000} {2.097} {0.105} {74.436} {122.056} {} {} {} 
    INST {mem_inst/g9525} {A} {^} {Q} {v} {} {INHDX1} {0.557} {0.000} {0.530} {} {74.992} {122.613} {} {2} {(141.40, 227.08) (142.10, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_733} {} {0.000} {0.000} {0.530} {0.021} {74.993} {122.613} {} {} {} 
    INST {mem_inst/g9324__6260} {A} {v} {Q} {^} {} {NO2HDX1} {1.495} {0.000} {1.739} {} {76.488} {124.108} {} {8} {(144.20, 227.08) (144.31, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_807} {} {0.002} {0.000} {1.739} {0.086} {76.490} {124.110} {} {} {} 
    INST {mem_inst/g9201__5477} {S} {^} {Q} {v} {} {MU2HDX0} {0.656} {0.000} {0.161} {} {77.146} {124.766} {} {1} {(170.52, 229.32) (174.58, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_918} {} {0.000} {0.000} {0.161} {0.005} {77.146} {124.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.594} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.593} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.334} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.322} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.893} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.739} {-46.881} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 68
PATH 69
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][0]} {C}
  ENDPT {mem_inst/registers_reg[17][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Setup} {0.899}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.760}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.135}
    {=} {Slack Time} {47.626}
  END_SLK_CLC
  SLK 47.626
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.588} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.587} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {112.996} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.016} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.561} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.577} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.352} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.353} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.115} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.116} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.667} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.668} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.776} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.777} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.893} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.893} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.322} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.322} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.147} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.154} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {121.962} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {121.963} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.532} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.532} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {1.540} {0.000} {1.801} {} {76.447} {124.073} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.006} {0.000} {1.801} {0.088} {76.453} {124.079} {} {} {} 
    INST {mem_inst/g9174__2398} {S} {^} {Q} {v} {} {MU2HDX0} {0.681} {0.000} {0.182} {} {77.135} {124.760} {} {1} {(195.16, 213.08) (191.10, 213.50)} 
    NET {} {} {} {} {} {mem_inst/n_945} {} {0.000} {0.000} {0.182} {0.007} {77.135} {124.760} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.600} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.598} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.339} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.327} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.898} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.739} {-46.886} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 69
PATH 70
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][7]} {C}
  ENDPT {mem_inst/registers_reg[17][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Setup} {0.897}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.763}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.126}
    {=} {Slack Time} {47.636}
  END_SLK_CLC
  SLK 47.636
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.599} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.598} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.006} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.027} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.572} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.587} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.363} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.364} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.126} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.127} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.678} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.679} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.787} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.788} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.903} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.904} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.333} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.333} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.157} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.165} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {121.973} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {121.974} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.543} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.543} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {1.540} {0.000} {1.801} {} {76.447} {124.084} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.005} {0.000} {1.801} {0.088} {76.452} {124.088} {} {} {} 
    INST {mem_inst/g9179__5526} {S} {^} {Q} {v} {} {MU2HDX0} {0.674} {0.000} {0.175} {} {77.126} {124.762} {} {1} {(184.52, 238.28) (188.58, 237.86)} 
    NET {} {} {} {} {} {mem_inst/n_940} {} {0.000} {0.000} {0.175} {0.006} {77.126} {124.763} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.610} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.609} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.350} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.338} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.909} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.740} {-46.897} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 70
PATH 71
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][5]} {C}
  ENDPT {mem_inst/registers_reg[17][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.738}
    {-} {Setup} {0.898}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.761}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.122}
    {=} {Slack Time} {47.638}
  END_SLK_CLC
  SLK 47.638
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.600} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.599} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.008} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.028} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.574} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.589} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.364} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.366} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.128} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.129} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.680} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.681} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.789} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.790} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.905} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.906} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.334} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.335} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.159} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.167} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {121.975} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {121.975} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.545} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.545} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {1.540} {0.000} {1.801} {} {76.447} {124.085} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.002} {0.000} {1.801} {0.088} {76.449} {124.087} {} {} {} 
    INST {mem_inst/g9177__4319} {S} {^} {Q} {v} {} {MU2HDX0} {0.674} {0.000} {0.176} {} {77.122} {124.761} {} {1} {(152.60, 229.32) (148.54, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_942} {} {0.000} {0.000} {0.176} {0.006} {77.122} {124.761} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.612} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.611} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.352} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.340} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.911} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.377} {0.459} {0.738} {-46.900} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 71
PATH 72
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][3]} {C}
  ENDPT {mem_inst/registers_reg[17][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.738}
    {-} {Setup} {0.895}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.762}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.116}
    {=} {Slack Time} {47.647}
  END_SLK_CLC
  SLK 47.647
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.609} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.608} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.017} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.037} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.582} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.598} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.373} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.374} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.137} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.137} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.688} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.689} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.797} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.798} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.914} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.914} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.343} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.343} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.168} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.175} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {121.983} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {121.984} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.553} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.554} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {1.540} {0.000} {1.801} {} {76.447} {124.094} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.002} {0.000} {1.801} {0.088} {76.449} {124.096} {} {} {} 
    INST {mem_inst/g9175__5107} {S} {^} {Q} {v} {} {MU2HDX0} {0.666} {0.000} {0.168} {} {77.116} {124.762} {} {1} {(166.04, 220.36) (170.10, 219.94)} 
    NET {} {} {} {} {} {mem_inst/n_944} {} {0.000} {0.000} {0.168} {0.006} {77.116} {124.762} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.621} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.619} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.361} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.348} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.919} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.010} {0.000} {0.377} {0.459} {0.738} {-46.909} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 72
PATH 73
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][6]} {C}
  ENDPT {mem_inst/registers_reg[17][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.739}
    {-} {Setup} {0.896}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.763}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.116}
    {=} {Slack Time} {47.647}
  END_SLK_CLC
  SLK 47.647
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.610} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.609} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.017} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.038} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.583} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.598} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.374} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.375} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.137} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.138} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.689} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.690} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.798} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.799} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.914} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.915} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.344} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.344} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.168} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.176} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {121.984} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {121.985} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.554} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.554} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {1.540} {0.000} {1.801} {} {76.447} {124.095} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.002} {0.000} {1.801} {0.088} {76.449} {124.096} {} {} {} 
    INST {mem_inst/g9178__8428} {S} {^} {Q} {v} {} {MU2HDX0} {0.667} {0.000} {0.170} {} {77.115} {124.763} {} {1} {(153.72, 247.24) (157.78, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_941} {} {0.000} {0.000} {0.170} {0.006} {77.116} {124.763} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.621} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.620} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.361} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.349} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.920} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.739} {-46.909} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 73
PATH 74
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[17][2]} {C}
  ENDPT {mem_inst/registers_reg[17][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.738}
    {-} {Setup} {0.894}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.764}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.111}
    {=} {Slack Time} {47.654}
  END_SLK_CLC
  SLK 47.654
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.616} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.615} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.024} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.044} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.589} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.605} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.380} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.381} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.143} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.144} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.695} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.696} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.804} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.805} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.921} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.921} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.350} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.350} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.175} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.182} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {121.990} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {121.991} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.560} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.560} {} {} {} 
    INST {mem_inst/g9325__4319} {A} {v} {Q} {^} {} {NO2HDX1} {1.540} {0.000} {1.801} {} {76.447} {124.101} {} {8} {(146.44, 227.08) (146.56, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_806} {} {0.003} {0.000} {1.801} {0.088} {76.450} {124.103} {} {} {} 
    INST {mem_inst/g9173__5477} {S} {^} {Q} {v} {} {MU2HDX0} {0.661} {0.000} {0.164} {} {77.111} {124.764} {} {1} {(167.16, 231.00) (163.10, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_946} {} {0.000} {0.000} {0.164} {0.005} {77.111} {124.764} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.628} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.626} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.367} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.355} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.926} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.011} {0.000} {0.377} {0.459} {0.738} {-46.915} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 74
PATH 75
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][7]} {C}
  ENDPT {mem_inst/registers_reg[15][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Setup} {0.901}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.760}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.098}
    {=} {Slack Time} {47.662}
  END_SLK_CLC
  SLK 47.662
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.624} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.623} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.032} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.052} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.598} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.613} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.388} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.389} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.152} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.153} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.704} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.705} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.812} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.814} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.929} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.929} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.358} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.358} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.183} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.191} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {121.922} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {121.924} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.428} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.429} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.638} {0.093} {1.864} {} {76.405} {124.067} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.004} {0.000} {1.864} {0.091} {76.409} {124.071} {} {} {} 
    INST {mem_inst/g9123__5526} {S} {^} {Q} {v} {} {MU2HDX0} {0.689} {0.000} {0.187} {} {77.098} {124.760} {} {1} {(110.60, 256.20) (114.66, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_992} {} {0.000} {0.000} {0.187} {0.008} {77.098} {124.760} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.636} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.635} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.376} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.364} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.935} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.013} {0.000} {0.377} {0.459} {0.740} {-46.922} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 75
PATH 76
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][4]} {C}
  ENDPT {mem_inst/registers_reg[15][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.750}
    {-} {Setup} {0.896}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.773}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.091}
    {=} {Slack Time} {47.682}
  END_SLK_CLC
  SLK 47.682
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.644} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.643} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.052} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.072} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.617} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.633} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.408} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.409} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.172} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.172} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.724} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.725} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.832} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.833} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.949} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.949} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.378} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.378} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.203} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.211} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {121.942} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {121.944} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.448} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.448} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.638} {0.093} {1.864} {} {76.405} {124.087} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.007} {0.000} {1.864} {0.091} {76.412} {124.093} {} {} {} 
    INST {mem_inst/g9120__6260} {S} {^} {Q} {v} {} {MU2HDX0} {0.680} {0.000} {0.181} {} {77.091} {124.773} {} {1} {(48.44, 275.80) (44.38, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_995} {} {0.000} {0.000} {0.181} {0.007} {77.091} {124.773} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.656} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.654} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.396} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.383} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.949} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.017} {0.000} {0.388} {0.473} {0.750} {-46.932} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 76
PATH 77
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][0]} {C}
  ENDPT {mem_inst/registers_reg[15][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.741}
    {-} {Setup} {0.896}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.765}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.079}
    {=} {Slack Time} {47.685}
  END_SLK_CLC
  SLK 47.685
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.648} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.646} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.055} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.076} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.621} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.636} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.412} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.413} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.175} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.176} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.727} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.728} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.836} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.837} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.952} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.953} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.382} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.382} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.206} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.215} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {121.946} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {121.948} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.452} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.452} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.638} {0.093} {1.864} {} {76.405} {124.090} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.005} {0.000} {1.864} {0.091} {76.410} {124.096} {} {} {} 
    INST {mem_inst/g9116__6417} {S} {^} {Q} {v} {} {MU2HDX0} {0.669} {0.000} {0.170} {} {77.079} {124.765} {} {1} {(117.32, 275.80) (121.38, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_999} {} {0.000} {0.000} {0.170} {0.006} {77.079} {124.765} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.659} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.658} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.399} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.387} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.958} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.013} {0.000} {0.377} {0.459} {0.741} {-46.945} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 77
PATH 78
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][3]} {C}
  ENDPT {mem_inst/registers_reg[15][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.741}
    {-} {Setup} {0.896}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.765}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.079}
    {=} {Slack Time} {47.686}
  END_SLK_CLC
  SLK 47.686
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.648} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.647} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.056} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.076} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.622} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.637} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.412} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.413} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.176} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.177} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.728} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.729} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.836} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.838} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.953} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.953} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.382} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.382} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.207} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.215} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {121.946} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {121.948} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.452} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.452} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.638} {0.093} {1.864} {} {76.405} {124.091} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.003} {0.000} {1.864} {0.091} {76.408} {124.094} {} {} {} 
    INST {mem_inst/g9119__5107} {S} {^} {Q} {v} {} {MU2HDX0} {0.671} {0.000} {0.171} {} {77.079} {124.765} {} {1} {(115.08, 256.20) (119.14, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_996} {} {0.000} {0.000} {0.171} {0.006} {77.079} {124.765} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.660} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.658} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.400} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.387} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.958} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.014} {0.000} {0.377} {0.459} {0.741} {-46.945} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 78
PATH 79
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][1]} {C}
  ENDPT {mem_inst/registers_reg[15][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.751}
    {-} {Setup} {0.896}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.775}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.089}
    {=} {Slack Time} {47.686}
  END_SLK_CLC
  SLK 47.686
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.648} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.647} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.056} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.076} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.622} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.637} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.412} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.413} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.176} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.177} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.728} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.729} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.836} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.838} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.953} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.953} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.382} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.382} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.207} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.215} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {121.946} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {121.948} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.452} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.452} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.638} {0.093} {1.864} {} {76.405} {124.091} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.007} {0.000} {1.864} {0.091} {76.412} {124.098} {} {} {} 
    INST {mem_inst/g9117__5477} {S} {^} {Q} {v} {} {MU2HDX0} {0.677} {0.000} {0.178} {} {77.089} {124.775} {} {1} {(54.04, 265.16) (49.98, 264.74)} 
    NET {} {} {} {} {} {mem_inst/n_998} {} {0.000} {0.000} {0.178} {0.007} {77.089} {124.775} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.660} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.658} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.400} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.387} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.953} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.019} {0.000} {0.388} {0.473} {0.751} {-46.935} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 79
PATH 80
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][5]} {C}
  ENDPT {mem_inst/registers_reg[15][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.749}
    {-} {Setup} {0.895}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.774}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.086}
    {=} {Slack Time} {47.689}
  END_SLK_CLC
  SLK 47.689
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.651} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.650} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.059} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.079} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.624} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.640} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.415} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.416} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.178} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.179} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.730} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.731} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.839} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.840} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.956} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.956} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.385} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.385} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.210} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.218} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {121.949} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {121.951} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.455} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.455} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.638} {0.093} {1.864} {} {76.405} {124.093} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.007} {0.000} {1.864} {0.091} {76.412} {124.100} {} {} {} 
    INST {mem_inst/g9121__4319} {S} {^} {Q} {v} {} {MU2HDX0} {0.674} {0.000} {0.176} {} {77.086} {124.774} {} {1} {(55.16, 274.12) (51.10, 273.70)} 
    NET {} {} {} {} {} {mem_inst/n_994} {} {0.000} {0.000} {0.176} {0.006} {77.086} {124.774} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.663} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.661} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.402} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.390} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.956} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.017} {0.000} {0.388} {0.473} {0.750} {-46.939} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 80
PATH 81
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][2]} {C}
  ENDPT {mem_inst/registers_reg[15][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.742}
    {-} {Setup} {0.894}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.768}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.070}
    {=} {Slack Time} {47.698}
  END_SLK_CLC
  SLK 47.698
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.660} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.659} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.068} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.088} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.634} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.649} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.424} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.425} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.188} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.189} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.740} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.741} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.848} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.850} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.965} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.966} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.394} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.394} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.219} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.227} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {121.958} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {121.960} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.464} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.465} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.638} {0.093} {1.864} {} {76.405} {124.103} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.005} {0.000} {1.864} {0.091} {76.409} {124.107} {} {} {} 
    INST {mem_inst/g9118__2398} {S} {^} {Q} {v} {} {MU2HDX0} {0.660} {0.000} {0.163} {} {77.070} {124.768} {} {1} {(112.84, 266.84) (108.78, 267.26)} 
    NET {} {} {} {} {} {mem_inst/n_997} {} {0.000} {0.000} {0.163} {0.005} {77.070} {124.768} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.672} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.671} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.412} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.400} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-46.971} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.014} {0.000} {0.377} {0.459} {0.742} {-46.956} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 81
PATH 82
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[15][6]} {C}
  ENDPT {mem_inst/registers_reg[15][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.746}
    {-} {Setup} {0.892}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.773}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.073}
    {=} {Slack Time} {47.700}
  END_SLK_CLC
  SLK 47.700
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.662} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.661} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.070} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.090} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.636} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.651} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.426} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.427} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.190} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.191} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.742} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.743} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.850} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.852} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {118.967} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {118.967} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.396} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.396} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.221} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.229} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {121.960} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {121.962} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.466} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.466} {} {} {} 
    INST {mem_inst/g9323__5107} {A} {v} {Q} {^} {} {NO2HDX1} {1.638} {0.093} {1.864} {} {76.405} {124.105} {} {8} {(127.96, 233.24) (127.84, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_808} {} {0.006} {0.000} {1.864} {0.091} {76.411} {124.111} {} {} {} 
    INST {mem_inst/g9122__8428} {S} {^} {Q} {v} {} {MU2HDX0} {0.662} {0.000} {0.165} {} {77.073} {124.773} {} {1} {(91.56, 275.80) (87.50, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_993} {} {0.000} {0.000} {0.165} {0.005} {77.073} {124.773} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.674} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.672} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.414} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.401} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-46.967} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.013} {0.000} {0.387} {0.473} {0.745} {-46.954} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 82
PATH 83
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][7]} {C}
  ENDPT {mem_inst/registers_reg[11][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.743}
    {-} {Setup} {0.896}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.767}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.019}
    {=} {Slack Time} {47.748}
  END_SLK_CLC
  SLK 47.748
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.711} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.710} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.118} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.139} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.684} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.699} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.475} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.476} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.238} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.239} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.790} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.791} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.899} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.900} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.015} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.016} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.445} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.445} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.269} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.277} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {122.085} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {122.086} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.655} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.655} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {1.433} {0.000} {1.680} {} {76.340} {124.089} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.003} {0.000} {1.680} {0.080} {76.343} {124.092} {} {} {} 
    INST {mem_inst/g9035__5107} {S} {^} {Q} {v} {} {MU2HDX0} {0.676} {0.000} {0.178} {} {77.019} {124.767} {} {1} {(88.76, 231.00) (84.70, 231.42)} 
    NET {} {} {} {} {} {mem_inst/n_1080} {} {0.000} {0.000} {0.178} {0.007} {77.019} {124.767} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.722} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.721} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.462} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.450} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-47.016} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.011} {0.000} {0.387} {0.473} {0.743} {-47.005} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 83
PATH 84
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][4]} {C}
  ENDPT {mem_inst/registers_reg[11][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.743}
    {-} {Setup} {0.894}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.770}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.009}
    {=} {Slack Time} {47.761}
  END_SLK_CLC
  SLK 47.761
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.723} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.722} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.131} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.151} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.696} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.712} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.487} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.488} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.251} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.251} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.802} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.803} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.911} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.912} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.028} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.028} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.457} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.457} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.282} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.289} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {122.097} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {122.098} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.667} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.668} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {1.433} {0.000} {1.680} {} {76.340} {124.101} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.004} {0.000} {1.680} {0.080} {76.344} {124.104} {} {} {} 
    INST {mem_inst/g9160__6131} {S} {^} {Q} {v} {} {MU2HDX0} {0.665} {0.000} {0.170} {} {77.009} {124.769} {} {1} {(74.20, 247.24) (78.26, 246.82)} 
    NET {} {} {} {} {} {mem_inst/n_955} {} {0.000} {0.000} {0.170} {0.006} {77.009} {124.770} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.735} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.733} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.475} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.462} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-47.028} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.011} {0.000} {0.387} {0.473} {0.743} {-47.017} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 84
PATH 85
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][6]} {C}
  ENDPT {mem_inst/registers_reg[11][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.744}
    {-} {Setup} {0.894}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.771}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.008}
    {=} {Slack Time} {47.763}
  END_SLK_CLC
  SLK 47.763
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.725} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.724} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.133} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.153} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.698} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.714} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.489} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.490} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.253} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.253} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.804} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.805} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.913} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.914} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.030} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.030} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.459} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.459} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.284} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.291} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {122.099} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {122.100} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.669} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.670} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {1.433} {0.000} {1.680} {} {76.340} {124.103} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.003} {0.000} {1.680} {0.080} {76.343} {124.106} {} {} {} 
    INST {mem_inst/g9099__2802} {S} {^} {Q} {v} {} {MU2HDX0} {0.665} {0.000} {0.170} {} {77.008} {124.771} {} {1} {(94.36, 248.92) (90.30, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_1016} {} {0.000} {0.000} {0.170} {0.006} {77.008} {124.771} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.737} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.735} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.477} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.464} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-47.030} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.012} {0.000} {0.387} {0.473} {0.744} {-47.018} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 85
PATH 86
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][0]} {C}
  ENDPT {mem_inst/registers_reg[11][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Setup} {0.894}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.765}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.001}
    {=} {Slack Time} {47.764}
  END_SLK_CLC
  SLK 47.764
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.726} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.725} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.134} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.154} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.700} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.715} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.490} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.491} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.254} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.255} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.806} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.807} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.914} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.916} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.031} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.032} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.460} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.460} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.285} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.293} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {122.100} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {122.101} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.671} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.671} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {1.433} {0.000} {1.680} {} {76.340} {124.104} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.001} {0.000} {1.680} {0.080} {76.341} {124.106} {} {} {} 
    INST {mem_inst/g9156__1705} {S} {^} {Q} {v} {} {MU2HDX0} {0.660} {0.000} {0.165} {} {77.001} {124.765} {} {1} {(110.04, 239.96) (114.10, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_959} {} {0.000} {0.000} {0.165} {0.006} {77.001} {124.765} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.738} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.737} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.478} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.466} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-47.037} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.740} {-47.024} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 86
PATH 87
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][2]} {C}
  ENDPT {mem_inst/registers_reg[11][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.745}
    {-} {Setup} {0.893}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.772}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.007}
    {=} {Slack Time} {47.765}
  END_SLK_CLC
  SLK 47.765
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.727} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.726} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.135} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.155} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.701} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.716} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.491} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.492} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.255} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.256} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.807} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.808} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.916} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.917} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.032} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.033} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.461} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.462} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.286} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.294} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {122.102} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {122.102} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.672} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.672} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {1.433} {0.000} {1.680} {} {76.340} {124.105} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.003} {0.000} {1.680} {0.080} {76.343} {124.108} {} {} {} 
    INST {mem_inst/g9158__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.663} {0.000} {0.168} {} {77.007} {124.772} {} {1} {(89.88, 248.92) (85.82, 249.34)} 
    NET {} {} {} {} {} {mem_inst/n_957} {} {0.000} {0.000} {0.168} {0.006} {77.007} {124.772} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.739} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.738} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.479} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.466} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-47.033} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.013} {0.000} {0.387} {0.473} {0.745} {-47.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 87
PATH 88
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][1]} {C}
  ENDPT {mem_inst/registers_reg[11][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.745}
    {-} {Setup} {0.893}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.772}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.007}
    {=} {Slack Time} {47.765}
  END_SLK_CLC
  SLK 47.765
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.728} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.726} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.135} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.156} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.701} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.716} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.492} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.493} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.255} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.256} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.807} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.808} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.916} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.917} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.032} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.033} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.462} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.462} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.286} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.294} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {122.102} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {122.102} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.672} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.672} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {1.433} {0.000} {1.680} {} {76.340} {124.106} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.004} {0.000} {1.680} {0.080} {76.344} {124.109} {} {} {} 
    INST {mem_inst/g9157__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.663} {0.000} {0.168} {} {77.007} {124.772} {} {1} {(73.64, 266.84) (77.70, 267.26)} 
    NET {} {} {} {} {} {mem_inst/n_958} {} {0.000} {0.000} {0.168} {0.006} {77.007} {124.772} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.739} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.738} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.479} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.467} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-47.033} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.013} {0.000} {0.387} {0.473} {0.745} {-47.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 88
PATH 89
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][1]} {C}
  ENDPT {mem_inst/registers_reg[21][1]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.724}
    {-} {Setup} {0.906}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.738}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.971}
    {=} {Slack Time} {47.767}
  END_SLK_CLC
  SLK 47.767
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.729} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.728} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.137} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.157} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.702} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.718} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.493} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.494} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.256} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.257} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.808} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.809} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.917} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.918} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.034} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.034} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.463} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.463} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.288} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.296} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {122.027} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {122.029} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.533} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.533} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.796} {} {76.277} {124.043} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.007} {0.000} {1.796} {0.088} {76.283} {124.050} {} {} {} 
    INST {mem_inst/g9124__6783} {S} {^} {Q} {v} {} {MU2HDX0} {0.688} {0.000} {0.188} {} {76.971} {124.738} {} {1} {(194.60, 274.12) (190.54, 273.70)} 
    NET {} {} {} {} {} {mem_inst/n_991} {} {0.000} {0.000} {0.188} {0.008} {76.971} {124.738} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.741} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.739} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.480} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-47.466} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.413} {0.000} {0.352} {} {0.713} {-47.054} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.011} {0.000} {0.352} {0.428} {0.724} {-47.042} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 89
PATH 90
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][5]} {C}
  ENDPT {mem_inst/registers_reg[11][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.749}
    {-} {Setup} {0.893}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.776}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.007}
    {=} {Slack Time} {47.768}
  END_SLK_CLC
  SLK 47.768
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.731} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.729} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.138} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.159} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.704} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.719} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.495} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.496} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.258} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.259} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.810} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.811} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.919} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.920} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.035} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.036} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.465} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.465} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.289} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.297} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {122.105} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {122.105} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.675} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.675} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {1.433} {0.000} {1.680} {} {76.340} {124.109} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.004} {0.000} {1.680} {0.080} {76.344} {124.112} {} {} {} 
    INST {mem_inst/g9161__1881} {S} {^} {Q} {v} {} {MU2HDX0} {0.663} {0.000} {0.169} {} {77.007} {124.775} {} {1} {(74.20, 256.20) (70.14, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_954} {} {0.000} {0.000} {0.169} {0.006} {77.007} {124.776} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.742} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.741} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.482} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.470} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-47.036} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.016} {0.000} {0.387} {0.473} {0.749} {-47.020} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 90
PATH 91
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[11][3]} {C}
  ENDPT {mem_inst/registers_reg[11][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.743}
    {-} {Setup} {0.892}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.771}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {77.002}
    {=} {Slack Time} {47.769}
  END_SLK_CLC
  SLK 47.769
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.731} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.730} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.139} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.159} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.704} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.720} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.495} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.496} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.259} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.259} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.811} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.812} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.919} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.920} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.036} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.036} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.465} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.465} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.290} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.298} {} {} {} 
    INST {mem_inst/g9662__5122} {A} {v} {Q} {^} {} {NO2HDX1} {1.808} {0.000} {1.968} {} {74.336} {122.105} {} {6} {(145.32, 206.36) (145.21, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_738} {} {0.001} {0.000} {1.968} {0.097} {74.337} {122.106} {} {} {} 
    INST {mem_inst/g9523} {A} {^} {Q} {v} {} {INHDX1} {0.569} {0.000} {0.529} {} {74.906} {122.675} {} {2} {(147.00, 224.28) (146.30, 222.94)} 
    NET {} {} {} {} {} {mem_inst/n_737} {} {0.000} {0.000} {0.529} {0.022} {74.907} {122.676} {} {} {} 
    INST {mem_inst/g9321__5477} {A} {v} {Q} {^} {} {NO2HDX1} {1.433} {0.000} {1.680} {} {76.340} {124.109} {} {8} {(115.64, 233.24) (115.75, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_810} {} {0.002} {0.000} {1.680} {0.080} {76.342} {124.111} {} {} {} 
    INST {mem_inst/g9159__7098} {S} {^} {Q} {v} {} {MU2HDX0} {0.660} {0.000} {0.165} {} {77.002} {124.771} {} {1} {(103.32, 239.96) (99.26, 240.38)} 
    NET {} {} {} {} {} {mem_inst/n_956} {} {0.000} {0.000} {0.165} {0.006} {77.002} {124.771} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.743} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.741} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.483} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.470} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-47.036} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.011} {0.000} {0.387} {0.473} {0.743} {-47.025} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 91
PATH 92
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][0]} {C}
  ENDPT {mem_inst/registers_reg[21][0]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Setup} {0.903}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.757}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.982}
    {=} {Slack Time} {47.775}
  END_SLK_CLC
  SLK 47.775
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.738} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.736} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.145} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.166} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.711} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.726} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.502} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.503} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.265} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.266} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.817} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.818} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.926} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.927} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.042} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.043} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.472} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.472} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.296} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.305} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {122.036} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {122.038} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.542} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.542} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.796} {} {76.277} {124.052} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.007} {0.000} {1.796} {0.088} {76.283} {124.058} {} {} {} 
    INST {mem_inst/g9125__3680} {S} {^} {Q} {v} {} {MU2HDX0} {0.698} {0.000} {0.197} {} {76.981} {124.757} {} {1} {(187.32, 275.80) (183.26, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_990} {} {0.000} {0.000} {0.197} {0.008} {76.982} {124.757} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.749} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.748} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.489} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.477} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-47.048} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.013} {0.000} {0.377} {0.459} {0.740} {-47.035} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 92
PATH 93
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][5]} {C}
  ENDPT {mem_inst/registers_reg[21][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.723}
    {-} {Setup} {0.904}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.740}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.960}
    {=} {Slack Time} {47.780}
  END_SLK_CLC
  SLK 47.780
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.742} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.741} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.150} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.170} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.716} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.731} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.506} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.507} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.270} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.271} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.822} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.823} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.930} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.932} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.047} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.047} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.476} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.476} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.301} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.309} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {122.040} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {122.042} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.546} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.547} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.796} {} {76.277} {124.056} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.007} {0.000} {1.796} {0.088} {76.283} {124.063} {} {} {} 
    INST {mem_inst/g9129__5122} {S} {^} {Q} {v} {} {MU2HDX0} {0.676} {0.000} {0.178} {} {76.960} {124.739} {} {1} {(210.84, 275.80) (214.90, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_986} {} {0.000} {0.000} {0.178} {0.007} {76.960} {124.740} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.754} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.753} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.494} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-47.480} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.413} {0.000} {0.352} {} {0.713} {-47.067} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.010} {0.000} {0.352} {0.428} {0.723} {-47.057} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 93
PATH 94
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][4]} {C}
  ENDPT {mem_inst/registers_reg[21][4]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.723}
    {-} {Setup} {0.903}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.741}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.956}
    {=} {Slack Time} {47.785}
  END_SLK_CLC
  SLK 47.785
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.747} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.746} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.155} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.175} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.721} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.736} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.511} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.512} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.275} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.276} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.827} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.828} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.936} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.937} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.052} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.053} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.481} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.482} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.306} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.314} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {122.046} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {122.047} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.552} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.552} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.796} {} {76.277} {124.062} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.007} {0.000} {1.796} {0.088} {76.284} {124.069} {} {} {} 
    INST {mem_inst/g9128__1705} {S} {^} {Q} {v} {} {MU2HDX0} {0.672} {0.000} {0.175} {} {76.956} {124.741} {} {1} {(206.36, 275.80) (210.42, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_987} {} {0.000} {0.000} {0.175} {0.006} {76.956} {124.741} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.759} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.758} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.499} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-47.485} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.413} {0.000} {0.352} {} {0.713} {-47.072} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.010} {0.000} {0.352} {0.428} {0.723} {-47.062} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 94
PATH 95
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][2]} {C}
  ENDPT {mem_inst/registers_reg[21][2]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.723}
    {-} {Setup} {0.902}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.741}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.954}
    {=} {Slack Time} {47.787}
  END_SLK_CLC
  SLK 47.787
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.749} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.748} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.157} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.177} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.723} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.738} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.513} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.515} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.277} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.278} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.829} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.830} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.938} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.939} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.054} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.055} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.484} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.484} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.308} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.317} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {122.048} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {122.050} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.554} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.554} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.796} {} {76.277} {124.064} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.007} {0.000} {1.796} {0.088} {76.284} {124.071} {} {} {} 
    INST {mem_inst/g9126__1617} {S} {^} {Q} {v} {} {MU2HDX0} {0.670} {0.000} {0.172} {} {76.954} {124.741} {} {1} {(210.84, 257.88) (214.90, 258.30)} 
    NET {} {} {} {} {} {mem_inst/n_989} {} {0.000} {0.000} {0.172} {0.006} {76.954} {124.741} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.761} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.760} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.501} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.014} {0.000} {0.223} {0.247} {0.300} {-47.487} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {^} {Q} {^} {} {BUHDX12} {0.413} {0.000} {0.352} {} {0.713} {-47.074} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.010} {0.000} {0.352} {0.428} {0.723} {-47.064} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 95
PATH 96
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][6]} {C}
  ENDPT {mem_inst/registers_reg[21][6]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Setup} {0.901}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.760}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.971}
    {=} {Slack Time} {47.788}
  END_SLK_CLC
  SLK 47.788
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.751} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.750} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.158} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.179} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.724} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.739} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.515} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.516} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.278} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.279} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.830} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.831} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.939} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.940} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.055} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.056} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.485} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.485} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.309} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.318} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {122.049} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {122.051} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.555} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.555} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.796} {} {76.277} {124.065} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.007} {0.000} {1.796} {0.088} {76.283} {124.072} {} {} {} 
    INST {mem_inst/g9130__8246} {S} {^} {Q} {v} {} {MU2HDX0} {0.688} {0.000} {0.188} {} {76.971} {124.759} {} {1} {(178.36, 275.80) (174.30, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_985} {} {0.000} {0.000} {0.188} {0.008} {76.971} {124.760} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.762} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.761} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.502} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.490} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-47.061} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.013} {0.000} {0.377} {0.459} {0.740} {-47.048} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 96
PATH 97
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][7]} {C}
  ENDPT {mem_inst/registers_reg[21][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Setup} {0.896}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.764}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.950}
    {=} {Slack Time} {47.814}
  END_SLK_CLC
  SLK 47.814
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.776} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.775} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.184} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.204} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.750} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.765} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.540} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.542} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.304} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.305} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.856} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.857} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.965} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.966} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.081} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.082} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.510} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.511} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.335} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.343} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {122.075} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {122.076} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.581} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.581} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.796} {} {76.277} {124.091} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.006} {0.000} {1.796} {0.088} {76.283} {124.097} {} {} {} 
    INST {mem_inst/g9131__7098} {S} {^} {Q} {v} {} {MU2HDX0} {0.667} {0.000} {0.169} {} {76.950} {124.764} {} {1} {(191.24, 256.20) (195.30, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_984} {} {0.000} {0.000} {0.169} {0.006} {76.950} {124.764} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.788} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.787} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.528} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.516} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-47.087} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.740} {-47.075} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 97
PATH 98
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[21][3]} {C}
  ENDPT {mem_inst/registers_reg[21][3]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Setup} {0.894}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.766}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.944}
    {=} {Slack Time} {47.822}
  END_SLK_CLC
  SLK 47.822
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.784} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.783} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.192} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.212} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.758} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.773} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.548} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.549} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.312} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.313} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.864} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.865} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.973} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.974} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.089} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.090} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.518} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.519} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.343} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.351} {} {} {} 
    INST {mem_inst/g9663__8246} {A} {v} {Q} {^} {} {NO2HDX1} {1.731} {0.000} {1.867} {} {74.260} {122.083} {} {6} {(163.24, 197.40) (163.12, 196.06)} 
    NET {} {} {} {} {} {mem_inst/n_736} {} {0.002} {0.000} {1.867} {0.092} {74.262} {122.084} {} {} {} 
    INST {mem_inst/g9524} {A} {^} {Q} {v} {} {INHDX1} {0.504} {0.000} {0.475} {} {74.766} {122.589} {} {2} {(141.40, 233.24) (142.10, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_735} {} {0.000} {0.000} {0.475} {0.018} {74.767} {122.589} {} {} {} 
    INST {mem_inst/g9327__5526} {A} {v} {Q} {^} {} {NO2HDX1} {1.510} {0.000} {1.796} {} {76.277} {124.099} {} {8} {(143.08, 236.04) (143.19, 237.38)} 
    NET {} {} {} {} {} {mem_inst/n_804} {} {0.006} {0.000} {1.796} {0.088} {76.283} {124.105} {} {} {} 
    INST {mem_inst/g9127__2802} {S} {^} {Q} {v} {} {MU2HDX0} {0.661} {0.000} {0.164} {} {76.944} {124.766} {} {1} {(189.56, 256.20) (185.50, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_988} {} {0.000} {0.000} {0.164} {0.005} {76.944} {124.766} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.796} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.795} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.536} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.524} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-47.095} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.013} {0.000} {0.377} {0.459} {0.740} {-47.082} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 98
PATH 99
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[14][5]} {C}
  ENDPT {mem_inst/registers_reg[14][5]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.746}
    {-} {Setup} {0.899}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.767}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.936}
    {=} {Slack Time} {47.831}
  END_SLK_CLC
  SLK 47.831
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.793} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.792} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.201} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.221} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.767} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.782} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.557} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.558} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.321} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.322} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.873} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.874} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.981} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.983} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.098} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.098} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.527} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.527} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.352} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.360} {} {} {} 
    INST {mem_inst/g9661__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.000} {1.726} {} {74.153} {121.984} {} {6} {(139.72, 206.36) (139.84, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_740} {} {0.003} {0.000} {1.726} {0.084} {74.156} {121.986} {} {} {} 
    INST {mem_inst/g9522} {A} {^} {Q} {v} {} {INHDX1} {0.472} {0.000} {0.442} {} {74.628} {122.459} {} {2} {(138.04, 227.08) (137.34, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_739} {} {0.000} {0.000} {0.442} {0.017} {74.628} {122.459} {} {} {} 
    INST {mem_inst/g9322__2398} {A} {v} {Q} {^} {} {NO2HDX1} {1.612} {0.093} {1.847} {} {76.240} {124.071} {} {8} {(134.12, 233.24) (134.24, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_809} {} {0.006} {0.000} {1.847} {0.090} {76.246} {124.077} {} {} {} 
    INST {mem_inst/g9169__2346} {S} {^} {Q} {v} {} {MU2HDX0} {0.690} {0.000} {0.190} {} {76.936} {124.766} {} {1} {(70.84, 275.80) (74.90, 276.22)} 
    NET {} {} {} {} {} {mem_inst/n_950} {} {0.000} {0.000} {0.190} {0.008} {76.936} {124.767} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.805} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.804} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.545} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.013} {0.000} {0.223} {0.247} {0.299} {-47.532} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00007} {A} {^} {Q} {^} {} {BUHDX12} {0.434} {0.000} {0.387} {} {0.732} {-47.099} {} {100} {(108.92, 214.76) (99.29, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_3} {} {0.013} {0.000} {0.387} {0.473} {0.746} {-47.085} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 99
PATH 100
  VIEW  PVT_1_80_V_WC_VIEW
  CHECK_TYPE {Setup Check}
  REF {mem_inst/registers_reg[14][7]} {C}
  ENDPT {mem_inst/registers_reg[14][7]} {D} {SDFRRQHDX1} {v} {leading} {clk} {clk(C)(P)(PVT_1_80_V_WC_VIEW)*}
  BEGINPT {mem_inst/registers_en_reg[19]} {Q} {SDFFSQHDX1} {v} {trailing} {clk} {clk(D)(N)(PVT_1_80_V_WC_VIEW)*}
  REQ_CLC
    {} {Other End Arrival Time} {0.740}
    {-} {Setup} {0.899}
    {+} {Phase Shift} {125.000}
    {+} {CPPR Adjustment} {0.000}
    {-} {Uncertainty} {0.080}
    {=} {Required Time} {124.761}
  END_REQ_CLC
  SLK_CLC
    {-} {Arrival Time} {76.924}
    {=} {Slack Time} {47.838}
  END_SLK_CLC
  SLK 47.838
  ARR_CLC
    {} {Clock Fall Edge} {65.500}
    {+} {Drive Adjustment} {0.154}
    {+} {Source Insertion Delay} {-0.692}
    {=} {Beginpoint Arrival Time} {64.962}
  END_ARR_CLC
  LAUNCH_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {v} {} {} {clk} {} {} {} {0.200} {0.048} {64.962} {112.800} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {-0.001} {0.000} {0.198} {0.048} {64.961} {112.799} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {v} {Q} {v} {} {BUHDX12} {0.409} {0.000} {0.256} {} {65.370} {113.208} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.020} {0.000} {0.258} {0.350} {65.390} {113.228} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00005} {A} {v} {Q} {v} {} {BUHDX12} {0.545} {0.000} {0.391} {} {65.936} {113.773} {} {92} {(231.00, 218.68) (240.63, 219.46)} 
    NET {} {} {} {} {} {mem_inst/CTS_1} {} {0.015} {0.000} {0.392} {0.580} {65.951} {113.789} {} {} {} 
  END_LAUNCH_CLK_PATH 
  DATA_PATH 
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location} 
    INST {mem_inst/registers_en_reg[19]} {CN} {v} {Q} {v} {} {SDFFSQHDX1} {1.775} {0.000} {0.683} {} {67.726} {115.564} {} {11} {(265.16, 227.64) (271.88, 226.52)} 
    NET {} {} {} {} {} {mem_inst/registers_en[19]} {} {0.001} {0.000} {0.683} {0.113} {67.727} {115.565} {} {} {} 
    INST {mem_inst/g146__1666} {B} {v} {Q} {^} {} {AN22HDX1} {0.763} {0.000} {0.626} {} {68.490} {116.327} {} {1} {(275.24, 227.64) (272.86, 228.90)} 
    NET {} {} {} {} {} {mem_inst/n_1285} {} {0.001} {0.000} {0.626} {0.018} {68.491} {116.328} {} {} {} 
    INST {mem_inst/g129__3680} {D} {^} {Q} {v} {} {NA4HDX1} {0.551} {0.040} {0.469} {} {69.042} {116.879} {} {1} {(197.40, 227.64) (194.46, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_1302} {} {0.001} {0.000} {0.469} {0.015} {69.043} {116.880} {} {} {} 
    INST {mem_inst/g128__6783} {CN} {v} {Q} {v} {} {NA5I3HDX1} {1.108} {0.016} {0.428} {} {70.150} {117.988} {} {1} {(193.06, 156.69) (195.30, 157.22)} 
    NET {} {} {} {} {} {mem_inst/n_1303} {} {0.001} {0.000} {0.428} {0.018} {70.152} {117.989} {} {} {} 
    INST {mem_inst/g127__5526} {D} {v} {Q} {v} {} {AO211HDX1} {1.115} {0.012} {0.335} {} {71.267} {119.105} {} {3} {(187.32, 80.92) (184.20, 80.78)} 
    NET {} {} {} {} {} {mem_inst/registers_en[Reg_addr]} {} {0.000} {0.000} {0.335} {0.028} {71.267} {119.105} {} {} {} 
    INST {mem_inst/g9968} {A} {v} {Q} {^} {} {NO2HDX1} {0.429} {0.000} {0.413} {} {71.696} {119.534} {} {2} {(190.68, 92.68) (190.80, 94.02)} 
    NET {} {} {} {} {} {mem_inst/n_428} {} {0.000} {0.000} {0.413} {0.015} {71.696} {119.534} {} {} {} 
    INST {mem_inst/g9803__4319} {A} {^} {Q} {v} {} {NA2HDX1} {0.825} {0.000} {0.906} {} {72.521} {120.359} {} {7} {(175.42, 93.92) (175.44, 92.82)} 
    NET {} {} {} {} {} {mem_inst/n_729} {} {0.008} {0.000} {0.906} {0.087} {72.529} {120.366} {} {} {} 
    INST {mem_inst/g9661__1705} {A} {v} {Q} {^} {} {NO2HDX1} {1.624} {0.000} {1.726} {} {74.153} {121.990} {} {6} {(139.72, 206.36) (139.84, 205.03)} 
    NET {} {} {} {} {} {mem_inst/n_740} {} {0.003} {0.000} {1.726} {0.084} {74.156} {121.993} {} {} {} 
    INST {mem_inst/g9522} {A} {^} {Q} {v} {} {INHDX1} {0.472} {0.000} {0.442} {} {74.628} {122.465} {} {2} {(138.04, 227.08) (137.34, 228.41)} 
    NET {} {} {} {} {} {mem_inst/n_739} {} {0.000} {0.000} {0.442} {0.017} {74.628} {122.465} {} {} {} 
    INST {mem_inst/g9322__2398} {A} {v} {Q} {^} {} {NO2HDX1} {1.612} {0.093} {1.847} {} {76.240} {124.078} {} {8} {(134.12, 233.24) (134.24, 231.91)} 
    NET {} {} {} {} {} {mem_inst/n_809} {} {0.003} {0.000} {1.847} {0.090} {76.243} {124.080} {} {} {} 
    INST {mem_inst/g9171__7410} {S} {^} {Q} {v} {} {MU2HDX0} {0.681} {0.000} {0.180} {} {76.923} {124.761} {} {1} {(123.48, 256.20) (119.42, 255.78)} 
    NET {} {} {} {} {} {mem_inst/n_948} {} {0.000} {0.000} {0.180} {0.007} {76.924} {124.761} {} {} {} 
  END_DATA_PATH
  OTHER_ARR_CLC
    {} {Clock Rise Edge} {0.000}
    {+} {Drive Adjustment} {0.026}
    {=} {Beginpoint Arrival Time} {0.026}
  END_OTHER_ARR_CLC
  CAP_CLK_PATH
    COLUMNS {instance} {fpin} {fedge} {tpin} {tedge} {net} {cell} {delay} {incr_delay} {slew} {load} {arrival} {required} {stolen} {fanout} {pin_location}
    PORT {} {clk} {^} {} {} {clk} {} {} {} {0.062} {0.034} {0.026} {-47.812} {} {1} {(168.84, 312.48) } 
    NET {} {} {} {} {} {clk} {} {0.001} {0.000} {0.062} {0.034} {0.027} {-47.810} {} {} {} 
    INST {CTS_ccl_a_buf_00008} {A} {^} {Q} {^} {} {BUHDX12} {0.259} {0.000} {0.222} {} {0.286} {-47.551} {} {7} {(168.84, 277.48) (159.21, 276.70)} 
    NET {} {} {} {} {} {CTS_1} {} {0.012} {0.000} {0.223} {0.247} {0.298} {-47.539} {} {} {} 
    INST {mem_inst/CTS_ccl_a_buf_00006} {A} {^} {Q} {^} {} {BUHDX12} {0.429} {0.000} {0.376} {} {0.727} {-47.110} {} {94} {(169.40, 214.76) (159.77, 213.98)} 
    NET {} {} {} {} {} {mem_inst/CTS_2} {} {0.012} {0.000} {0.377} {0.459} {0.740} {-47.098} {} {} {} 
  END_CAP_CLK_PATH
END_PATH 100

