0 1 1 the
1 2 2 data
2 3 3 packet
3 4 4 is
4 5 25 target
5 6 26 processor
6 7 27 pe
7 8 28 #
8 9 29 1
9 10 24 of
10 11 13 processor
11 12 14 pe
12 13 15 #
13 14 16 3
14 15 17 and
15 16 12 of
16 17 8 the
17 18 9 output
18 19 10 port
19 20 11 oa
20 21 20 the
21 22 21 input
22 23 22 port
23 24 19 to
24 25 18 provided
25 26 23 ia
26 27 7 from
27 28 6 output
28 29 5 then
29 30 30 . 4.29045944115
30
0 31 1 the
31 32 2 data
32 33 3 packet
33 34 4 is
34 35 25 target
35 36 26 processor
36 37 27 pe
37 38 28 #
38 39 29 1
39 40 24 of
40 41 13 processor
41 42 14 pe
42 43 15 #
43 44 16 3
44 45 17 and
45 46 12 of
46 47 8 the
47 48 9 output
48 49 10 port
49 50 11 oa
50 51 7 from
51 52 6 output
52 53 20 the
53 54 21 input
54 55 22 port
55 56 19 to
56 57 18 provided
57 58 23 ia
58 59 5 then
59 60 30 . 4.98360662171
60
0 61 1 the
61 62 2 data
62 63 3 packet
63 64 4 is
64 65 25 target
65 66 26 processor
66 67 27 pe
67 68 28 #
68 69 29 1
69 70 24 of
70 71 13 processor
71 72 14 pe
72 73 15 #
73 74 16 3
74 75 17 and
75 76 12 of
76 77 8 the
77 78 9 output
78 79 10 port
79 80 7 from
80 81 6 output
81 82 11 oa
82 83 20 the
83 84 21 input
84 85 22 port
85 86 23 ia
86 87 19 to
87 88 18 provided
88 89 5 then
89 90 30 . 4.98360662171
90
0 91 1 the
91 92 2 data
92 93 3 packet
93 94 4 is
94 95 25 target
95 96 26 processor
96 97 27 pe
97 98 28 #
98 99 29 1
99 100 24 of
100 101 13 processor
101 102 14 pe
102 103 12 of
103 104 8 the
104 105 9 output
105 106 10 port
106 107 11 oa
107 108 15 #
108 109 16 3
109 110 17 and
110 111 20 the
111 112 21 input
112 113 22 port
113 114 23 ia
114 115 19 to
115 116 18 provided
116 117 7 from
117 118 6 output
118 119 5 then
119 120 30 . 3.88499433304
120
0 121 1 the
121 122 2 data
122 123 3 packet
123 124 4 is
124 125 25 target
125 126 26 processor
126 127 27 pe
127 128 28 #
128 129 29 1
129 130 24 of
130 131 13 processor
131 132 14 pe
132 133 15 #
133 134 16 3
134 135 17 and
135 136 20 the
136 137 21 input
137 138 22 port
138 139 23 ia
139 140 19 to
140 141 18 provided
141 142 12 of
142 143 8 the
143 144 9 output
144 145 10 port
145 146 11 oa
146 147 7 from
147 148 6 output
148 149 5 then
149 150 30 . 1.68776975571
150
0 151 2 data
151 152 3 packet
152 153 1 the
153 154 4 is
154 155 25 target
155 156 26 processor
156 157 27 pe
157 158 28 #
158 159 29 1
159 160 24 of
160 161 13 processor
161 162 14 pe
162 163 15 #
163 164 16 3
164 165 17 and
165 166 12 of
166 167 8 the
167 168 9 output
168 169 10 port
169 170 11 oa
170 171 20 the
171 172 21 input
172 173 22 port
173 174 23 ia
174 175 19 to
175 176 18 provided
176 177 7 from
177 178 6 output
178 179 5 then
179 180 30 . 4.98360662171
180
0 181 1 the
181 182 2 data
182 183 3 packet
183 184 4 is
184 185 13 processor
185 186 14 pe
186 187 25 target
187 188 26 processor
188 189 27 pe
189 190 28 #
190 191 29 1
191 192 24 of
192 193 15 #
193 194 16 3
194 195 17 and
195 196 20 the
196 197 21 input
197 198 22 port
198 199 19 to
199 200 18 provided
200 201 23 ia
201 202 12 of
202 203 8 the
203 204 9 output
204 205 10 port
205 206 11 oa
206 207 7 from
207 208 6 output
208 209 5 then
209 210 30 . 4.98360662171
210
0 211 1 the
211 212 2 data
212 213 3 packet
213 214 4 is
214 215 25 target
215 216 26 processor
216 217 27 pe
217 218 28 #
218 219 29 1
219 220 24 of
220 221 13 processor
221 222 14 pe
222 223 15 #
223 224 16 3
224 225 17 and
225 226 20 the
226 227 21 input
227 228 22 port
228 229 19 to
229 230 18 provided
230 231 12 of
231 232 8 the
232 233 9 output
233 234 10 port
234 235 11 oa
235 236 7 from
236 237 6 output
237 238 23 ia
238 239 5 then
239 240 30 . 4.98360662171
240
0 241 1 the
241 242 2 data
242 243 3 packet
243 244 4 is
244 245 25 target
245 246 26 processor
246 247 27 pe
247 248 28 #
248 249 29 1
249 250 24 of
250 251 13 processor
251 252 14 pe
252 253 15 #
253 254 16 3
254 255 12 of
255 256 8 the
256 257 9 output
257 258 10 port
258 259 11 oa
259 260 7 from
260 261 6 output
261 262 17 and
262 263 20 the
263 264 21 input
264 265 22 port
265 266 19 to
266 267 18 provided
267 268 23 ia
268 269 5 then
269 270 30 . 4.98360662171
270
0 271 1 the
271 272 2 data
272 273 3 packet
273 274 4 is
274 275 25 target
275 276 26 processor
276 277 27 pe
277 278 28 #
278 279 29 1
279 280 24 of
280 281 8 the
281 282 13 processor
282 283 14 pe
283 284 15 #
284 285 16 3
285 286 17 and
286 287 12 of
287 288 9 output
288 289 10 port
289 290 11 oa
290 291 20 the
291 292 21 input
292 293 22 port
293 294 23 ia
294 295 19 to
295 296 18 provided
296 297 7 from
297 298 6 output
298 299 5 then
299 300 30 . 4.98360662171
300
0 301 1 the
301 302 2 data
302 303 3 packet
303 304 4 is
304 305 25 target
305 306 26 processor
306 307 27 pe
307 308 28 #
308 309 29 1
309 310 24 of
310 311 13 processor
311 312 14 pe
312 313 15 #
313 314 16 3
314 315 17 and
315 316 20 the
316 317 21 input
317 318 22 port
318 319 19 to
319 320 18 provided
320 321 12 of
321 322 23 ia
322 323 8 the
323 324 9 output
324 325 10 port
325 326 11 oa
326 327 7 from
327 328 6 output
328 329 5 then
329 330 30 . 4.98360662171
330
0 331 1 the
331 332 2 data
332 333 3 packet
333 334 4 is
334 335 25 target
335 336 26 processor
336 337 27 pe
337 338 28 #
338 339 29 1
339 340 24 of
340 341 13 processor
341 342 14 pe
342 343 12 of
343 344 8 the
344 345 9 output
345 346 10 port
346 347 11 oa
347 348 15 #
348 349 16 3
349 350 17 and
350 351 20 the
351 352 21 input
352 353 22 port
353 354 19 to
354 355 18 provided
355 356 23 ia
356 357 7 from
357 358 6 output
358 359 5 then
359 360 30 . 4.98360662171
360
0 361 1 the
361 362 2 data
362 363 3 packet
363 364 4 is
364 365 25 target
365 366 26 processor
366 367 27 pe
367 368 28 #
368 369 29 1
369 370 24 of
370 371 13 processor
371 372 14 pe
372 373 15 #
373 374 16 3
374 375 17 and
375 376 20 the
376 377 21 input
377 378 22 port
378 379 19 to
379 380 18 provided
380 381 23 ia
381 382 12 of
382 383 8 the
383 384 9 output
384 385 10 port
385 386 11 oa
386 387 7 from
387 388 6 output
388 389 5 then
389 390 30 . 0.809219351813
390
0 391 1 the
391 392 2 data
392 393 3 packet
393 394 4 is
394 395 25 target
395 396 26 processor
396 397 27 pe
397 398 28 #
398 399 29 1
399 400 24 of
400 401 13 processor
401 402 14 pe
402 403 15 #
403 404 16 3
404 405 17 and
405 406 20 the
406 407 21 input
407 408 22 port
408 409 23 ia
409 410 19 to
410 411 18 provided
411 412 12 of
412 413 8 the
413 414 9 output
414 415 10 port
415 416 7 from
416 417 6 output
417 418 11 oa
418 419 5 then
419 420 30 . 4.98360662171
420
0 421 1 the
421 422 2 data
422 423 3 packet
423 424 4 is
424 425 13 processor
425 426 14 pe
426 427 15 #
427 428 16 3
428 429 17 and
429 430 25 target
430 431 26 processor
431 432 27 pe
432 433 28 #
433 434 29 1
434 435 24 of
435 436 20 the
436 437 21 input
437 438 22 port
438 439 23 ia
439 440 19 to
440 441 18 provided
441 442 12 of
442 443 8 the
443 444 9 output
444 445 10 port
445 446 11 oa
446 447 7 from
447 448 6 output
448 449 5 then
449 450 30 . 1.32004497558
450
