// Seed: 301375334
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_21 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output wor id_1,
    input supply1 id_2,
    input tri id_3,
    output tri1 id_4,
    input wire id_5,
    output logic id_6,
    id_11,
    output supply0 id_7,
    input wor id_8,
    input tri1 id_9
);
  assign id_4 = id_2 * -1;
  assign id_7 = -1;
  wire id_12, id_13;
  initial id_6 <= -1'b0;
  parameter id_14 = -1;
  assign id_4 = 1;
  wire id_15;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_16,
      id_11,
      id_15,
      id_11,
      id_14,
      id_16,
      id_12,
      id_13,
      id_15,
      id_16,
      id_13,
      id_11,
      id_14,
      id_11,
      id_13,
      id_12,
      id_13,
      id_14,
      id_14,
      id_13
  );
  assign id_1 = id_3;
endmodule
