<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from utd-sv
rc: 1 (means success: 0)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>
defines: 
time_elapsed: 0.928s
ram usage: 39784 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpsv_oj11x/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:35</a>: No timescale set for &#34;sparc_exu_aluaddsub&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:35</a>: Compile module &#34;work@sparc_exu_aluaddsub&#34;.

[NTE:CP0309] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:38</a>: Implicit port type (wire) for &#34;adder_out&#34;,
there are 5 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-35" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:35</a>: Top level module &#34;work@sparc_exu_aluaddsub&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>: Cannot find a module definition for &#34;work@sparc_exu_aluaddsub::dff_s&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>: Cannot find a module definition for &#34;work@sparc_exu_aluaddsub::sparc_exu_aluadder64&#34;.

[WRN:EL0500] <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>: Cannot find a module definition for &#34;work@sparc_exu_aluaddsub::sparc_exu_aluspr&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 3.

[WRN:EL0512] Nb undefined modules: 3.

[WRN:EL0513] Nb undefined instances: 3.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmpsv_oj11x/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_sparc_exu_aluaddsub
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmpsv_oj11x/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmpsv_oj11x/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@sparc_exu_aluaddsub)
 |vpiName:work@sparc_exu_aluaddsub
 |uhdmallPackages:
 \_package: builtin, parent:work@sparc_exu_aluaddsub
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@sparc_exu_aluaddsub, file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>, line:35, parent:work@sparc_exu_aluaddsub
   |vpiDefName:work@sparc_exu_aluaddsub
   |vpiFullName:work@sparc_exu_aluaddsub
   |vpiPort:
   \_port: (adder_out), line:38
     |vpiName:adder_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (adder_out), line:38
         |vpiName:adder_out
         |vpiFullName:work@sparc_exu_aluaddsub.adder_out
   |vpiPort:
   \_port: (spr_out), line:38
     |vpiName:spr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spr_out), line:38
         |vpiName:spr_out
         |vpiFullName:work@sparc_exu_aluaddsub.spr_out
   |vpiPort:
   \_port: (alu_ecl_cout64_e_l), line:38
     |vpiName:alu_ecl_cout64_e_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_ecl_cout64_e_l), line:38
         |vpiName:alu_ecl_cout64_e_l
         |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_cout64_e_l
   |vpiPort:
   \_port: (alu_ecl_cout32_e), line:38
     |vpiName:alu_ecl_cout32_e
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_ecl_cout32_e), line:38
         |vpiName:alu_ecl_cout32_e
         |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_cout32_e
   |vpiPort:
   \_port: (alu_ecl_adderin2_63_e), line:39
     |vpiName:alu_ecl_adderin2_63_e
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_ecl_adderin2_63_e), line:39
         |vpiName:alu_ecl_adderin2_63_e
         |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_adderin2_63_e
   |vpiPort:
   \_port: (alu_ecl_adderin2_31_e), line:39
     |vpiName:alu_ecl_adderin2_31_e
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_ecl_adderin2_31_e), line:39
         |vpiName:alu_ecl_adderin2_31_e
         |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_adderin2_31_e
   |vpiPort:
   \_port: (clk), line:41
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:41
         |vpiName:clk
         |vpiFullName:work@sparc_exu_aluaddsub.clk
   |vpiPort:
   \_port: (se), line:41
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:41
         |vpiName:se
         |vpiFullName:work@sparc_exu_aluaddsub.se
   |vpiPort:
   \_port: (byp_alu_rs1_data_e), line:41
     |vpiName:byp_alu_rs1_data_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (byp_alu_rs1_data_e), line:41
         |vpiName:byp_alu_rs1_data_e
         |vpiFullName:work@sparc_exu_aluaddsub.byp_alu_rs1_data_e
   |vpiPort:
   \_port: (byp_alu_rs2_data_e), line:41
     |vpiName:byp_alu_rs2_data_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (byp_alu_rs2_data_e), line:41
         |vpiName:byp_alu_rs2_data_e
         |vpiFullName:work@sparc_exu_aluaddsub.byp_alu_rs2_data_e
   |vpiPort:
   \_port: (ecl_alu_cin_e), line:41
     |vpiName:ecl_alu_cin_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ecl_alu_cin_e), line:41
         |vpiName:ecl_alu_cin_e
         |vpiFullName:work@sparc_exu_aluaddsub.ecl_alu_cin_e
   |vpiPort:
   \_port: (ifu_exu_invert_d), line:42
     |vpiName:ifu_exu_invert_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifu_exu_invert_d), line:42
         |vpiName:ifu_exu_invert_d
         |vpiFullName:work@sparc_exu_aluaddsub.ifu_exu_invert_d
   |vpiContAssign:
   \_cont_assign: , line:67
     |vpiRhs:
     \_operation: , line:67
       |vpiOpType:34
       |vpiOperand:
       \_constant: , line:67
         |vpiConstType:7
         |vpiDecompile:64
         |vpiSize:32
         |INT:64
       |vpiOperand:
       \_operation: 
         |vpiOpType:33
         |vpiOperand:
         \_ref_obj: (ifu_exu_invert_d), line:67
           |vpiName:ifu_exu_invert_d
     |vpiLhs:
     \_part_select: , line:67, parent:subtract_d
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (subtract_d)
       |vpiLeftRange:
       \_constant: , line:67
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:67
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:71
     |vpiRhs:
     \_part_select: , line:71, parent:byp_alu_rs1_data_e
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (byp_alu_rs1_data_e)
       |vpiLeftRange:
       \_constant: , line:71
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:71
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
     |vpiLhs:
     \_part_select: , line:71, parent:rs1_data
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (rs1_data)
       |vpiLeftRange:
       \_constant: , line:71
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:71
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:73
     |vpiRhs:
     \_operation: , line:73
       |vpiOpType:30
       |vpiOperand:
       \_part_select: , line:73, parent:byp_alu_rs2_data_e
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (byp_alu_rs2_data_e)
         |vpiLeftRange:
         \_constant: , line:73
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:73
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiOperand:
       \_part_select: , line:73, parent:subtract_e
         |vpiConstantSelect:1
         |vpiParent:
         \_ref_obj: (subtract_e)
         |vpiLeftRange:
         \_constant: , line:73
           |vpiConstType:7
           |vpiDecompile:63
           |vpiSize:32
           |INT:63
         |vpiRightRange:
         \_constant: , line:73
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiLhs:
     \_part_select: , line:73, parent:rs2_data
       |vpiConstantSelect:1
       |vpiParent:
       \_ref_obj: (rs2_data)
       |vpiLeftRange:
       \_constant: , line:73
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
       |vpiRightRange:
       \_constant: , line:73
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiContAssign:
   \_cont_assign: , line:75
     |vpiRhs:
     \_bit_select: (rs2_data), line:75
       |vpiName:rs2_data
       |vpiFullName:work@sparc_exu_aluaddsub.rs2_data
       |vpiIndex:
       \_constant: , line:75
         |vpiConstType:7
         |vpiDecompile:63
         |vpiSize:32
         |INT:63
     |vpiLhs:
     \_ref_obj: (alu_ecl_adderin2_63_e), line:75
       |vpiName:alu_ecl_adderin2_63_e
       |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_adderin2_63_e
   |vpiContAssign:
   \_cont_assign: , line:76
     |vpiRhs:
     \_bit_select: (rs2_data), line:76
       |vpiName:rs2_data
       |vpiFullName:work@sparc_exu_aluaddsub.rs2_data
       |vpiIndex:
       \_constant: , line:76
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
     |vpiLhs:
     \_ref_obj: (alu_ecl_adderin2_31_e), line:76
       |vpiName:alu_ecl_adderin2_31_e
       |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_adderin2_31_e
   |vpiContAssign:
   \_cont_assign: , line:80
     |vpiRhs:
     \_operation: , line:80
       |vpiOpType:4
       |vpiOperand:
       \_ref_obj: (cout64_e), line:80
         |vpiName:cout64_e
         |vpiFullName:work@sparc_exu_aluaddsub.cout64_e
     |vpiLhs:
     \_ref_obj: (alu_ecl_cout64_e_l), line:80
       |vpiName:alu_ecl_cout64_e_l
       |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_cout64_e_l
   |vpiNet:
   \_logic_net: (rs2_data), line:58
     |vpiName:rs2_data
     |vpiFullName:work@sparc_exu_aluaddsub.rs2_data
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (rs1_data), line:59
     |vpiName:rs1_data
     |vpiFullName:work@sparc_exu_aluaddsub.rs1_data
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (subtract_d), line:60
     |vpiName:subtract_d
     |vpiFullName:work@sparc_exu_aluaddsub.subtract_d
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (subtract_e), line:61
     |vpiName:subtract_e
     |vpiFullName:work@sparc_exu_aluaddsub.subtract_e
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (cout64_e), line:62
     |vpiName:cout64_e
     |vpiFullName:work@sparc_exu_aluaddsub.cout64_e
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (adder_out), line:38
   |vpiNet:
   \_logic_net: (spr_out), line:38
   |vpiNet:
   \_logic_net: (alu_ecl_cout64_e_l), line:38
   |vpiNet:
   \_logic_net: (alu_ecl_cout32_e), line:38
   |vpiNet:
   \_logic_net: (alu_ecl_adderin2_63_e), line:39
   |vpiNet:
   \_logic_net: (alu_ecl_adderin2_31_e), line:39
   |vpiNet:
   \_logic_net: (clk), line:41
   |vpiNet:
   \_logic_net: (se), line:41
   |vpiNet:
   \_logic_net: (byp_alu_rs1_data_e), line:41
   |vpiNet:
   \_logic_net: (byp_alu_rs2_data_e), line:41
   |vpiNet:
   \_logic_net: (ecl_alu_cin_e), line:41
   |vpiNet:
   \_logic_net: (ifu_exu_invert_d), line:42
 |uhdmtopModules:
 \_module: work@sparc_exu_aluaddsub (work@sparc_exu_aluaddsub), file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>, line:35
   |vpiDefName:work@sparc_exu_aluaddsub
   |vpiName:work@sparc_exu_aluaddsub
   |vpiPort:
   \_port: (adder_out), line:38, parent:work@sparc_exu_aluaddsub
     |vpiName:adder_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (adder_out), line:38, parent:work@sparc_exu_aluaddsub
         |vpiName:adder_out
         |vpiFullName:work@sparc_exu_aluaddsub.adder_out
         |vpiRange:
         \_range: , line:51
           |vpiLeftRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:51
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (spr_out), line:38, parent:work@sparc_exu_aluaddsub
     |vpiName:spr_out
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (spr_out), line:38, parent:work@sparc_exu_aluaddsub
         |vpiName:spr_out
         |vpiFullName:work@sparc_exu_aluaddsub.spr_out
         |vpiRange:
         \_range: , line:52
           |vpiLeftRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:52
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (alu_ecl_cout64_e_l), line:38, parent:work@sparc_exu_aluaddsub
     |vpiName:alu_ecl_cout64_e_l
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_ecl_cout64_e_l), line:38, parent:work@sparc_exu_aluaddsub
         |vpiName:alu_ecl_cout64_e_l
         |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_cout64_e_l
   |vpiPort:
   \_port: (alu_ecl_cout32_e), line:38, parent:work@sparc_exu_aluaddsub
     |vpiName:alu_ecl_cout32_e
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_ecl_cout32_e), line:38, parent:work@sparc_exu_aluaddsub
         |vpiName:alu_ecl_cout32_e
         |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_cout32_e
   |vpiPort:
   \_port: (alu_ecl_adderin2_63_e), line:39, parent:work@sparc_exu_aluaddsub
     |vpiName:alu_ecl_adderin2_63_e
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_ecl_adderin2_63_e), line:39, parent:work@sparc_exu_aluaddsub
         |vpiName:alu_ecl_adderin2_63_e
         |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_adderin2_63_e
   |vpiPort:
   \_port: (alu_ecl_adderin2_31_e), line:39, parent:work@sparc_exu_aluaddsub
     |vpiName:alu_ecl_adderin2_31_e
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (alu_ecl_adderin2_31_e), line:39, parent:work@sparc_exu_aluaddsub
         |vpiName:alu_ecl_adderin2_31_e
         |vpiFullName:work@sparc_exu_aluaddsub.alu_ecl_adderin2_31_e
   |vpiPort:
   \_port: (clk), line:41, parent:work@sparc_exu_aluaddsub
     |vpiName:clk
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk), line:41, parent:work@sparc_exu_aluaddsub
         |vpiName:clk
         |vpiFullName:work@sparc_exu_aluaddsub.clk
   |vpiPort:
   \_port: (se), line:41, parent:work@sparc_exu_aluaddsub
     |vpiName:se
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (se), line:41, parent:work@sparc_exu_aluaddsub
         |vpiName:se
         |vpiFullName:work@sparc_exu_aluaddsub.se
   |vpiPort:
   \_port: (byp_alu_rs1_data_e), line:41, parent:work@sparc_exu_aluaddsub
     |vpiName:byp_alu_rs1_data_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (byp_alu_rs1_data_e), line:41, parent:work@sparc_exu_aluaddsub
         |vpiName:byp_alu_rs1_data_e
         |vpiFullName:work@sparc_exu_aluaddsub.byp_alu_rs1_data_e
         |vpiRange:
         \_range: , line:46
           |vpiLeftRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:46
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (byp_alu_rs2_data_e), line:41, parent:work@sparc_exu_aluaddsub
     |vpiName:byp_alu_rs2_data_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (byp_alu_rs2_data_e), line:41, parent:work@sparc_exu_aluaddsub
         |vpiName:byp_alu_rs2_data_e
         |vpiFullName:work@sparc_exu_aluaddsub.byp_alu_rs2_data_e
         |vpiRange:
         \_range: , line:47
           |vpiLeftRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:63
             |vpiSize:32
             |INT:63
           |vpiRightRange:
           \_constant: , line:47
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (ecl_alu_cin_e), line:41, parent:work@sparc_exu_aluaddsub
     |vpiName:ecl_alu_cin_e
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ecl_alu_cin_e), line:41, parent:work@sparc_exu_aluaddsub
         |vpiName:ecl_alu_cin_e
         |vpiFullName:work@sparc_exu_aluaddsub.ecl_alu_cin_e
   |vpiPort:
   \_port: (ifu_exu_invert_d), line:42, parent:work@sparc_exu_aluaddsub
     |vpiName:ifu_exu_invert_d
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ifu_exu_invert_d), line:42, parent:work@sparc_exu_aluaddsub
         |vpiName:ifu_exu_invert_d
         |vpiFullName:work@sparc_exu_aluaddsub.ifu_exu_invert_d
   |vpiModule:
   \_module: work@sparc_exu_aluaddsub::dff_s (sub_dff), file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>, line:68, parent:work@sparc_exu_aluaddsub
     |vpiDefName:work@sparc_exu_aluaddsub::dff_s
     |vpiName:sub_dff
     |vpiFullName:work@sparc_exu_aluaddsub.sub_dff
     |vpiPort:
     \_port: (din), parent:sub_dff
       |vpiName:din
       |vpiHighConn:
       \_ref_obj: (subtract_d), line:68
         |vpiName:subtract_d
         |vpiActual:
         \_logic_net: (subtract_d), line:60, parent:work@sparc_exu_aluaddsub
           |vpiName:subtract_d
           |vpiFullName:work@sparc_exu_aluaddsub.subtract_d
           |vpiNetType:1
           |vpiRange:
           \_range: , line:60
             |vpiLeftRange:
             \_constant: , line:60
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:60
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (clk), parent:sub_dff
       |vpiName:clk
       |vpiHighConn:
       \_ref_obj: (clk), line:68
         |vpiName:clk
         |vpiActual:
         \_logic_net: (clk), line:41, parent:work@sparc_exu_aluaddsub
     |vpiPort:
     \_port: (q), parent:sub_dff
       |vpiName:q
       |vpiHighConn:
       \_ref_obj: (subtract_e), line:68
         |vpiName:subtract_e
         |vpiActual:
         \_logic_net: (subtract_e), line:61, parent:work@sparc_exu_aluaddsub
           |vpiName:subtract_e
           |vpiFullName:work@sparc_exu_aluaddsub.subtract_e
           |vpiNetType:1
           |vpiRange:
           \_range: , line:61
             |vpiLeftRange:
             \_constant: , line:61
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:61
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (se), parent:sub_dff
       |vpiName:se
       |vpiHighConn:
       \_ref_obj: (se), line:68
         |vpiName:se
         |vpiActual:
         \_logic_net: (se), line:41, parent:work@sparc_exu_aluaddsub
     |vpiPort:
     \_port: (si), parent:sub_dff
       |vpiName:si
       |vpiHighConn:
       \_ref_obj: (si), line:69
         |vpiName:si
     |vpiPort:
     \_port: (so), parent:sub_dff
       |vpiName:so
       |vpiHighConn:
       \_ref_obj: (so), line:69
         |vpiName:so
     |vpiInstance:
     \_module: work@sparc_exu_aluaddsub (work@sparc_exu_aluaddsub), file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>, line:35
   |vpiModule:
   \_module: work@sparc_exu_aluaddsub::sparc_exu_aluadder64 (adder), file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>, line:77, parent:work@sparc_exu_aluaddsub
     |vpiDefName:work@sparc_exu_aluaddsub::sparc_exu_aluadder64
     |vpiName:adder
     |vpiFullName:work@sparc_exu_aluaddsub.adder
     |vpiPort:
     \_port: (rs1_data), parent:adder
       |vpiName:rs1_data
       |vpiHighConn:
       \_ref_obj: (rs1_data), line:77
         |vpiName:rs1_data
         |vpiActual:
         \_logic_net: (rs1_data), line:59, parent:work@sparc_exu_aluaddsub
           |vpiName:rs1_data
           |vpiFullName:work@sparc_exu_aluaddsub.rs1_data
           |vpiNetType:1
           |vpiRange:
           \_range: , line:59
             |vpiLeftRange:
             \_constant: , line:59
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:59
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (rs2_data), parent:adder
       |vpiName:rs2_data
       |vpiHighConn:
       \_ref_obj: (rs2_data), line:77
         |vpiName:rs2_data
         |vpiActual:
         \_logic_net: (rs2_data), line:58, parent:work@sparc_exu_aluaddsub
           |vpiName:rs2_data
           |vpiFullName:work@sparc_exu_aluaddsub.rs2_data
           |vpiNetType:1
           |vpiRange:
           \_range: , line:58
             |vpiLeftRange:
             \_constant: , line:58
               |vpiConstType:7
               |vpiDecompile:63
               |vpiSize:32
               |INT:63
             |vpiRightRange:
             \_constant: , line:58
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
     |vpiPort:
     \_port: (cin), parent:adder
       |vpiName:cin
       |vpiHighConn:
       \_ref_obj: (ecl_alu_cin_e), line:78
         |vpiName:ecl_alu_cin_e
         |vpiActual:
         \_logic_net: (ecl_alu_cin_e), line:41, parent:work@sparc_exu_aluaddsub
     |vpiPort:
     \_port: (adder_out), parent:adder
       |vpiName:adder_out
       |vpiHighConn:
       \_ref_obj: (adder_out), line:78
         |vpiName:adder_out
         |vpiActual:
         \_logic_net: (adder_out), line:38, parent:work@sparc_exu_aluaddsub
     |vpiPort:
     \_port: (cout32), parent:adder
       |vpiName:cout32
       |vpiHighConn:
       \_ref_obj: (alu_ecl_cout32_e), line:79
         |vpiName:alu_ecl_cout32_e
         |vpiActual:
         \_logic_net: (alu_ecl_cout32_e), line:38, parent:work@sparc_exu_aluaddsub
     |vpiPort:
     \_port: (cout64), parent:adder
       |vpiName:cout64
       |vpiHighConn:
       \_ref_obj: (cout64_e), line:79
         |vpiName:cout64_e
         |vpiActual:
         \_logic_net: (cout64_e), line:62, parent:work@sparc_exu_aluaddsub
           |vpiName:cout64_e
           |vpiFullName:work@sparc_exu_aluaddsub.cout64_e
           |vpiNetType:1
     |vpiInstance:
     \_module: work@sparc_exu_aluaddsub (work@sparc_exu_aluaddsub), file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>, line:35
   |vpiModule:
   \_module: work@sparc_exu_aluaddsub::sparc_exu_aluspr (spr), file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>, line:84, parent:work@sparc_exu_aluaddsub
     |vpiDefName:work@sparc_exu_aluaddsub::sparc_exu_aluspr
     |vpiName:spr
     |vpiFullName:work@sparc_exu_aluaddsub.spr
     |vpiPort:
     \_port: (rs1_data), parent:spr
       |vpiName:rs1_data
       |vpiHighConn:
       \_ref_obj: (rs1_data), line:84
         |vpiName:rs1_data
         |vpiActual:
         \_logic_net: (rs1_data), line:59, parent:work@sparc_exu_aluaddsub
     |vpiPort:
     \_port: (rs2_data), parent:spr
       |vpiName:rs2_data
       |vpiHighConn:
       \_ref_obj: (rs2_data), line:84
         |vpiName:rs2_data
         |vpiActual:
         \_logic_net: (rs2_data), line:58, parent:work@sparc_exu_aluaddsub
     |vpiPort:
     \_port: (cin), parent:spr
       |vpiName:cin
       |vpiHighConn:
       \_ref_obj: (ecl_alu_cin_e), line:84
         |vpiName:ecl_alu_cin_e
         |vpiActual:
         \_logic_net: (ecl_alu_cin_e), line:41, parent:work@sparc_exu_aluaddsub
     |vpiPort:
     \_port: (spr_out), parent:spr
       |vpiName:spr_out
       |vpiHighConn:
       \_ref_obj: (spr_out), line:85
         |vpiName:spr_out
         |vpiActual:
         \_logic_net: (spr_out), line:38, parent:work@sparc_exu_aluaddsub
     |vpiInstance:
     \_module: work@sparc_exu_aluaddsub (work@sparc_exu_aluaddsub), file:<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v</a>, line:35
   |vpiNet:
   \_logic_net: (rs2_data), line:58, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (rs1_data), line:59, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (subtract_d), line:60, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (subtract_e), line:61, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (cout64_e), line:62, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (adder_out), line:38, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (spr_out), line:38, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (alu_ecl_cout64_e_l), line:38, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (alu_ecl_cout32_e), line:38, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (alu_ecl_adderin2_63_e), line:39, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (alu_ecl_adderin2_31_e), line:39, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (clk), line:41, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (se), line:41, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (byp_alu_rs1_data_e), line:41, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (byp_alu_rs2_data_e), line:41, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (ecl_alu_cin_e), line:41, parent:work@sparc_exu_aluaddsub
   |vpiNet:
   \_logic_net: (ifu_exu_invert_d), line:42, parent:work@sparc_exu_aluaddsub
Object: \work_sparc_exu_aluaddsub of type 3000
Object: \work_sparc_exu_aluaddsub of type 32
Object: \adder_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spr_out of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \alu_ecl_cout64_e_l of type 44
Object: \alu_ecl_cout32_e of type 44
Object: \alu_ecl_adderin2_63_e of type 44
Object: \alu_ecl_adderin2_31_e of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \byp_alu_rs1_data_e of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \byp_alu_rs2_data_e of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ecl_alu_cin_e of type 44
Object: \ifu_exu_invert_d of type 44
Object: \sub_dff of type 32
Object: \din of type 44
Object: \clk of type 44
Object: \q of type 44
Object: \se of type 44
Object: \si of type 44
Object: \so of type 44
Object: \adder of type 32
Object: \rs1_data of type 44
Object: \rs2_data of type 44
Object: \cin of type 44
Object: \adder_out of type 44
Object: \cout32 of type 44
Object: \cout64 of type 44
Object: \spr of type 32
Object: \rs1_data of type 44
Object: \rs2_data of type 44
Object: \cin of type 44
Object: \spr_out of type 44
Object: \rs2_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \rs1_data of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \subtract_d of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \subtract_e of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \cout64_e of type 36
Object: \adder_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \spr_out of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \alu_ecl_cout64_e_l of type 36
Object: \alu_ecl_cout32_e of type 36
Object: \alu_ecl_adderin2_63_e of type 36
Object: \alu_ecl_adderin2_31_e of type 36
Object: \clk of type 36
Object: \se of type 36
Object: \byp_alu_rs1_data_e of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \byp_alu_rs2_data_e of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \ecl_alu_cin_e of type 36
Object: \ifu_exu_invert_d of type 36
Object: \work_sparc_exu_aluaddsub of type 32
Object: \adder_out of type 44
Object: \spr_out of type 44
Object: \alu_ecl_cout64_e_l of type 44
Object: \alu_ecl_cout32_e of type 44
Object: \alu_ecl_adderin2_63_e of type 44
Object: \alu_ecl_adderin2_31_e of type 44
Object: \clk of type 44
Object: \se of type 44
Object: \byp_alu_rs1_data_e of type 44
Object: \byp_alu_rs2_data_e of type 44
Object: \ecl_alu_cin_e of type 44
Object: \ifu_exu_invert_d of type 44
Object:  of type 8
Object:  of type 42
Object: \subtract_d of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 7
Object:  of type 39
Object: \ifu_exu_invert_d of type 608
Object:  of type 8
Object:  of type 42
Object: \rs1_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \byp_alu_rs1_data_e of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object:  of type 42
Object: \rs2_data of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 39
Object:  of type 42
Object: \byp_alu_rs2_data_e of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 42
Object: \subtract_e of type 608
Object:  of type 7
Object:  of type 7
Object:  of type 8
Object: \alu_ecl_adderin2_63_e of type 608
Object: \rs2_data of type 106
Object:  of type 7
Object:  of type 8
Object: \alu_ecl_adderin2_31_e of type 608
Object: \rs2_data of type 106
Object:  of type 7
Object:  of type 8
Object: \alu_ecl_cout64_e_l of type 608
Object:  of type 39
Object: \cout64_e of type 608
Object: \rs2_data of type 36
Object: \rs1_data of type 36
Object: \subtract_d of type 36
Object: \subtract_e of type 36
Object: \cout64_e of type 36
Object: \adder_out of type 36
Object: \spr_out of type 36
Object: \alu_ecl_cout64_e_l of type 36
Object: \alu_ecl_cout32_e of type 36
Object: \alu_ecl_adderin2_63_e of type 36
Object: \alu_ecl_adderin2_31_e of type 36
Object: \clk of type 36
Object: \se of type 36
Object: \byp_alu_rs1_data_e of type 36
Object: \byp_alu_rs2_data_e of type 36
Object: \ecl_alu_cin_e of type 36
Object: \ifu_exu_invert_d of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_sparc_exu_aluaddsub&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ec2c0] str=&#39;\work_sparc_exu_aluaddsub&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:38</a>.0-38.0&gt; [0x24ec530] str=&#39;\adder_out&#39; output reg port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:51</a>.0-51.0&gt; [0x24ec820]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:51</a>.0-51.0&gt; [0x24ecd60] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:51</a>.0-51.0&gt; [0x24ecfd0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:38</a>.0-38.0&gt; [0x24ed190] str=&#39;\spr_out&#39; output reg port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:52</a>.0-52.0&gt; [0x24ed2b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:52</a>.0-52.0&gt; [0x24ed610] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:52</a>.0-52.0&gt; [0x24ed7d0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:38</a>.0-38.0&gt; [0x24ed470] str=&#39;\alu_ecl_cout64_e_l&#39; output reg port=3
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:38</a>.0-38.0&gt; [0x24ed990] str=&#39;\alu_ecl_cout32_e&#39; output reg port=4
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:39</a>.0-39.0&gt; [0x24edb10] str=&#39;\alu_ecl_adderin2_63_e&#39; output reg port=5
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:39</a>.0-39.0&gt; [0x24edc90] str=&#39;\alu_ecl_adderin2_31_e&#39; output reg port=6
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24ede50] str=&#39;\clk&#39; input port=7
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24ee010] str=&#39;\se&#39; input port=8
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24ee1d0] str=&#39;\byp_alu_rs1_data_e&#39; input port=9
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:46</a>.0-46.0&gt; [0x24ee370]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:46</a>.0-46.0&gt; [0x24ee6d0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:46</a>.0-46.0&gt; [0x24ee890] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24eea50] str=&#39;\byp_alu_rs2_data_e&#39; input port=10
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:47</a>.0-47.0&gt; [0x24eeb70]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:47</a>.0-47.0&gt; [0x24eeeb0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:47</a>.0-47.0&gt; [0x24ef070] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24eed10] str=&#39;\ecl_alu_cin_e&#39; input port=11
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:42</a>.0-42.0&gt; [0x24ef230] str=&#39;\ifu_exu_invert_d&#39; input port=12
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24ef3b0] str=&#39;\sub_dff&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24efd70] str=&#39;\work_sparc_exu_aluaddsub::dff_s&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24efeb0] str=&#39;\din&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24effd0] str=&#39;\subtract_d&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f01f0] str=&#39;\clk&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0310] str=&#39;\clk&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0510] str=&#39;\q&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0630] str=&#39;\subtract_e&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0850] str=&#39;\se&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0970] str=&#39;\se&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0be0] str=&#39;\si&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0d00] str=&#39;\si&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0f20] str=&#39;\so&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f1040] str=&#39;\so&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f1240] str=&#39;\adder&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f1d10] str=&#39;\work_sparc_exu_aluaddsub::sparc_exu_aluadder64&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f1e30] str=&#39;\rs1_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f1f50] str=&#39;\rs1_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f21b0] str=&#39;\rs2_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f22d0] str=&#39;\rs2_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f24d0] str=&#39;\cin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f25f0] str=&#39;\ecl_alu_cin_e&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2810] str=&#39;\adder_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2930] str=&#39;\adder_out&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2ba0] str=&#39;\cout32&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2cc0] str=&#39;\alu_ecl_cout32_e&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2ee0] str=&#39;\cout64&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f3000] str=&#39;\cout64_e&#39;
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24f3200] str=&#39;\spr&#39;
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fb5d0] str=&#39;\work_sparc_exu_aluaddsub::sparc_exu_aluspr&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fb730] str=&#39;\rs1_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fb850] str=&#39;\rs1_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fba70] str=&#39;\rs2_data&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fbb90] str=&#39;\rs2_data&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fbdb0] str=&#39;\cin&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fbed0] str=&#39;\ecl_alu_cin_e&#39;
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fc0f0] str=&#39;\spr_out&#39;
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fc210] str=&#39;\spr_out&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:58</a>.0-58.0&gt; [0x24fc450] str=&#39;\rs2_data&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:58</a>.0-58.0&gt; [0x24fc5b0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:58</a>.0-58.0&gt; [0x24fc8b0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:58</a>.0-58.0&gt; [0x24fca70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:59</a>.0-59.0&gt; [0x24fc710] str=&#39;\rs1_data&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:59</a>.0-59.0&gt; [0x24fcc30]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:59</a>.0-59.0&gt; [0x24fcf30] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:59</a>.0-59.0&gt; [0x24fd0f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:60</a>.0-60.0&gt; [0x24fd2b0] str=&#39;\subtract_d&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:60</a>.0-60.0&gt; [0x24fd3d0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:60</a>.0-60.0&gt; [0x24fd670] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:60</a>.0-60.0&gt; [0x24fd830] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:61</a>.0-61.0&gt; [0x24fd4f0] str=&#39;\subtract_e&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:61</a>.0-61.0&gt; [0x24fd9f0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:61</a>.0-61.0&gt; [0x24fdcf0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:61</a>.0-61.0&gt; [0x24fdeb0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-62" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:62</a>.0-62.0&gt; [0x24fdb70] str=&#39;\cout64_e&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fe6b0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fe1d0] str=&#39;\subtract_d&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fe950]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24febb0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fed70] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fea90]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24ff0f0] bits=&#39;00000000000000000000000001000000&#39;(32) range=[31:0] int=64
          AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fef50]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24ff2f0] str=&#39;\ifu_exu_invert_d&#39;
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff490]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff5b0] str=&#39;\rs1_data&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff730]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff970] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ffa90] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff850] str=&#39;\byp_alu_rs1_data_e&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ffbb0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ffdf0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24fff10] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x24ffcd0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500030] str=&#39;\rs2_data&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500150]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500390] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x25004b0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500270]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x25005d0] str=&#39;\byp_alu_rs2_data_e&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x25006f0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500930] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500a50] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500810] str=&#39;\subtract_e&#39;
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500b70]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500db0] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500ed0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2500c90]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2500ff0] str=&#39;\alu_ecl_adderin2_63_e&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2501110] str=&#39;\rs2_data&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2501530]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2501370] bits=&#39;00000000000000000000000000111111&#39;(32) range=[31:0] int=63
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x2501650]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x2501770] str=&#39;\alu_ecl_adderin2_31_e&#39;
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x25018f0] str=&#39;\rs2_data&#39;
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x2501a30]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x2501bd0] bits=&#39;00000000000000000000000000011111&#39;(32) range=[31:0] int=31
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:80</a>.0-80.0&gt; [0x2501df0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:80</a>.0-80.0&gt; [0x2501f10] str=&#39;\alu_ecl_cout64_e_l&#39;
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:80</a>.0-80.0&gt; [0x25020f0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:80</a>.0-80.0&gt; [0x2502250] str=&#39;\cout64_e&#39;
--- END OF AST DUMP ---
Warning: reg &#39;\alu_ecl_adderin2_63_e&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0.
Warning: reg &#39;\alu_ecl_adderin2_31_e&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0.
Warning: reg &#39;\alu_ecl_cout64_e_l&#39; is assigned in a continuous assignment at <a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:80</a>.0-80.0.
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ec2c0] str=&#39;\work_sparc_exu_aluaddsub&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:38</a>.0-38.0&gt; [0x24ec530] str=&#39;\adder_out&#39; output reg basic_prep port=1 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:51</a>.0-51.0&gt; [0x24ec820] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:51</a>.0-51.0&gt; [0x24ecd60] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-51" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:51</a>.0-51.0&gt; [0x24ecfd0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:38</a>.0-38.0&gt; [0x24ed190] str=&#39;\spr_out&#39; output reg basic_prep port=2 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:52</a>.0-52.0&gt; [0x24ed2b0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:52</a>.0-52.0&gt; [0x24ed610] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-52" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:52</a>.0-52.0&gt; [0x24ed7d0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:38</a>.0-38.0&gt; [0x24ed470] str=&#39;\alu_ecl_cout64_e_l&#39; output reg basic_prep port=3 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-38" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:38</a>.0-38.0&gt; [0x24ed990] str=&#39;\alu_ecl_cout32_e&#39; output reg basic_prep port=4 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:39</a>.0-39.0&gt; [0x24edb10] str=&#39;\alu_ecl_adderin2_63_e&#39; output reg basic_prep port=5 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-39" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:39</a>.0-39.0&gt; [0x24edc90] str=&#39;\alu_ecl_adderin2_31_e&#39; output reg basic_prep port=6 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24ede50] str=&#39;\clk&#39; input basic_prep port=7 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24ee010] str=&#39;\se&#39; input basic_prep port=8 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24ee1d0] str=&#39;\byp_alu_rs1_data_e&#39; input basic_prep port=9 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:46</a>.0-46.0&gt; [0x24ee370] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:46</a>.0-46.0&gt; [0x24ee6d0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-46" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:46</a>.0-46.0&gt; [0x24ee890] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24eea50] str=&#39;\byp_alu_rs2_data_e&#39; input basic_prep port=10 range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:47</a>.0-47.0&gt; [0x24eeb70] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:47</a>.0-47.0&gt; [0x24eeeb0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-47" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:47</a>.0-47.0&gt; [0x24ef070] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-41" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:41</a>.0-41.0&gt; [0x24eed10] str=&#39;\ecl_alu_cin_e&#39; input basic_prep port=11 range=[0:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-42" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:42</a>.0-42.0&gt; [0x24ef230] str=&#39;\ifu_exu_invert_d&#39; input basic_prep port=12 range=[0:0]
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24ef3b0] str=&#39;\sub_dff&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24efd70] str=&#39;\work_sparc_exu_aluaddsub::dff_s&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24efeb0] str=&#39;\din&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24effd0 -&gt; 0x24fd2b0] str=&#39;\subtract_d&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f01f0] str=&#39;\clk&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0310 -&gt; 0x24ede50] str=&#39;\clk&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0510] str=&#39;\q&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0630 -&gt; 0x24fd4f0] str=&#39;\subtract_e&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0850] str=&#39;\se&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0970 -&gt; 0x24ee010] str=&#39;\se&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0be0] str=&#39;\si&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0d00 -&gt; 0x251d890] str=&#39;\si&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f0f20] str=&#39;\so&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>.0-68.0&gt; [0x24f1040 -&gt; 0x251d9b0] str=&#39;\so&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f1240] str=&#39;\adder&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f1d10] str=&#39;\work_sparc_exu_aluaddsub::sparc_exu_aluadder64&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f1e30] str=&#39;\rs1_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f1f50 -&gt; 0x24fc710] str=&#39;\rs1_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f21b0] str=&#39;\rs2_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f22d0 -&gt; 0x24fc450] str=&#39;\rs2_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f24d0] str=&#39;\cin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f25f0 -&gt; 0x24eed10] str=&#39;\ecl_alu_cin_e&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2810] str=&#39;\adder_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2930 -&gt; 0x24ec530] str=&#39;\adder_out&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2ba0] str=&#39;\cout32&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2cc0 -&gt; 0x24ed990] str=&#39;\alu_ecl_cout32_e&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f2ee0] str=&#39;\cout64&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-77" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:77</a>.0-77.0&gt; [0x24f3000 -&gt; 0x24fdb70] str=&#39;\cout64_e&#39; basic_prep
      AST_CELL &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24f3200] str=&#39;\spr&#39; basic_prep
        AST_CELLTYPE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fb5d0] str=&#39;\work_sparc_exu_aluaddsub::sparc_exu_aluspr&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fb730] str=&#39;\rs1_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fb850 -&gt; 0x24fc710] str=&#39;\rs1_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fba70] str=&#39;\rs2_data&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fbb90 -&gt; 0x24fc450] str=&#39;\rs2_data&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fbdb0] str=&#39;\cin&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fbed0 -&gt; 0x24eed10] str=&#39;\ecl_alu_cin_e&#39; basic_prep
        AST_ARGUMENT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fc0f0] str=&#39;\spr_out&#39; basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-84" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:84</a>.0-84.0&gt; [0x24fc210 -&gt; 0x24ed190] str=&#39;\spr_out&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:58</a>.0-58.0&gt; [0x24fc450] str=&#39;\rs2_data&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:58</a>.0-58.0&gt; [0x24fc5b0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:58</a>.0-58.0&gt; [0x24fc8b0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-58" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:58</a>.0-58.0&gt; [0x24fca70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:59</a>.0-59.0&gt; [0x24fc710] str=&#39;\rs1_data&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:59</a>.0-59.0&gt; [0x24fcc30] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:59</a>.0-59.0&gt; [0x24fcf30] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-59" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:59</a>.0-59.0&gt; [0x24fd0f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:60</a>.0-60.0&gt; [0x24fd2b0] str=&#39;\subtract_d&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:60</a>.0-60.0&gt; [0x24fd3d0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:60</a>.0-60.0&gt; [0x24fd670] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-60" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:60</a>.0-60.0&gt; [0x24fd830] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:61</a>.0-61.0&gt; [0x24fd4f0] str=&#39;\subtract_e&#39; basic_prep range=[63:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:61</a>.0-61.0&gt; [0x24fd9f0] basic_prep range=[63:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:61</a>.0-61.0&gt; [0x24fdcf0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-61" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:61</a>.0-61.0&gt; [0x24fdeb0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-62" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:62</a>.0-62.0&gt; [0x24fdb70] str=&#39;\cout64_e&#39; basic_prep range=[0:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fe6b0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fe1d0 -&gt; 0x24fd2b0] str=&#39;\subtract_d&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fe950] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24febb0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fed70] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_REPLICATE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24fea90] basic_prep
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24ff0f0] bits=&#39;00000000000000000000000001000000&#39;(32) basic_prep range=[31:0] int=64
          AST_CONCAT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fef50] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-67" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:67</a>.0-67.0&gt; [0x24ff2f0 -&gt; 0x24ef230] str=&#39;\ifu_exu_invert_d&#39; basic_prep
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff490] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff5b0 -&gt; 0x24fc710] str=&#39;\rs1_data&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff730] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff970] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ffa90] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ff850 -&gt; 0x24ee1d0] str=&#39;\byp_alu_rs1_data_e&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ffbb0] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24ffdf0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-71" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:71</a>.0-71.0&gt; [0x24fff10] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x24ffcd0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500030 -&gt; 0x24fc450] str=&#39;\rs2_data&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500150] basic_prep range=[63:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500390] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x25004b0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
        AST_BIT_XOR &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500270] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x25005d0 -&gt; 0x24eea50] str=&#39;\byp_alu_rs2_data_e&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x25006f0] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500930] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500a50] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500810 -&gt; 0x24fd4f0] str=&#39;\subtract_e&#39; basic_prep
            AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500b70] basic_prep range=[63:0]
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500db0] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
              AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-73" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:73</a>.0-73.0&gt; [0x2500ed0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2500c90] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2500ff0 -&gt; 0x24edb10] str=&#39;\alu_ecl_adderin2_63_e&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2501110 -&gt; 0x24fc450] str=&#39;\rs2_data&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2501530] basic_prep range=[63:63]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-75" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:75</a>.0-75.0&gt; [0x2501370] bits=&#39;00000000000000000000000000111111&#39;(32) basic_prep range=[31:0] int=63
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x2501650] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x2501770 -&gt; 0x24edc90] str=&#39;\alu_ecl_adderin2_31_e&#39; basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x25018f0 -&gt; 0x24fc450] str=&#39;\rs2_data&#39; basic_prep
          AST_RANGE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x2501a30] basic_prep range=[31:31]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-76" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:76</a>.0-76.0&gt; [0x2501bd0] bits=&#39;00000000000000000000000000011111&#39;(32) basic_prep range=[31:0] int=31
      AST_ASSIGN &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:80</a>.0-80.0&gt; [0x2501df0] basic_prep
        AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:80</a>.0-80.0&gt; [0x2501f10 -&gt; 0x24ed470] str=&#39;\alu_ecl_cout64_e_l&#39; basic_prep
        AST_BIT_NOT &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:80</a>.0-80.0&gt; [0x25020f0] basic_prep
          AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-80" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:80</a>.0-80.0&gt; [0x2502250 -&gt; 0x24fdb70] str=&#39;\cout64_e&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:0</a>.0-0.0&gt; [0x251d890] str=&#39;\si&#39; basic_prep
      AST_AUTOWIRE &lt;<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-0" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:0</a>.0-0.0&gt; [0x251d9b0] str=&#39;\so&#39; basic_prep
--- END OF AST DUMP ---
<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>: Warning: Identifier `\si&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sparc_exu_aluaddsub.v.html#l-68" target="file-frame">third_party/tests/utd-sv/sparc_exu_aluaddsub.v:68</a>: Warning: Identifier `\so&#39; is implicitly declared.
Generating RTLIL representation for module `\work_sparc_exu_aluaddsub::sparc_exu_aluspr&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f3380] str=&#39;\work_sparc_exu_aluaddsub::sparc_exu_aluspr&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f34a0] str=&#39;\rs1_data&#39; port=25
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f3620] str=&#39;\rs2_data&#39; port=26
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f3760] str=&#39;\cin&#39; port=27
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fb4b0] str=&#39;\spr_out&#39; port=28
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f3380] str=&#39;\work_sparc_exu_aluaddsub::sparc_exu_aluspr&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f34a0] str=&#39;\rs1_data&#39; basic_prep port=25 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f3620] str=&#39;\rs2_data&#39; basic_prep port=26 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f3760] str=&#39;\cin&#39; basic_prep port=27 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24fb4b0] str=&#39;\spr_out&#39; basic_prep port=28 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sparc_exu_aluaddsub::dff_s&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef4d0] str=&#39;\work_sparc_exu_aluaddsub::dff_s&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef5f0] str=&#39;\din&#39; port=13
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef710] str=&#39;\clk&#39; port=14
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef850] str=&#39;\q&#39; port=15
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef970] str=&#39;\se&#39; port=16
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24efa90] str=&#39;\si&#39; port=17
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24efbb0] str=&#39;\so&#39; port=18
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef4d0] str=&#39;\work_sparc_exu_aluaddsub::dff_s&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef5f0] str=&#39;\din&#39; basic_prep port=13 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef710] str=&#39;\clk&#39; basic_prep port=14 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef850] str=&#39;\q&#39; basic_prep port=15 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24ef970] str=&#39;\se&#39; basic_prep port=16 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24efa90] str=&#39;\si&#39; basic_prep port=17 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24efbb0] str=&#39;\so&#39; basic_prep port=18 range=[0:0]
--- END OF AST DUMP ---
Generating RTLIL representation for module `\work_sparc_exu_aluaddsub::sparc_exu_aluadder64&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f13d0] str=&#39;\work_sparc_exu_aluaddsub::sparc_exu_aluadder64&#39;
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f14f0] str=&#39;\rs1_data&#39; port=19
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f1670] str=&#39;\rs2_data&#39; port=20
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f17b0] str=&#39;\cin&#39; port=21
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f18d0] str=&#39;\adder_out&#39; port=22
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f19f0] str=&#39;\cout32&#39; port=23
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f1b10] str=&#39;\cout64&#39; port=24
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f13d0] str=&#39;\work_sparc_exu_aluaddsub::sparc_exu_aluadder64&#39; basic_prep
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f14f0] str=&#39;\rs1_data&#39; basic_prep port=19 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f1670] str=&#39;\rs2_data&#39; basic_prep port=20 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f17b0] str=&#39;\cin&#39; basic_prep port=21 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f18d0] str=&#39;\adder_out&#39; basic_prep port=22 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f19f0] str=&#39;\cout32&#39; basic_prep port=23 range=[0:0]
      AST_WIRE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x24f1b10] str=&#39;\cout64&#39; basic_prep port=24 range=[0:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
ERROR: Module `work_sparc_exu_aluaddsub::sparc_exu_aluspr&#39; referenced in module `work_sparc_exu_aluaddsub&#39; in cell `spr&#39; does not have a port named &#39;spr_out&#39;.

</pre>
</body>