{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607902653204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607902653210 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 18:37:33 2020 " "Processing started: Sun Dec 13 18:37:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607902653210 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902653210 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mejia_sc_cpu_Dec5 -c mejia_sc_cpu_Dec5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902653210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607902653653 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607902653653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_mux_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_mux_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_mux_Dec5-Behavioral " "Found design unit 1: mejia_mux_Dec5-Behavioral" {  } { { "mejia_mux_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_mux_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663017 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_mux_Dec5 " "Found entity 1: mejia_mux_Dec5" {  } { { "mejia_mux_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_mux_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_extend_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_extend_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_extend_Dec5-arch " "Found design unit 1: mejia_extend_Dec5-arch" {  } { { "mejia_extend_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_extend_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663017 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_extend_Dec5 " "Found entity 1: mejia_extend_Dec5" {  } { { "mejia_extend_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_extend_Dec5.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_megaddsub_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_megaddsub_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_megaddsub_dec5-SYN " "Found design unit 1: mejia_megaddsub_dec5-SYN" {  } { { "mejia_megaddsub_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663018 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_megaddsub_Dec5 " "Found entity 1: mejia_megaddsub_Dec5" {  } { { "mejia_megaddsub_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_or_op_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_or_op_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_or_op_Dec5-arch " "Found design unit 1: mejia_or_op_Dec5-arch" {  } { { "mejia_or_op_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_or_op_Dec5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663020 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_or_op_Dec5 " "Found entity 1: mejia_or_op_Dec5" {  } { { "mejia_or_op_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_or_op_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_op_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_op_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_op_Dec5-arch " "Found design unit 1: mejia_and_op_Dec5-arch" {  } { { "mejia_and_op_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and_op_Dec5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663021 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_op_Dec5 " "Found entity 1: mejia_and_op_Dec5" {  } { { "mejia_and_op_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and_op_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_data_mem_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_data_mem_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_data_mem_dec5-SYN " "Found design unit 1: mejia_data_mem_dec5-SYN" {  } { { "mejia_data_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663022 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_data_mem_Dec5 " "Found entity 1: mejia_data_mem_Dec5" {  } { { "mejia_data_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_reg_file_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_reg_file_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_reg_file_dec5-SYN " "Found design unit 1: mejia_reg_file_dec5-SYN" {  } { { "mejia_reg_file_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663023 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_reg_file_Dec5 " "Found entity 1: mejia_reg_file_Dec5" {  } { { "mejia_reg_file_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_control_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_control_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_control_Dec5-arch " "Found design unit 1: mejia_control_Dec5-arch" {  } { { "mejia_control_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_control_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663025 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_control_Dec5 " "Found entity 1: mejia_control_Dec5" {  } { { "mejia_control_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_control_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_alu_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_alu_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_alu_Dec5-arch " "Found design unit 1: mejia_alu_Dec5-arch" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663026 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_alu_Dec5 " "Found entity 1: mejia_alu_Dec5" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_sc_cpu_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_sc_cpu_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_sc_cpu_Dec5-arch " "Found design unit 1: mejia_sc_cpu_Dec5-arch" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663027 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_sc_cpu_Dec5 " "Found entity 1: mejia_sc_cpu_Dec5" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_compare_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_compare_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_compare_dec5-SYN " "Found design unit 1: mejia_compare_dec5-SYN" {  } { { "mejia_compare_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663028 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_compare_Dec5 " "Found entity 1: mejia_compare_Dec5" {  } { { "mejia_compare_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and_Dec5-arch " "Found design unit 1: mejia_and_Dec5-arch" {  } { { "mejia_and_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and_Dec5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663029 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and_Dec5 " "Found entity 1: mejia_and_Dec5" {  } { { "mejia_and_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_register32_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_register32_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_register32_Dec5-arch " "Found design unit 1: mejia_register32_Dec5-arch" {  } { { "mejia_register32_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_register32_Dec5.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663029 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_register32_Dec5 " "Found entity 1: mejia_register32_Dec5" {  } { { "mejia_register32_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_register32_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_pcadder_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_pcadder_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_pcadder_dec5-SYN " "Found design unit 1: mejia_pcadder_dec5-SYN" {  } { { "mejia_pcadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663030 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_pcadder_Dec5 " "Found entity 1: mejia_pcadder_Dec5" {  } { { "mejia_pcadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_inst_mem_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_inst_mem_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_inst_mem_dec5-SYN " "Found design unit 1: mejia_inst_mem_dec5-SYN" {  } { { "mejia_inst_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663031 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_inst_mem_Dec5 " "Found entity 1: mejia_inst_mem_Dec5" {  } { { "mejia_inst_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_and32_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_and32_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_and32_Dec5-arch " "Found design unit 1: mejia_and32_Dec5-arch" {  } { { "mejia_and32_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663032 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_and32_Dec5 " "Found entity 1: mejia_and32_Dec5" {  } { { "mejia_and32_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_nbadder_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_nbadder_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_nbadder_dec5-SYN " "Found design unit 1: mejia_nbadder_dec5-SYN" {  } { { "mejia_nbadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663033 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_nbadder_Dec5 " "Found entity 1: mejia_nbadder_Dec5" {  } { { "mejia_nbadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_arr_mult2_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_arr_mult2_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_arr_mult2_Dec5-arch " "Found design unit 1: mejia_arr_mult2_Dec5-arch" {  } { { "mejia_arr_mult2_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663035 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_arr_mult2_Dec5 " "Found entity 1: mejia_arr_mult2_Dec5" {  } { { "mejia_arr_mult2_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mejia_div_dec5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mejia_div_dec5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mejia_div_dec5-SYN " "Found design unit 1: mejia_div_dec5-SYN" {  } { { "mejia_div_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663036 ""} { "Info" "ISGN_ENTITY_NAME" "1 mejia_div_Dec5 " "Found entity 1: mejia_div_Dec5" {  } { { "mejia_div_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663036 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mejia_sc_cpu_Dec5 " "Elaborating entity \"mejia_sc_cpu_Dec5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607902663335 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data1 mejia_sc_cpu_Dec5.vhd(98) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(98): used explicit default value for signal \"data1\" because signal was never assigned a value" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 98 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607902663442 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "w1 mejia_sc_cpu_Dec5.vhd(99) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(99): used explicit default value for signal \"w1\" because signal was never assigned a value" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 99 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607902663442 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "ld1 mejia_sc_cpu_Dec5.vhd(100) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(100): used explicit default value for signal \"ld1\" because signal was never assigned a value" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 100 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607902663442 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ci mejia_sc_cpu_Dec5.vhd(101) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(101): used implicit default value for signal \"ci\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 101 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607902663442 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co1 mejia_sc_cpu_Dec5.vhd(101) " "Verilog HDL or VHDL warning at mejia_sc_cpu_Dec5.vhd(101): object \"co1\" assigned a value but never read" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607902663442 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "co2 mejia_sc_cpu_Dec5.vhd(101) " "Verilog HDL or VHDL warning at mejia_sc_cpu_Dec5.vhd(101): object \"co2\" assigned a value but never read" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607902663442 "|mejia_sc_cpu_Dec5"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "add4 mejia_sc_cpu_Dec5.vhd(102) " "VHDL Signal Declaration warning at mejia_sc_cpu_Dec5.vhd(102): used explicit default value for signal \"add4\" because signal was never assigned a value" {  } { { "mejia_sc_cpu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 102 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607902663442 "|mejia_sc_cpu_Dec5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_inst_mem_Dec5 mejia_inst_mem_Dec5:INST_MEM " "Elaborating entity \"mejia_inst_mem_Dec5\" for hierarchy \"mejia_inst_mem_Dec5:INST_MEM\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "INST_MEM" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\"" {  } { { "mejia_inst_mem_Dec5.vhd" "altsyncram_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663475 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\"" {  } { { "mejia_inst_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component " "Instantiated megafunction \"mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mejia_inst_mem_Dec5.mif " "Parameter \"init_file\" = \"mejia_inst_mem_Dec5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663519 ""}  } { { "mejia_inst_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607902663519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3q24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3q24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3q24 " "Found entity 1: altsyncram_3q24" {  } { { "db/altsyncram_3q24.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_3q24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3q24 mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\|altsyncram_3q24:auto_generated " "Elaborating entity \"altsyncram_3q24\" for hierarchy \"mejia_inst_mem_Dec5:INST_MEM\|altsyncram:altsyncram_component\|altsyncram_3q24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663559 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 64 D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.mif " "Memory depth (512) in the design file differs from memory depth (64) in the Memory Initialization File \"D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.mif\" -- setting initial value for remaining addresses to 0" {  } { { "mejia_inst_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_inst_mem_Dec5.vhd" 62 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1607902663562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_control_Dec5 mejia_control_Dec5:CONTR_SIG " "Elaborating entity \"mejia_control_Dec5\" for hierarchy \"mejia_control_Dec5:CONTR_SIG\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "CONTR_SIG" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_reg_file_Dec5 mejia_reg_file_Dec5:REG_FILE1 " "Elaborating entity \"mejia_reg_file_Dec5\" for hierarchy \"mejia_reg_file_Dec5:REG_FILE1\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "REG_FILE1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\"" {  } { { "mejia_reg_file_Dec5.vhd" "altsyncram_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663595 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\"" {  } { { "mejia_reg_file_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component " "Instantiated megafunction \"mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mejia_reg_file_Dec5.mif " "Parameter \"init_file\" = \"mejia_reg_file_Dec5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663612 ""}  } { { "mejia_reg_file_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_reg_file_Dec5.vhd" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607902663612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_br24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_br24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_br24 " "Found entity 1: altsyncram_br24" {  } { { "db/altsyncram_br24.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_br24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_br24 mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\|altsyncram_br24:auto_generated " "Elaborating entity \"altsyncram_br24\" for hierarchy \"mejia_reg_file_Dec5:REG_FILE1\|altsyncram:altsyncram_component\|altsyncram_br24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_extend_Dec5 mejia_extend_Dec5:IMMex_16 " "Elaborating entity \"mejia_extend_Dec5\" for hierarchy \"mejia_extend_Dec5:IMMex_16\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "IMMex_16" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_mux_Dec5 mejia_mux_Dec5:mux_1 " "Elaborating entity \"mejia_mux_Dec5\" for hierarchy \"mejia_mux_Dec5:mux_1\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "mux_1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_alu_Dec5 mejia_alu_Dec5:ALU " "Elaborating entity \"mejia_alu_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "ALU" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663669 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "z0 mejia_alu_Dec5.vhd(51) " "VHDL Signal Declaration warning at mejia_alu_Dec5.vhd(51): used explicit default value for signal \"z0\" because signal was never assigned a value" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 51 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607902663670 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "z9 mejia_alu_Dec5.vhd(51) " "Verilog HDL or VHDL warning at mejia_alu_Dec5.vhd(51): object \"z9\" assigned a value but never read" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 51 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607902663670 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "z6 mejia_alu_Dec5.vhd(53) " "VHDL Signal Declaration warning at mejia_alu_Dec5.vhd(53): used explicit default value for signal \"z6\" because signal was never assigned a value" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 53 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607902663670 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x mejia_alu_Dec5.vhd(53) " "Verilog HDL or VHDL warning at mejia_alu_Dec5.vhd(53): object \"x\" assigned a value but never read" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1607902663670 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z0 mejia_alu_Dec5.vhd(110) " "VHDL Process Statement warning at mejia_alu_Dec5.vhd(110): signal \"z0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607902663670 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z8 mejia_alu_Dec5.vhd(116) " "VHDL Process Statement warning at mejia_alu_Dec5.vhd(116): signal \"z8\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 116 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607902663670 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z0 mejia_alu_Dec5.vhd(119) " "VHDL Process Statement warning at mejia_alu_Dec5.vhd(119): signal \"z0\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mejia_alu_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 119 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1607902663670 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_megaddsub_Dec5 mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP " "Elaborating entity \"mejia_megaddsub_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\"" {  } { { "mejia_alu_Dec5.vhd" "ADD_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_megaddsub_Dec5.vhd" "LPM_ADD_SUB_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_megaddsub_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UNUSED " "Parameter \"lpm_direction\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663704 ""}  } { { "mejia_megaddsub_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_megaddsub_Dec5.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607902663704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_d6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_d6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_d6h " "Found entity 1: add_sub_d6h" {  } { { "db/add_sub_d6h.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/add_sub_d6h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_d6h mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_d6h:auto_generated " "Elaborating entity \"add_sub_d6h\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_megaddsub_Dec5:ADD_OP\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_d6h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_or_op_Dec5 mejia_alu_Dec5:ALU\|mejia_or_op_Dec5:OR_OP " "Elaborating entity \"mejia_or_op_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_or_op_Dec5:OR_OP\"" {  } { { "mejia_alu_Dec5.vhd" "OR_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_and_op_Dec5 mejia_alu_Dec5:ALU\|mejia_and_op_Dec5:AND_OP " "Elaborating entity \"mejia_and_op_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_and_op_Dec5:AND_OP\"" {  } { { "mejia_alu_Dec5.vhd" "AND_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_compare_Dec5 mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP " "Elaborating entity \"mejia_compare_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\"" {  } { { "mejia_alu_Dec5.vhd" "COMP_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\"" {  } { { "mejia_compare_Dec5.vhd" "LPM_COMPARE_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\"" {  } { { "mejia_compare_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663770 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663770 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663770 ""}  } { { "mejia_compare_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_compare_Dec5.vhd" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607902663770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ufg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ufg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ufg " "Found entity 1: cmpr_ufg" {  } { { "db/cmpr_ufg.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/cmpr_ufg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ufg mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\|cmpr_ufg:auto_generated " "Elaborating entity \"cmpr_ufg\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_compare_Dec5:COMP_OP\|lpm_compare:LPM_COMPARE_component\|cmpr_ufg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_arr_mult2_Dec5 mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP " "Elaborating entity \"mejia_arr_mult2_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\"" {  } { { "mejia_alu_Dec5.vhd" "MULT_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663816 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "c mejia_arr_mult2_Dec5.vhd(30) " "VHDL Signal Declaration warning at mejia_arr_mult2_Dec5.vhd(30): used explicit default value for signal \"c\" because signal was never assigned a value" {  } { { "mejia_arr_mult2_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1607902663821 "|mejia_sc_cpu_Dec5|mejia_alu_Dec5:ALU|mejia_arr_mult2_Dec5:MULT_OP"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_and32_Dec5 mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_and32_Dec5:AND_1 " "Elaborating entity \"mejia_and32_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_and32_Dec5:AND_1\"" {  } { { "mejia_arr_mult2_Dec5.vhd" "AND_1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_and_Dec5 mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_and32_Dec5:AND_1\|mejia_and_Dec5:AND1 " "Elaborating entity \"mejia_and_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_and32_Dec5:AND_1\|mejia_and_Dec5:AND1\"" {  } { { "mejia_and32_Dec5.vhd" "AND1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_and32_Dec5.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_nbadder_Dec5 mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1 " "Elaborating entity \"mejia_nbadder_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\"" {  } { { "mejia_arr_mult2_Dec5.vhd" "ADD_1" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_arr_mult2_Dec5.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_nbadder_Dec5.vhd" "LPM_ADD_SUB_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663856 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_nbadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663858 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902663858 ""}  } { { "mejia_nbadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_nbadder_Dec5.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607902663858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ici.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ici.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ici " "Found entity 1: add_sub_ici" {  } { { "db/add_sub_ici.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/add_sub_ici.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902663898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902663898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ici mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ici:auto_generated " "Elaborating entity \"add_sub_ici\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_arr_mult2_Dec5:MULT_OP\|mejia_nbadder_Dec5:ADD_1\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_ici:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902663899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_div_Dec5 mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP " "Elaborating entity \"mejia_div_Dec5\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\"" {  } { { "mejia_alu_Dec5.vhd" "DIV_OP" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_alu_Dec5.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mejia_div_Dec5.vhd" "LPM_DIVIDE_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664432 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "mejia_div_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation UNSIGNED " "Parameter \"lpm_drepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation UNSIGNED " "Parameter \"lpm_nrepresentation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664433 ""}  } { { "mejia_div_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_div_Dec5.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607902664433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_irp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_irp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_irp " "Found entity 1: lpm_divide_irp" {  } { { "db/lpm_divide_irp.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/lpm_divide_irp.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902664464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902664464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_irp mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated " "Elaborating entity \"lpm_divide_irp\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_divide.tdf" 148 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902664473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902664473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_9nh mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider " "Elaborating entity \"sign_div_unsign_9nh\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider\"" {  } { { "db/lpm_divide_irp.tdf" "divider" { Text "D:/Documents/Quartus Projects/Final Lab/db/lpm_divide_irp.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902664533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902664533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_o2f mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_o2f:divider " "Elaborating entity \"alt_u_div_o2f\" for hierarchy \"mejia_alu_Dec5:ALU\|mejia_div_Dec5:DIV_OP\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_irp:auto_generated\|sign_div_unsign_9nh:divider\|alt_u_div_o2f:divider\"" {  } { { "db/sign_div_unsign_9nh.tdf" "divider" { Text "D:/Documents/Quartus Projects/Final Lab/db/sign_div_unsign_9nh.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_data_mem_Dec5 mejia_data_mem_Dec5:data_mem " "Elaborating entity \"mejia_data_mem_Dec5\" for hierarchy \"mejia_data_mem_Dec5:data_mem\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "data_mem" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\"" {  } { { "mejia_data_mem_Dec5.vhd" "altsyncram_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\"" {  } { { "mejia_data_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mejia_data_mem_Dec5.mif " "Parameter \"init_file\" = \"mejia_data_mem_Dec5.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664578 ""}  } { { "mejia_data_mem_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_data_mem_Dec5.vhd" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607902664578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ut24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ut24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ut24 " "Found entity 1: altsyncram_ut24" {  } { { "db/altsyncram_ut24.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902664656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902664656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ut24 mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated " "Elaborating entity \"altsyncram_ut24\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902664693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902664693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|decode_dla:decode3 " "Elaborating entity \"decode_dla\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|decode_dla:decode3\"" {  } { { "db/altsyncram_ut24.tdf" "decode3" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902664726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902664726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|decode_61a:rden_decode " "Elaborating entity \"decode_61a\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|decode_61a:rden_decode\"" {  } { { "db/altsyncram_ut24.tdf" "rden_decode" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902664763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902664763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|mux_ahb:mux2 " "Elaborating entity \"mux_ahb\" for hierarchy \"mejia_data_mem_Dec5:data_mem\|altsyncram:altsyncram_component\|altsyncram_ut24:auto_generated\|mux_ahb:mux2\"" {  } { { "db/altsyncram_ut24.tdf" "mux2" { Text "D:/Documents/Quartus Projects/Final Lab/db/altsyncram_ut24.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_pcadder_Dec5 mejia_pcadder_Dec5:first_add " "Elaborating entity \"mejia_pcadder_Dec5\" for hierarchy \"mejia_pcadder_Dec5:first_add\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "first_add" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_pcadder_Dec5.vhd" "LPM_ADD_SUB_component" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "mejia_pcadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 83 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664777 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664777 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1607902664777 ""}  } { { "mejia_pcadder_Dec5.vhd" "" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_pcadder_Dec5.vhd" 83 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1607902664777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_f5i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_f5i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_f5i " "Found entity 1: add_sub_f5i" {  } { { "db/add_sub_f5i.tdf" "" { Text "D:/Documents/Quartus Projects/Final Lab/db/add_sub_f5i.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607902664808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902664808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_f5i mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_f5i:auto_generated " "Elaborating entity \"add_sub_f5i\" for hierarchy \"mejia_pcadder_Dec5:first_add\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_f5i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/programs/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mejia_register32_Dec5 mejia_register32_Dec5:PC_reg " "Elaborating entity \"mejia_register32_Dec5\" for hierarchy \"mejia_register32_Dec5:PC_reg\"" {  } { { "mejia_sc_cpu_Dec5.vhd" "PC_reg" { Text "D:/Documents/Quartus Projects/Final Lab/mejia_sc_cpu_Dec5.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902664818 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607902665997 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607902669165 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607902669165 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2918 " "Implemented 2918 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607902669388 ""} { "Info" "ICUT_CUT_TM_OPINS" "133 " "Implemented 133 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607902669388 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2423 " "Implemented 2423 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607902669388 ""} { "Info" "ICUT_CUT_TM_RAMS" "352 " "Implemented 352 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1607902669388 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607902669388 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607902669455 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 18:37:49 2020 " "Processing ended: Sun Dec 13 18:37:49 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607902669455 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607902669455 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607902669455 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607902669455 ""}
