<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE gowin-synthesis-project>
<Project>
    <Version>beta</Version>
    <Device id="GW1NR-9C" package="QFN88P" speed="6" partNumber="GW1NR-LV9QN88PC6/I5"/>
    <FileList>
        <File path="D:/Programs/Gowin/Gowin_V1.9.8.11_Education/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v" type="verilog"/>
        <File path="D:/Programs/Gowin/Gowin_V1.9.8.11_Education/IDE/ipcore/PSRAM_HS/data/psram_code.v" type="verilog"/>
    </FileList>
    <OptionList>
        <Option type="disable_insert_pad" value="1"/>
        <Option type="dsp_balance" value="1"/>
        <Option type="include_path" value="D:/Programs/Gowin/Gowin_V1.9.8.11_Education/IDE/ipcore/PSRAM_HS/data"/>
        <Option type="include_path" value="D:/FPGA/nano9k-picotiny-zf3psram1/gowin_ip/psram_memory_interface_hs/temp/PSRAM_HS"/>
        <Option type="output_file" value="psram_memory_interface_hs.vg"/>
        <Option type="output_template" value="psram_memory_interface_hs_tmp.v"/>
        <Option type="ram_balance" value="1"/>
        <Option type="ram_rw_check" value="1"/>
        <Option type="verilog_language" value="sysv-2017"/>
    </OptionList>
</Project>
