{"ast":null,"code":"var _jsxFileName = \"c:\\\\Users\\\\Omkar\\\\OneDrive\\\\Desktop\\\\VS Code\\\\Web_tech\\\\my-portfolio\\\\src\\\\pages\\\\About.tsx\";\nimport React from 'react';\nimport { jsxDEV as _jsxDEV } from \"react/jsx-dev-runtime\";\nconst About = () => {\n  return /*#__PURE__*/_jsxDEV(\"main\", {\n    className: \"about\",\n    style: {\n      padding: '40px 20px',\n      maxWidth: '1000px',\n      margin: '0 auto'\n    },\n    children: [/*#__PURE__*/_jsxDEV(\"section\", {\n      className: \"hero-section\",\n      style: {\n        textAlign: 'center',\n        marginBottom: '60px'\n      },\n      children: [/*#__PURE__*/_jsxDEV(\"h1\", {\n        style: {\n          fontSize: '2.5rem',\n          marginBottom: '20px',\n          color: '#2c3e50'\n        },\n        children: \"About Me\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 7,\n        columnNumber: 17\n      }, this), /*#__PURE__*/_jsxDEV(\"p\", {\n        style: {\n          fontSize: '1.2rem',\n          color: '#7f8c8d',\n          maxWidth: '600px',\n          margin: '0 auto'\n        },\n        children: \"Passionate VLSI Engineer with expertise in digital design and IoT integration\"\n      }, void 0, false, {\n        fileName: _jsxFileName,\n        lineNumber: 8,\n        columnNumber: 17\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 6,\n      columnNumber: 13\n    }, this), /*#__PURE__*/_jsxDEV(\"div\", {\n      style: {\n        display: 'grid',\n        gridTemplateColumns: '1fr 1fr',\n        gap: '40px',\n        alignItems: 'center'\n      },\n      children: [/*#__PURE__*/_jsxDEV(\"div\", {\n        children: [/*#__PURE__*/_jsxDEV(\"h2\", {\n          style: {\n            color: '#2c3e50',\n            marginBottom: '20px'\n          },\n          children: \"My Journey\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 15,\n          columnNumber: 21\n        }, this), /*#__PURE__*/_jsxDEV(\"p\", {\n          style: {\n            lineHeight: '1.6',\n            marginBottom: '20px'\n          },\n          children: \"I am Omkar Bharati, a dedicated VLSI and IoT enthusiast with a strong foundation in digital electronics and hardware design. My passion lies in bridging the gap between hardware and software through innovative IoT solutions.\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 16,\n          columnNumber: 21\n        }, this), /*#__PURE__*/_jsxDEV(\"p\", {\n          style: {\n            lineHeight: '1.6',\n            marginBottom: '20px'\n          },\n          children: \"With expertise in Verilog, digital circuit design, and embedded systems, I focus on creating efficient and scalable solutions for modern technological challenges.\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 21,\n          columnNumber: 21\n        }, this), /*#__PURE__*/_jsxDEV(\"p\", {\n          style: {\n            lineHeight: '1.6'\n          },\n          children: \"I am actively seeking opportunities to contribute to cutting-edge VLSI and IoT projects where I can apply my technical skills and continue growing as an engineer.\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 25,\n          columnNumber: 21\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 14,\n        columnNumber: 17\n      }, this), /*#__PURE__*/_jsxDEV(\"div\", {\n        style: {\n          backgroundColor: '#f8f9fa',\n          padding: '30px',\n          borderRadius: '10px'\n        },\n        children: [/*#__PURE__*/_jsxDEV(\"h3\", {\n          style: {\n            color: '#2c3e50',\n            marginBottom: '20px'\n          },\n          children: \"Quick Facts\"\n        }, void 0, false, {\n          fileName: _jsxFileName,\n          lineNumber: 32,\n          columnNumber: 21\n        }, this), /*#__PURE__*/_jsxDEV(\"ul\", {\n          style: {\n            listStyle: 'none',\n            padding: 0\n          },\n          children: [/*#__PURE__*/_jsxDEV(\"li\", {\n            style: {\n              marginBottom: '10px'\n            },\n            children: [\"\\uD83C\\uDF93 \", /*#__PURE__*/_jsxDEV(\"strong\", {\n              children: \"Field:\"\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 34,\n              columnNumber: 65\n            }, this), \" VLSI Engineering\"]\n          }, void 0, true, {\n            fileName: _jsxFileName,\n            lineNumber: 34,\n            columnNumber: 25\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            style: {\n              marginBottom: '10px'\n            },\n            children: [\"\\uD83D\\uDCA1 \", /*#__PURE__*/_jsxDEV(\"strong\", {\n              children: \"Specialization:\"\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 35,\n              columnNumber: 65\n            }, this), \" Digital Electronics & IoT\"]\n          }, void 0, true, {\n            fileName: _jsxFileName,\n            lineNumber: 35,\n            columnNumber: 25\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            style: {\n              marginBottom: '10px'\n            },\n            children: [\"\\uD83D\\uDD27 \", /*#__PURE__*/_jsxDEV(\"strong\", {\n              children: \"Primary Tools:\"\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 36,\n              columnNumber: 65\n            }, this), \" Verilog, C++, Python\"]\n          }, void 0, true, {\n            fileName: _jsxFileName,\n            lineNumber: 36,\n            columnNumber: 25\n          }, this), /*#__PURE__*/_jsxDEV(\"li\", {\n            style: {\n              marginBottom: '10px'\n            },\n            children: [\"\\uD83C\\uDF1F \", /*#__PURE__*/_jsxDEV(\"strong\", {\n              children: \"Focus:\"\n            }, void 0, false, {\n              fileName: _jsxFileName,\n              lineNumber: 37,\n              columnNumber: 65\n            }, this), \" Hardware-Software Integration\"]\n          }, void 0, true, {\n            fileName: _jsxFileName,\n            lineNumber: 37,\n            columnNumber: 25\n          }, this)]\n        }, void 0, true, {\n          fileName: _jsxFileName,\n          lineNumber: 33,\n          columnNumber: 21\n        }, this)]\n      }, void 0, true, {\n        fileName: _jsxFileName,\n        lineNumber: 31,\n        columnNumber: 17\n      }, this)]\n    }, void 0, true, {\n      fileName: _jsxFileName,\n      lineNumber: 13,\n      columnNumber: 13\n    }, this)]\n  }, void 0, true, {\n    fileName: _jsxFileName,\n    lineNumber: 5,\n    columnNumber: 9\n  }, this);\n};\n_c = About;\nexport default About;\nvar _c;\n$RefreshReg$(_c, \"About\");","map":{"version":3,"names":["React","jsxDEV","_jsxDEV","About","className","style","padding","maxWidth","margin","children","textAlign","marginBottom","fontSize","color","fileName","_jsxFileName","lineNumber","columnNumber","display","gridTemplateColumns","gap","alignItems","lineHeight","backgroundColor","borderRadius","listStyle","_c","$RefreshReg$"],"sources":["c:/Users/Omkar/OneDrive/Desktop/VS Code/Web_tech/my-portfolio/src/pages/About.tsx"],"sourcesContent":["import React from 'react';\n\nconst About: React.FC = () => {\n    return (\n        <main className=\"about\" style={{ padding: '40px 20px', maxWidth: '1000px', margin: '0 auto' }}>\n            <section className=\"hero-section\" style={{ textAlign: 'center', marginBottom: '60px' }}>\n                <h1 style={{ fontSize: '2.5rem', marginBottom: '20px', color: '#2c3e50' }}>About Me</h1>\n                <p style={{ fontSize: '1.2rem', color: '#7f8c8d', maxWidth: '600px', margin: '0 auto' }}>\n                    Passionate VLSI Engineer with expertise in digital design and IoT integration\n                </p>\n            </section>\n\n            <div style={{ display: 'grid', gridTemplateColumns: '1fr 1fr', gap: '40px', alignItems: 'center' }}>\n                <div>\n                    <h2 style={{ color: '#2c3e50', marginBottom: '20px' }}>My Journey</h2>\n                    <p style={{ lineHeight: '1.6', marginBottom: '20px' }}>\n                        I am Omkar Bharati, a dedicated VLSI and IoT enthusiast with a strong foundation in digital electronics \n                        and hardware design. My passion lies in bridging the gap between hardware and software through innovative \n                        IoT solutions.\n                    </p>\n                    <p style={{ lineHeight: '1.6', marginBottom: '20px' }}>\n                        With expertise in Verilog, digital circuit design, and embedded systems, I focus on creating efficient \n                        and scalable solutions for modern technological challenges.\n                    </p>\n                    <p style={{ lineHeight: '1.6' }}>\n                        I am actively seeking opportunities to contribute to cutting-edge VLSI and IoT projects where I can \n                        apply my technical skills and continue growing as an engineer.\n                    </p>\n                </div>\n                \n                <div style={{ backgroundColor: '#f8f9fa', padding: '30px', borderRadius: '10px' }}>\n                    <h3 style={{ color: '#2c3e50', marginBottom: '20px' }}>Quick Facts</h3>\n                    <ul style={{ listStyle: 'none', padding: 0 }}>\n                        <li style={{ marginBottom: '10px' }}>ðŸŽ“ <strong>Field:</strong> VLSI Engineering</li>\n                        <li style={{ marginBottom: '10px' }}>ðŸ’¡ <strong>Specialization:</strong> Digital Electronics & IoT</li>\n                        <li style={{ marginBottom: '10px' }}>ðŸ”§ <strong>Primary Tools:</strong> Verilog, C++, Python</li>\n                        <li style={{ marginBottom: '10px' }}>ðŸŒŸ <strong>Focus:</strong> Hardware-Software Integration</li>\n                    </ul>\n                </div>\n            </div>\n        </main>\n    );\n};\n\nexport default About;"],"mappings":";AAAA,OAAOA,KAAK,MAAM,OAAO;AAAC,SAAAC,MAAA,IAAAC,OAAA;AAE1B,MAAMC,KAAe,GAAGA,CAAA,KAAM;EAC1B,oBACID,OAAA;IAAME,SAAS,EAAC,OAAO;IAACC,KAAK,EAAE;MAAEC,OAAO,EAAE,WAAW;MAAEC,QAAQ,EAAE,QAAQ;MAAEC,MAAM,EAAE;IAAS,CAAE;IAAAC,QAAA,gBAC1FP,OAAA;MAASE,SAAS,EAAC,cAAc;MAACC,KAAK,EAAE;QAAEK,SAAS,EAAE,QAAQ;QAAEC,YAAY,EAAE;MAAO,CAAE;MAAAF,QAAA,gBACnFP,OAAA;QAAIG,KAAK,EAAE;UAAEO,QAAQ,EAAE,QAAQ;UAAED,YAAY,EAAE,MAAM;UAAEE,KAAK,EAAE;QAAU,CAAE;QAAAJ,QAAA,EAAC;MAAQ;QAAAK,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAI,CAAC,eACxFf,OAAA;QAAGG,KAAK,EAAE;UAAEO,QAAQ,EAAE,QAAQ;UAAEC,KAAK,EAAE,SAAS;UAAEN,QAAQ,EAAE,OAAO;UAAEC,MAAM,EAAE;QAAS,CAAE;QAAAC,QAAA,EAAC;MAEzF;QAAAK,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OAAG,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACC,CAAC,eAEVf,OAAA;MAAKG,KAAK,EAAE;QAAEa,OAAO,EAAE,MAAM;QAAEC,mBAAmB,EAAE,SAAS;QAAEC,GAAG,EAAE,MAAM;QAAEC,UAAU,EAAE;MAAS,CAAE;MAAAZ,QAAA,gBAC/FP,OAAA;QAAAO,QAAA,gBACIP,OAAA;UAAIG,KAAK,EAAE;YAAEQ,KAAK,EAAE,SAAS;YAAEF,YAAY,EAAE;UAAO,CAAE;UAAAF,QAAA,EAAC;QAAU;UAAAK,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAI,CAAC,eACtEf,OAAA;UAAGG,KAAK,EAAE;YAAEiB,UAAU,EAAE,KAAK;YAAEX,YAAY,EAAE;UAAO,CAAE;UAAAF,QAAA,EAAC;QAIvD;UAAAK,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAG,CAAC,eACJf,OAAA;UAAGG,KAAK,EAAE;YAAEiB,UAAU,EAAE,KAAK;YAAEX,YAAY,EAAE;UAAO,CAAE;UAAAF,QAAA,EAAC;QAGvD;UAAAK,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAG,CAAC,eACJf,OAAA;UAAGG,KAAK,EAAE;YAAEiB,UAAU,EAAE;UAAM,CAAE;UAAAb,QAAA,EAAC;QAGjC;UAAAK,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAG,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACH,CAAC,eAENf,OAAA;QAAKG,KAAK,EAAE;UAAEkB,eAAe,EAAE,SAAS;UAAEjB,OAAO,EAAE,MAAM;UAAEkB,YAAY,EAAE;QAAO,CAAE;QAAAf,QAAA,gBAC9EP,OAAA;UAAIG,KAAK,EAAE;YAAEQ,KAAK,EAAE,SAAS;YAAEF,YAAY,EAAE;UAAO,CAAE;UAAAF,QAAA,EAAC;QAAW;UAAAK,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAAI,CAAC,eACvEf,OAAA;UAAIG,KAAK,EAAE;YAAEoB,SAAS,EAAE,MAAM;YAAEnB,OAAO,EAAE;UAAE,CAAE;UAAAG,QAAA,gBACzCP,OAAA;YAAIG,KAAK,EAAE;cAAEM,YAAY,EAAE;YAAO,CAAE;YAAAF,QAAA,GAAC,eAAG,eAAAP,OAAA;cAAAO,QAAA,EAAQ;YAAM;cAAAK,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAQ,CAAC,qBAAiB;UAAA;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACrFf,OAAA;YAAIG,KAAK,EAAE;cAAEM,YAAY,EAAE;YAAO,CAAE;YAAAF,QAAA,GAAC,eAAG,eAAAP,OAAA;cAAAO,QAAA,EAAQ;YAAe;cAAAK,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAQ,CAAC,8BAA0B;UAAA;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACvGf,OAAA;YAAIG,KAAK,EAAE;cAAEM,YAAY,EAAE;YAAO,CAAE;YAAAF,QAAA,GAAC,eAAG,eAAAP,OAAA;cAAAO,QAAA,EAAQ;YAAc;cAAAK,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAQ,CAAC,yBAAqB;UAAA;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC,eACjGf,OAAA;YAAIG,KAAK,EAAE;cAAEM,YAAY,EAAE;YAAO,CAAE;YAAAF,QAAA,GAAC,eAAG,eAAAP,OAAA;cAAAO,QAAA,EAAQ;YAAM;cAAAK,QAAA,EAAAC,YAAA;cAAAC,UAAA;cAAAC,YAAA;YAAA,OAAQ,CAAC,kCAA8B;UAAA;YAAAH,QAAA,EAAAC,YAAA;YAAAC,UAAA;YAAAC,YAAA;UAAA,OAAI,CAAC;QAAA;UAAAH,QAAA,EAAAC,YAAA;UAAAC,UAAA;UAAAC,YAAA;QAAA,OAClG,CAAC;MAAA;QAAAH,QAAA,EAAAC,YAAA;QAAAC,UAAA;QAAAC,YAAA;MAAA,OACJ,CAAC;IAAA;MAAAH,QAAA,EAAAC,YAAA;MAAAC,UAAA;MAAAC,YAAA;IAAA,OACL,CAAC;EAAA;IAAAH,QAAA,EAAAC,YAAA;IAAAC,UAAA;IAAAC,YAAA;EAAA,OACJ,CAAC;AAEf,CAAC;AAACS,EAAA,GAxCIvB,KAAe;AA0CrB,eAAeA,KAAK;AAAC,IAAAuB,EAAA;AAAAC,YAAA,CAAAD,EAAA","ignoreList":[]},"metadata":{},"sourceType":"module","externalDependencies":[]}