{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1633995742367 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1633995742367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 11 20:42:22 2021 " "Processing started: Mon Oct 11 20:42:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1633995742367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1633995742367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BancoDeRegistradores -c BancoDeRegistradores --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BancoDeRegistradores -c BancoDeRegistradores --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1633995742367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1633995742689 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1633995742689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoDeRegistradores-BancoDeRegistradores_arch " "Found design unit 1: BancoDeRegistradores-BancoDeRegistradores_arch" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633995750858 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoDeRegistradores " "Found entity 1: BancoDeRegistradores" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633995750858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633995750858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradores-registradores_arch " "Found design unit 1: registradores-registradores_arch" {  } { { "registradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/registradores.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633995750859 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradores " "Found entity 1: registradores" {  } { { "registradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/registradores.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633995750859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633995750859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoderegistradores_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoderegistradores_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoDeRegistradores_tb-BancoDeRegistradores_tb_arch " "Found design unit 1: BancoDeRegistradores_tb-BancoDeRegistradores_tb_arch" {  } { { "BancoDeRegistradores_tb.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores_tb.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633995750860 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoDeRegistradores_tb " "Found entity 1: BancoDeRegistradores_tb" {  } { { "BancoDeRegistradores_tb.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores_tb.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1633995750860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1633995750860 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BancoDeRegistradores " "Elaborating entity \"BancoDeRegistradores\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1633995750888 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_data BancoDeRegistradores.vhd(38) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(38): signal \"reg1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633995750888 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg2_data BancoDeRegistradores.vhd(40) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(40): signal \"reg2_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633995750888 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg3_data BancoDeRegistradores.vhd(42) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(42): signal \"reg3_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg4_data BancoDeRegistradores.vhd(44) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(44): signal \"reg4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg1_data BancoDeRegistradores.vhd(48) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(48): signal \"reg1_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg2_data BancoDeRegistradores.vhd(50) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(50): signal \"reg2_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg3_data BancoDeRegistradores.vhd(52) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(52): signal \"reg3_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg4_data BancoDeRegistradores.vhd(54) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(54): signal \"reg4_data\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut1 BancoDeRegistradores.vhd(35) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(35): inferring latch(es) for signal or variable \"dataOut1\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dataOut2 BancoDeRegistradores.vhd(35) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(35): inferring latch(es) for signal or variable \"dataOut2\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg1_writeCond BancoDeRegistradores.vhd(35) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(35): inferring latch(es) for signal or variable \"reg1_writeCond\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg2_writeCond BancoDeRegistradores.vhd(35) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(35): inferring latch(es) for signal or variable \"reg2_writeCond\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg3_writeCond BancoDeRegistradores.vhd(35) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(35): inferring latch(es) for signal or variable \"reg3_writeCond\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "reg4_writeCond BancoDeRegistradores.vhd(35) " "VHDL Process Statement warning at BancoDeRegistradores.vhd(35): inferring latch(es) for signal or variable \"reg4_writeCond\", which holds its previous value in one or more paths through the process" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Design Software" 0 -1 1633995750889 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg4_writeCond BancoDeRegistradores.vhd(35) " "Inferred latch for \"reg4_writeCond\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750890 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg3_writeCond BancoDeRegistradores.vhd(35) " "Inferred latch for \"reg3_writeCond\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750890 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg2_writeCond BancoDeRegistradores.vhd(35) " "Inferred latch for \"reg2_writeCond\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750890 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg1_writeCond BancoDeRegistradores.vhd(35) " "Inferred latch for \"reg1_writeCond\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750890 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut2\[0\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut2\[0\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut2\[1\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut2\[1\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut2\[2\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut2\[2\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut2\[3\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut2\[3\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut2\[4\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut2\[4\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut2\[5\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut2\[5\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut2\[6\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut2\[6\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut2\[7\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut2\[7\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut1\[0\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut1\[0\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut1\[1\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut1\[1\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut1\[2\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut1\[2\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut1\[3\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut1\[3\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut1\[4\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut1\[4\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut1\[5\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut1\[5\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut1\[6\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut1\[6\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dataOut1\[7\] BancoDeRegistradores.vhd(35) " "Inferred latch for \"dataOut1\[7\]\" at BancoDeRegistradores.vhd(35)" {  } { { "BancoDeRegistradores.vhd" "" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 35 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1633995750891 "|BancoDeRegistradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradores registradores:registrador1 " "Elaborating entity \"registradores\" for hierarchy \"registradores:registrador1\"" {  } { { "BancoDeRegistradores.vhd" "registrador1" { Text "C:/Users/Evandro/Desktop/Arquitetura-de-Computadores/Aula 07/BancoDeRegistradores.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1633995750898 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633995750993 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 11 20:42:30 2021 " "Processing ended: Mon Oct 11 20:42:30 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633995750993 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633995750993 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633995750993 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1633995750993 ""}
