OpenROAD 4174c3ad802d2ac1d04d387d2c4b883903f6647e 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 48 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   hehe
Die area:                 ( 0 0 ) ( 1950000 1950000 )
Number of track patterns: 12
Number of DEF vias:       3
Number of components:     423509
Number of terminals:      207
Number of snets:          2
Number of nets:           51407

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
  Complete 30000 instances.
  Complete 40000 instances.
  Complete 50000 instances.
  Complete 60000 instances.
  Complete 70000 instances.
  Complete 80000 instances.
  Complete 90000 instances.
  Complete 100000 instances.
  Complete 200000 instances.
  Complete 300000 instances.
  Complete 400000 instances.
[INFO DRT-0164] Number of unique instances = 396.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0018]   Complete 30000 insts.
[INFO DRT-0018]   Complete 40000 insts.
[INFO DRT-0018]   Complete 50000 insts.
[INFO DRT-0018]   Complete 60000 insts.
[INFO DRT-0018]   Complete 70000 insts.
[INFO DRT-0018]   Complete 80000 insts.
[INFO DRT-0018]   Complete 90000 insts.
[INFO DRT-0019]   Complete 100000 insts.
[INFO DRT-0019]   Complete 200000 insts.
[INFO DRT-0019]   Complete 300000 insts.
[INFO DRT-0019]   Complete 400000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete FR_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 3568459.
[INFO DRT-0033] mcon shape region query size = 5718309.
[INFO DRT-0033] met1 shape region query size = 1000515.
[INFO DRT-0033] via shape region query size = 46085.
[INFO DRT-0033] met2 shape region query size = 27757.
[INFO DRT-0033] via2 shape region query size = 36868.
[INFO DRT-0033] met3 shape region query size = 27750.
[INFO DRT-0033] via3 shape region query size = 36868.
[INFO DRT-0033] met4 shape region query size = 9269.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0077]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1621 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 378 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0082]   Complete 8000 groups.
[INFO DRT-0082]   Complete 9000 groups.
[INFO DRT-0083]   Complete 10000 groups.
[INFO DRT-0083]   Complete 20000 groups.
[INFO DRT-0083]   Complete 30000 groups.
[INFO DRT-0083]   Complete 40000 groups.
[INFO DRT-0083]   Complete 50000 groups.
[INFO DRT-0084]   Complete 55351 groups.
#scanned instances     = 423509
#unique  instances     = 396
#stdCellGenAp          = 12213
#stdCellValidPlanarAp  = 105
#stdCellValidViaAp     = 9297
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 187448
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:03:42, elapsed time = 00:00:06, memory = 1572.95 (MB), peak = 1680.22 (MB)
[INFO DRT-0156] guideIn read 100000 guides.
[INFO DRT-0156] guideIn read 200000 guides.
[INFO DRT-0156] guideIn read 300000 guides.
[INFO DRT-0156] guideIn read 400000 guides.

Number of guides:     457058

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 282 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 282 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0026]   Complete 60000 origin guides.
[INFO DRT-0026]   Complete 70000 origin guides.
[INFO DRT-0026]   Complete 80000 origin guides.
[INFO DRT-0026]   Complete 90000 origin guides.
[INFO DRT-0027]   Complete 100000 origin guides.
[INFO DRT-0027]   Complete 200000 origin guides.
[INFO DRT-0027]   Complete 300000 origin guides.
[INFO DRT-0027]   Complete 400000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete FR_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
  complete 10000 nets.
  complete 20000 nets.
  complete 30000 nets.
  complete 40000 nets.
  complete 50000 nets.
[INFO DRT-0178] Init guide query.
[INFO DRT-0029]   Complete 10000 nets (guide).
[INFO DRT-0029]   Complete 20000 nets (guide).
[INFO DRT-0029]   Complete 30000 nets (guide).
[INFO DRT-0029]   Complete 40000 nets (guide).
[INFO DRT-0029]   Complete 50000 nets (guide).
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete FR_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 166544.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 145612.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 81214.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 338.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 110.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 247868 vertical wires in 6 frboxes and 145950 horizontal wires in 6 frboxes.
[INFO DRT-0186] Done with 55127 vertical wires in 6 frboxes and 71000 horizontal wires in 6 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:01:21, elapsed time = 00:00:23, memory = 2159.04 (MB), peak = 3203.00 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2178.47 (MB), peak = 3203.00 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:07, memory = 5712.27 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:41, memory = 8936.60 (MB).
    Completing 30% with 37253 violations.
    elapsed time = 00:01:11, memory = 8618.36 (MB).
    Completing 40% with 37253 violations.
    elapsed time = 00:01:30, memory = 9081.36 (MB).
    Completing 50% with 37253 violations.
    elapsed time = 00:02:03, memory = 10128.36 (MB).
    Completing 60% with 76405 violations.
    elapsed time = 00:02:33, memory = 9792.41 (MB).
    Completing 70% with 76405 violations.
    elapsed time = 00:03:08, memory = 10193.89 (MB).
    Completing 80% with 108595 violations.
    elapsed time = 00:03:46, memory = 10465.89 (MB).
    Completing 90% with 108595 violations.
    elapsed time = 00:04:12, memory = 10502.66 (MB).
    Completing 100% with 141972 violations.
    elapsed time = 00:05:06, memory = 11111.14 (MB).
[INFO DRT-0199]   Number of violations = 165131.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4
Cut Spacing          0    257      0     11      0      1      0      0
Metal Spacing      636      0  10291      0   2306      0    232      0
Min Hole             0      0     36      0      2      0      0      0
NS Metal             6      0      0      0      0      0      0      0
Recheck              5      0  14232      0   7427      0   1439     56
Short                0      2 104998     98  23050     11     35      0
[INFO DRT-0267] cpu time = 02:41:19, elapsed time = 00:05:09, memory = 11218.31 (MB), peak = 11250.48 (MB)
Total wire length = 4402426 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2129668 um.
Total wire length on LAYER met2 = 2025173 um.
Total wire length on LAYER met3 = 182659 um.
Total wire length on LAYER met4 = 64925 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 501208.
Up-via summary (total 501208):.

-------------------------
 FR_MASTERSLICE         0
            li1    191361
           met1    275606
           met2     29691
           met3      4550
           met4         0
-------------------------
                   501208


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 165131 violations.
    elapsed time = 00:00:05, memory = 11139.45 (MB).
    Completing 20% with 165131 violations.
    elapsed time = 00:00:35, memory = 11497.41 (MB).
    Completing 30% with 144866 violations.
    elapsed time = 00:01:01, memory = 11328.84 (MB).
    Completing 40% with 144866 violations.
    elapsed time = 00:01:18, memory = 11347.63 (MB).
    Completing 50% with 144866 violations.
    elapsed time = 00:01:47, memory = 11933.68 (MB).
    Completing 60% with 123700 violations.
    elapsed time = 00:02:11, memory = 11375.27 (MB).
    Completing 70% with 123700 violations.
    elapsed time = 00:02:42, memory = 11632.02 (MB).
    Completing 80% with 100748 violations.
    elapsed time = 00:03:05, memory = 11369.26 (MB).
    Completing 90% with 100748 violations.
    elapsed time = 00:03:25, memory = 11427.30 (MB).
    Completing 100% with 77921 violations.
    elapsed time = 00:04:09, memory = 11470.83 (MB).
[INFO DRT-0199]   Number of violations = 86484.
Viol/Layer         li1   mcon   met1    via   met2   via2   met3   met4
Cut Spacing          0     53      0      1      0      0      0      0
Metal Spacing        2      0   6880      0   1290      0     78      6
Min Hole             0      0      1      0      0      0      0      0
Recheck              0      0    246      0      9      0   6975   1333
Short                0      0  61707     13   7786      3     79     22
[INFO DRT-0267] cpu time = 02:17:12, elapsed time = 00:04:12, memory = 11475.02 (MB), peak = 11951.58 (MB)
Total wire length = 4386555 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2089150 um.
Total wire length on LAYER met2 = 2008698 um.
Total wire length on LAYER met3 = 216906 um.
Total wire length on LAYER met4 = 71800 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 509182.
Up-via summary (total 509182):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279385
           met2     32906
           met3      5571
           met4         0
-------------------------
                   509182


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 86484 violations.
    elapsed time = 00:00:03, memory = 11455.60 (MB).
    Completing 20% with 86484 violations.
    elapsed time = 00:00:32, memory = 11455.60 (MB).
    Completing 30% with 83949 violations.
    elapsed time = 00:00:53, memory = 11455.60 (MB).
    Completing 40% with 83949 violations.
    elapsed time = 00:01:08, memory = 11455.60 (MB).
    Completing 50% with 83949 violations.
    elapsed time = 00:01:34, memory = 11490.87 (MB).
    Completing 60% with 81881 violations.
    elapsed time = 00:01:53, memory = 11491.04 (MB).
    Completing 70% with 81881 violations.
    elapsed time = 00:02:20, memory = 11533.89 (MB).
    Completing 80% with 77013 violations.
    elapsed time = 00:02:51, memory = 11490.80 (MB).
    Completing 90% with 77013 violations.
    elapsed time = 00:03:07, memory = 11491.04 (MB).
    Completing 100% with 74802 violations.
    elapsed time = 00:03:55, memory = 11493.80 (MB).
[INFO DRT-0199]   Number of violations = 84684.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4
Cut Spacing         45      0      0      0      0      0      0
Metal Spacing        0   6337      0   1214      0     86      4
Min Hole             0      6      0      0      0      0      0
Recheck              0    740      0     13      0   7917   1212
Short                0  58824     12   8151      1    116      6
[INFO DRT-0267] cpu time = 02:09:24, elapsed time = 00:03:57, memory = 11513.69 (MB), peak = 11951.58 (MB)
Total wire length = 4378534 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 2083200 um.
Total wire length on LAYER met2 = 2004398 um.
Total wire length on LAYER met3 = 218423 um.
Total wire length on LAYER met4 = 72512 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 509063.
Up-via summary (total 509063):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279229
           met2     32761
           met3      5753
           met4         0
-------------------------
                   509063


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 84684 violations.
    elapsed time = 00:00:03, memory = 11513.69 (MB).
    Completing 20% with 84684 violations.
    elapsed time = 00:00:39, memory = 11589.57 (MB).
    Completing 30% with 68056 violations.
    elapsed time = 00:01:06, memory = 11511.55 (MB).
    Completing 40% with 68056 violations.
    elapsed time = 00:01:25, memory = 11518.45 (MB).
    Completing 50% with 68056 violations.
    elapsed time = 00:01:55, memory = 11570.38 (MB).
    Completing 60% with 52157 violations.
    elapsed time = 00:02:30, memory = 11544.63 (MB).
    Completing 70% with 52157 violations.
    elapsed time = 00:03:02, memory = 11544.65 (MB).
    Completing 80% with 35383 violations.
    elapsed time = 00:03:36, memory = 11545.73 (MB).
    Completing 90% with 35383 violations.
    elapsed time = 00:03:56, memory = 11545.73 (MB).
    Completing 100% with 16700 violations.
    elapsed time = 00:04:47, memory = 11545.73 (MB).
[INFO DRT-0199]   Number of violations = 16711.
Viol/Layer        mcon   met1    via   met2   via2   met3   met4
Cut Spacing         29      0     17      0      0      0      0
Metal Spacing        0   3581      0   1161      0     61      0
Min Hole             0      6      0      3      0      0      0
Recheck              0     10      0      1      0      0      0
Short                0   9969      7   1729      1    128      8
[INFO DRT-0267] cpu time = 02:27:15, elapsed time = 00:04:49, memory = 11551.72 (MB), peak = 11951.58 (MB)
Total wire length = 4368006 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1842352 um.
Total wire length on LAYER met2 = 1948838 um.
Total wire length on LAYER met3 = 445577 um.
Total wire length on LAYER met4 = 131237 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 532965.
Up-via summary (total 532965):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    280044
           met2     51583
           met3     10018
           met4         0
-------------------------
                   532965


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 16711 violations.
    elapsed time = 00:00:00, memory = 11551.72 (MB).
    Completing 20% with 16711 violations.
    elapsed time = 00:00:06, memory = 11590.36 (MB).
    Completing 30% with 13910 violations.
    elapsed time = 00:00:22, memory = 11551.68 (MB).
    Completing 40% with 13910 violations.
    elapsed time = 00:00:24, memory = 11551.72 (MB).
    Completing 50% with 13910 violations.
    elapsed time = 00:00:35, memory = 11557.71 (MB).
    Completing 60% with 10485 violations.
    elapsed time = 00:00:57, memory = 11557.71 (MB).
    Completing 70% with 10485 violations.
    elapsed time = 00:01:03, memory = 11557.72 (MB).
    Completing 80% with 6816 violations.
    elapsed time = 00:01:28, memory = 11560.65 (MB).
    Completing 90% with 6816 violations.
    elapsed time = 00:01:31, memory = 11560.65 (MB).
    Completing 100% with 2966 violations.
    elapsed time = 00:02:07, memory = 11560.65 (MB).
[INFO DRT-0199]   Number of violations = 2966.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          6      0      0      0
Metal Spacing        0    783    163      8
Min Hole             0      2      0      0
Short                0   1779    217      8
[INFO DRT-0267] cpu time = 00:38:17, elapsed time = 00:02:08, memory = 11560.65 (MB), peak = 11951.58 (MB)
Total wire length = 4366682 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1823594 um.
Total wire length on LAYER met2 = 1941782 um.
Total wire length on LAYER met3 = 462692 um.
Total wire length on LAYER met4 = 138611 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533145.
Up-via summary (total 533145):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279470
           met2     51960
           met3     10395
           met4         0
-------------------------
                   533145


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 2966 violations.
    elapsed time = 00:00:00, memory = 11560.65 (MB).
    Completing 20% with 2966 violations.
    elapsed time = 00:00:00, memory = 11560.65 (MB).
    Completing 30% with 2549 violations.
    elapsed time = 00:00:15, memory = 11560.65 (MB).
    Completing 40% with 2549 violations.
    elapsed time = 00:00:15, memory = 11560.65 (MB).
    Completing 50% with 2549 violations.
    elapsed time = 00:00:17, memory = 11560.65 (MB).
    Completing 60% with 1961 violations.
    elapsed time = 00:00:36, memory = 11560.65 (MB).
    Completing 70% with 1961 violations.
    elapsed time = 00:00:36, memory = 11560.65 (MB).
    Completing 80% with 1207 violations.
    elapsed time = 00:00:58, memory = 11560.65 (MB).
    Completing 90% with 1207 violations.
    elapsed time = 00:00:58, memory = 11560.65 (MB).
    Completing 100% with 769 violations.
    elapsed time = 00:01:15, memory = 11560.65 (MB).
[INFO DRT-0199]   Number of violations = 769.
Viol/Layer        mcon   met1   met2   met3
Cut Spacing          1      0      0      0
Metal Spacing        0    175     40      4
Short                0    436    106      7
[INFO DRT-0267] cpu time = 00:09:03, elapsed time = 00:01:16, memory = 11560.65 (MB), peak = 11951.58 (MB)
Total wire length = 4366371 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1821423 um.
Total wire length on LAYER met2 = 1940308 um.
Total wire length on LAYER met3 = 464647 um.
Total wire length on LAYER met4 = 139992 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533112.
Up-via summary (total 533112):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279383
           met2     51965
           met3     10444
           met4         0
-------------------------
                   533112


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 769 violations.
    elapsed time = 00:00:00, memory = 11560.65 (MB).
    Completing 20% with 769 violations.
    elapsed time = 00:00:00, memory = 11560.65 (MB).
    Completing 30% with 729 violations.
    elapsed time = 00:00:08, memory = 11560.65 (MB).
    Completing 40% with 729 violations.
    elapsed time = 00:00:08, memory = 11560.65 (MB).
    Completing 50% with 729 violations.
    elapsed time = 00:00:08, memory = 11560.65 (MB).
    Completing 60% with 636 violations.
    elapsed time = 00:00:19, memory = 11560.65 (MB).
    Completing 70% with 636 violations.
    elapsed time = 00:00:19, memory = 11560.65 (MB).
    Completing 80% with 423 violations.
    elapsed time = 00:00:31, memory = 11560.65 (MB).
    Completing 90% with 423 violations.
    elapsed time = 00:00:31, memory = 11560.65 (MB).
    Completing 100% with 214 violations.
    elapsed time = 00:00:44, memory = 11560.65 (MB).
[INFO DRT-0199]   Number of violations = 214.
Viol/Layer        met1   met2
Metal Spacing       54     16
Short              128     16
[INFO DRT-0267] cpu time = 00:03:00, elapsed time = 00:00:44, memory = 11560.65 (MB), peak = 11951.58 (MB)
Total wire length = 4366243 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820922 um.
Total wire length on LAYER met2 = 1939988 um.
Total wire length on LAYER met3 = 464984 um.
Total wire length on LAYER met4 = 140346 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533146.
Up-via summary (total 533146):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279370
           met2     51989
           met3     10467
           met4         0
-------------------------
                   533146


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 214 violations.
    elapsed time = 00:00:00, memory = 11560.65 (MB).
    Completing 20% with 214 violations.
    elapsed time = 00:00:00, memory = 11560.65 (MB).
    Completing 30% with 191 violations.
    elapsed time = 00:00:03, memory = 11560.65 (MB).
    Completing 40% with 191 violations.
    elapsed time = 00:00:03, memory = 11560.65 (MB).
    Completing 50% with 191 violations.
    elapsed time = 00:00:03, memory = 11560.65 (MB).
    Completing 60% with 175 violations.
    elapsed time = 00:00:07, memory = 11560.65 (MB).
    Completing 70% with 175 violations.
    elapsed time = 00:00:07, memory = 11560.65 (MB).
    Completing 80% with 115 violations.
    elapsed time = 00:00:12, memory = 11560.65 (MB).
    Completing 90% with 115 violations.
    elapsed time = 00:00:12, memory = 11560.65 (MB).
    Completing 100% with 53 violations.
    elapsed time = 00:00:39, memory = 11560.65 (MB).
[INFO DRT-0199]   Number of violations = 53.
Viol/Layer        met1   met2
Metal Spacing       16      2
Short               35      0
[INFO DRT-0267] cpu time = 00:01:24, elapsed time = 00:00:39, memory = 11560.65 (MB), peak = 11951.58 (MB)
Total wire length = 4366181 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820835 um.
Total wire length on LAYER met2 = 1939778 um.
Total wire length on LAYER met3 = 465009 um.
Total wire length on LAYER met4 = 140558 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533156.
Up-via summary (total 533156):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279361
           met2     51995
           met3     10480
           met4         0
-------------------------
                   533156


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 53 violations.
    elapsed time = 00:00:00, memory = 11560.65 (MB).
    Completing 20% with 53 violations.
    elapsed time = 00:00:00, memory = 11560.65 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:01, memory = 11562.65 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:01, memory = 11562.65 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:07, memory = 11562.65 (MB).
    Completing 60% with 49 violations.
    elapsed time = 00:00:08, memory = 11562.65 (MB).
    Completing 70% with 49 violations.
    elapsed time = 00:00:08, memory = 11562.65 (MB).
    Completing 80% with 41 violations.
    elapsed time = 00:00:15, memory = 11562.68 (MB).
    Completing 90% with 41 violations.
    elapsed time = 00:00:15, memory = 11562.68 (MB).
    Completing 100% with 26 violations.
    elapsed time = 00:00:24, memory = 11562.68 (MB).
[INFO DRT-0199]   Number of violations = 26.
Viol/Layer        mcon   met1
Cut Spacing          1      0
Metal Spacing        0      2
Short                0     23
[INFO DRT-0267] cpu time = 00:00:57, elapsed time = 00:00:24, memory = 11562.68 (MB), peak = 11951.58 (MB)
Total wire length = 4366203 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820746 um.
Total wire length on LAYER met2 = 1939739 um.
Total wire length on LAYER met3 = 465106 um.
Total wire length on LAYER met4 = 140612 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533164.
Up-via summary (total 533164):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279358
           met2     52006
           met3     10480
           met4         0
-------------------------
                   533164


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 26 violations.
    elapsed time = 00:00:00, memory = 11562.68 (MB).
    Completing 20% with 26 violations.
    elapsed time = 00:00:00, memory = 11562.68 (MB).
    Completing 30% with 26 violations.
    elapsed time = 00:00:04, memory = 11562.68 (MB).
    Completing 40% with 26 violations.
    elapsed time = 00:00:04, memory = 11562.68 (MB).
    Completing 50% with 26 violations.
    elapsed time = 00:00:04, memory = 11562.68 (MB).
    Completing 60% with 17 violations.
    elapsed time = 00:00:07, memory = 11562.68 (MB).
    Completing 70% with 17 violations.
    elapsed time = 00:00:07, memory = 11562.68 (MB).
    Completing 80% with 8 violations.
    elapsed time = 00:00:08, memory = 11562.68 (MB).
    Completing 90% with 8 violations.
    elapsed time = 00:00:08, memory = 11562.68 (MB).
    Completing 100% with 8 violations.
    elapsed time = 00:00:10, memory = 11562.70 (MB).
[INFO DRT-0199]   Number of violations = 8.
Viol/Layer        met1
Metal Spacing        1
Short                7
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:10, memory = 11562.70 (MB), peak = 11951.58 (MB)
Total wire length = 4366191 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820750 um.
Total wire length on LAYER met2 = 1939710 um.
Total wire length on LAYER met3 = 465088 um.
Total wire length on LAYER met4 = 140642 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533159.
Up-via summary (total 533159):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279361
           met2     51999
           met3     10479
           met4         0
-------------------------
                   533159


[INFO DRT-0195] Start 10th optimization iteration.
    Completing 10% with 8 violations.
    elapsed time = 00:00:00, memory = 11562.70 (MB).
    Completing 20% with 8 violations.
    elapsed time = 00:00:00, memory = 11562.70 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:03, memory = 11562.70 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:03, memory = 11562.70 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:06, memory = 11562.70 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:06, memory = 11562.70 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:06, memory = 11562.70 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:09, memory = 11562.70 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:09, memory = 11562.70 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:12, memory = 11562.70 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Short                7
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:12, memory = 11562.70 (MB), peak = 11951.58 (MB)
Total wire length = 4366193 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820751 um.
Total wire length on LAYER met2 = 1939710 um.
Total wire length on LAYER met3 = 465088 um.
Total wire length on LAYER met4 = 140642 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533159.
Up-via summary (total 533159):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279361
           met2     51999
           met3     10479
           met4         0
-------------------------
                   533159


[INFO DRT-0195] Start 11th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 11562.70 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 11562.70 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:03, memory = 11562.70 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:03, memory = 11562.70 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:03, memory = 11562.70 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:07, memory = 11562.70 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:07, memory = 11562.70 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:11, memory = 11562.70 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:11, memory = 11562.70 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:15, memory = 11562.71 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Short                7
[INFO DRT-0267] cpu time = 00:00:29, elapsed time = 00:00:16, memory = 11562.71 (MB), peak = 11951.58 (MB)
Total wire length = 4366195 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820754 um.
Total wire length on LAYER met2 = 1939710 um.
Total wire length on LAYER met3 = 465088 um.
Total wire length on LAYER met4 = 140642 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533159.
Up-via summary (total 533159):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279361
           met2     51999
           met3     10479
           met4         0
-------------------------
                   533159


[INFO DRT-0195] Start 12th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 11562.71 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 11562.71 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:06, memory = 11562.71 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:06, memory = 11562.71 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:06, memory = 11562.71 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:06, memory = 11562.71 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:06, memory = 11562.71 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:12, memory = 11562.72 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:12, memory = 11562.72 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:20, memory = 11562.72 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Short                7
[INFO DRT-0267] cpu time = 00:00:46, elapsed time = 00:00:20, memory = 11562.72 (MB), peak = 11951.58 (MB)
Total wire length = 4366191 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820750 um.
Total wire length on LAYER met2 = 1939710 um.
Total wire length on LAYER met3 = 465088 um.
Total wire length on LAYER met4 = 140642 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533159.
Up-via summary (total 533159):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279361
           met2     51999
           met3     10479
           met4         0
-------------------------
                   533159


[INFO DRT-0195] Start 13th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 11562.72 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 11562.72 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:13, memory = 11609.56 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:13, memory = 11609.56 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:18, memory = 11609.56 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Short                7
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:18, memory = 11609.56 (MB), peak = 11951.58 (MB)
Total wire length = 4366191 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820750 um.
Total wire length on LAYER met2 = 1939710 um.
Total wire length on LAYER met3 = 465088 um.
Total wire length on LAYER met4 = 140642 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533159.
Up-via summary (total 533159):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279361
           met2     51999
           met3     10479
           met4         0
-------------------------
                   533159


[INFO DRT-0195] Start 14th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 11609.56 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 11609.56 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:07, memory = 11609.56 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:13, memory = 11609.57 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:13, memory = 11609.57 (MB).
    Completing 100% with 7 violations.
    elapsed time = 00:00:19, memory = 11638.16 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1
Short                7
[INFO DRT-0267] cpu time = 00:00:40, elapsed time = 00:00:19, memory = 11638.16 (MB), peak = 11951.58 (MB)
Total wire length = 4366191 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820750 um.
Total wire length on LAYER met2 = 1939710 um.
Total wire length on LAYER met3 = 465088 um.
Total wire length on LAYER met4 = 140642 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533159.
Up-via summary (total 533159):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279361
           met2     51999
           met3     10479
           met4         0
-------------------------
                   533159


[INFO DRT-0195] Start 15th optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 11638.16 (MB).
    Completing 20% with 7 violations.
    elapsed time = 00:00:00, memory = 11638.16 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:05, memory = 11638.17 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:05, memory = 11638.17 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:22, memory = 11638.17 (MB).
    Completing 60% with 6 violations.
    elapsed time = 00:00:22, memory = 11638.17 (MB).
    Completing 70% with 6 violations.
    elapsed time = 00:00:22, memory = 11638.17 (MB).
    Completing 80% with 6 violations.
    elapsed time = 00:00:27, memory = 11638.17 (MB).
    Completing 90% with 6 violations.
    elapsed time = 00:00:27, memory = 11638.17 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:33, memory = 11638.18 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1
Short                6
[INFO DRT-0267] cpu time = 00:00:53, elapsed time = 00:00:34, memory = 11638.18 (MB), peak = 11951.58 (MB)
Total wire length = 4366205 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820710 um.
Total wire length on LAYER met2 = 1939712 um.
Total wire length on LAYER met3 = 465140 um.
Total wire length on LAYER met4 = 140642 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533161.
Up-via summary (total 533161):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279363
           met2     51999
           met3     10479
           met4         0
-------------------------
                   533161


[INFO DRT-0195] Start 16th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 11638.18 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 11638.18 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:05, memory = 11638.18 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:05, memory = 11638.18 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:09, memory = 11638.18 (MB).
    Completing 60% with 5 violations.
    elapsed time = 00:00:09, memory = 11638.18 (MB).
    Completing 70% with 5 violations.
    elapsed time = 00:00:09, memory = 11638.18 (MB).
    Completing 80% with 5 violations.
    elapsed time = 00:00:14, memory = 11638.18 (MB).
    Completing 90% with 5 violations.
    elapsed time = 00:00:14, memory = 11638.18 (MB).
    Completing 100% with 5 violations.
    elapsed time = 00:00:20, memory = 11638.18 (MB).
[INFO DRT-0199]   Number of violations = 5.
Viol/Layer        met1
Short                5
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:21, memory = 11638.18 (MB), peak = 11951.58 (MB)
Total wire length = 4366215 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1820717 um.
Total wire length on LAYER met2 = 1939706 um.
Total wire length on LAYER met3 = 465140 um.
Total wire length on LAYER met4 = 140651 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 533161.
Up-via summary (total 533161):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279363
           met2     51999
           met3     10479
           met4         0
-------------------------
                   533161


[INFO DRT-0195] Start 17th optimization iteration.
    Completing 10% with 5 violations.
    elapsed time = 00:00:00, memory = 11638.18 (MB).
    Completing 20% with 5 violations.
    elapsed time = 00:00:00, memory = 11638.18 (MB).
    Completing 30% with 7 violations.
    elapsed time = 00:00:05, memory = 11638.18 (MB).
    Completing 40% with 7 violations.
    elapsed time = 00:00:05, memory = 11638.18 (MB).
    Completing 50% with 7 violations.
    elapsed time = 00:00:05, memory = 11638.18 (MB).
    Completing 60% with 7 violations.
    elapsed time = 00:00:22, memory = 11638.18 (MB).
    Completing 70% with 7 violations.
    elapsed time = 00:00:22, memory = 11638.18 (MB).
    Completing 80% with 7 violations.
    elapsed time = 00:00:22, memory = 11638.18 (MB).
    Completing 90% with 7 violations.
    elapsed time = 00:00:22, memory = 11638.18 (MB).
    Completing 100% with 6 violations.
    elapsed time = 00:00:27, memory = 11638.18 (MB).
[INFO DRT-0199]   Number of violations = 6.
Viol/Layer        met1   met2
Metal Spacing        2      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:54, elapsed time = 00:00:28, memory = 11638.18 (MB), peak = 11951.58 (MB)
Total wire length = 4365931 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1819901 um.
Total wire length on LAYER met2 = 1939070 um.
Total wire length on LAYER met3 = 465743 um.
Total wire length on LAYER met4 = 141216 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 532973.
Up-via summary (total 532973):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279249
           met2     51927
           met3     10477
           met4         0
-------------------------
                   532973


[INFO DRT-0195] Start 18th optimization iteration.
    Completing 10% with 6 violations.
    elapsed time = 00:00:00, memory = 11638.18 (MB).
    Completing 20% with 6 violations.
    elapsed time = 00:00:00, memory = 11638.18 (MB).
    Completing 30% with 6 violations.
    elapsed time = 00:00:00, memory = 11638.18 (MB).
    Completing 40% with 6 violations.
    elapsed time = 00:00:00, memory = 11638.18 (MB).
    Completing 50% with 6 violations.
    elapsed time = 00:00:06, memory = 11653.84 (MB).
    Completing 60% with 4 violations.
    elapsed time = 00:00:06, memory = 11653.84 (MB).
    Completing 70% with 4 violations.
    elapsed time = 00:00:06, memory = 11653.84 (MB).
    Completing 80% with 4 violations.
    elapsed time = 00:00:15, memory = 11653.84 (MB).
    Completing 90% with 4 violations.
    elapsed time = 00:00:15, memory = 11653.84 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:22, memory = 11653.84 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:34, elapsed time = 00:00:22, memory = 11653.84 (MB), peak = 11951.58 (MB)
Total wire length = 4365932 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1819933 um.
Total wire length on LAYER met2 = 1939068 um.
Total wire length on LAYER met3 = 465713 um.
Total wire length on LAYER met4 = 141216 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 532968.
Up-via summary (total 532968):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279248
           met2     51923
           met3     10477
           met4         0
-------------------------
                   532968


[INFO DRT-0195] Start 19th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 11653.84 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 11653.84 (MB).
    Completing 30% with 3 violations.
    elapsed time = 00:00:09, memory = 11727.50 (MB).
    Completing 40% with 3 violations.
    elapsed time = 00:00:09, memory = 11727.50 (MB).
    Completing 50% with 3 violations.
    elapsed time = 00:00:09, memory = 11727.50 (MB).
    Completing 60% with 3 violations.
    elapsed time = 00:00:20, memory = 11734.72 (MB).
    Completing 70% with 3 violations.
    elapsed time = 00:00:20, memory = 11734.72 (MB).
    Completing 80% with 3 violations.
    elapsed time = 00:00:29, memory = 11754.80 (MB).
    Completing 90% with 3 violations.
    elapsed time = 00:00:29, memory = 11754.80 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:29, memory = 11754.80 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Short                3
[INFO DRT-0267] cpu time = 00:00:35, elapsed time = 00:00:30, memory = 11754.80 (MB), peak = 11957.14 (MB)
Total wire length = 4365933 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1819934 um.
Total wire length on LAYER met2 = 1939068 um.
Total wire length on LAYER met3 = 465713 um.
Total wire length on LAYER met4 = 141216 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 532968.
Up-via summary (total 532968):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279248
           met2     51923
           met3     10477
           met4         0
-------------------------
                   532968


[INFO DRT-0195] Start 20th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 11754.80 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 11754.80 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:08, memory = 11791.25 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:08, memory = 11791.25 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:08, memory = 11791.25 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:01:56, memory = 11804.13 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:01:56, memory = 11804.13 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:02:05, memory = 11804.13 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:02:05, memory = 11804.13 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:02:05, memory = 11804.13 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:02:11, elapsed time = 00:02:06, memory = 11804.13 (MB), peak = 12104.00 (MB)
Total wire length = 4365964 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1819848 um.
Total wire length on LAYER met2 = 1939045 um.
Total wire length on LAYER met3 = 465826 um.
Total wire length on LAYER met4 = 141245 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 532983.
Up-via summary (total 532983):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279260
           met2     51924
           met3     10479
           met4         0
-------------------------
                   532983


[INFO DRT-0198] Complete detail routing.
Total wire length = 4365964 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 1819848 um.
Total wire length on LAYER met2 = 1939045 um.
Total wire length on LAYER met3 = 465826 um.
Total wire length on LAYER met4 = 141245 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 532983.
Up-via summary (total 532983):.

-------------------------
 FR_MASTERSLICE         0
            li1    191320
           met1    279260
           met2     51924
           met3     10479
           met4         0
-------------------------
                   532983


[INFO DRT-0267] cpu time = 10:37:11, elapsed time = 00:29:27, memory = 11804.13 (MB), peak = 12104.00 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/hehe/runs/RUN_2022.12.17_10.51.59/results/routing/hehe.odb...
Writing netlist to /openlane/designs/hehe/runs/RUN_2022.12.17_10.51.59/results/routing/hehe.nl.v...
Writing powered netlist to /openlane/designs/hehe/runs/RUN_2022.12.17_10.51.59/results/routing/hehe.pnl.v...
Writing layout to /openlane/designs/hehe/runs/RUN_2022.12.17_10.51.59/results/routing/hehe.def...
