Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 14 20:34:47 2019
| Host         : Dennis running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.042        0.000                      0                   65        0.174        0.000                      0                   65        9.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
design_1_i/vhdlnoclk_0/U0/i_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/vhdlnoclk_0/U0/i_clk       16.042        0.000                      0                   65        0.174        0.000                      0                   65        9.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/vhdlnoclk_0/U0/i_clk
  To Clock:  design_1_i/vhdlnoclk_0/U0/i_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.042ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.174ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.294%)  route 3.060ns (78.706%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 22.979 - 20.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.747     3.391    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.847 r  design_1_i/ws2812b_0/U0/bit_count_reg[1]/Q
                         net (fo=12, routed)          1.157     5.004    design_1_i/ws2812b_0/U0/bit_count[1]
    SLICE_X37Y36         LUT3 (Prop_lut3_I1_O)        0.124     5.128 r  design_1_i/ws2812b_0/U0/state[2]_i_5/O
                         net (fo=1, routed)           0.713     5.841    design_1_i/ws2812b_0/U0/state[2]_i_5_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.965 r  design_1_i/ws2812b_0/U0/state[2]_i_2/O
                         net (fo=2, routed)           1.190     7.156    design_1_i/ws2812b_0/U0/state[2]_i_2_n_0
    SLICE_X40Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.280 r  design_1_i/ws2812b_0/U0/state[1]_i_1/O
                         net (fo=1, routed)           0.000     7.280    design_1_i/ws2812b_0/U0/state[1]_i_1_n_0
    SLICE_X40Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.569    22.979    design_1_i/ws2812b_0/U0/clk
    SLICE_X40Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[1]/C
                         clock pessimism              0.349    23.328    
                         clock uncertainty           -0.035    23.293    
    SLICE_X40Y33         FDRE (Setup_fdre_C_D)        0.029    23.322    design_1_i/ws2812b_0/U0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         23.322    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.042ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.888ns  (logic 0.828ns (21.294%)  route 3.060ns (78.706%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 22.979 - 20.000 ) 
    Source Clock Delay      (SCD):    3.391ns
    Clock Pessimism Removal (CPR):    0.349ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.747     3.391    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.456     3.847 f  design_1_i/ws2812b_0/U0/bit_count_reg[1]/Q
                         net (fo=12, routed)          1.157     5.004    design_1_i/ws2812b_0/U0/bit_count[1]
    SLICE_X37Y36         LUT3 (Prop_lut3_I1_O)        0.124     5.128 f  design_1_i/ws2812b_0/U0/state[2]_i_5/O
                         net (fo=1, routed)           0.713     5.841    design_1_i/ws2812b_0/U0/state[2]_i_5_n_0
    SLICE_X36Y36         LUT6 (Prop_lut6_I0_O)        0.124     5.965 f  design_1_i/ws2812b_0/U0/state[2]_i_2/O
                         net (fo=2, routed)           1.190     7.156    design_1_i/ws2812b_0/U0/state[2]_i_2_n_0
    SLICE_X41Y33         LUT6 (Prop_lut6_I0_O)        0.124     7.280 r  design_1_i/ws2812b_0/U0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     7.280    design_1_i/ws2812b_0/U0/state[2]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.569    22.979    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[2]/C
                         clock pessimism              0.349    23.328    
                         clock uncertainty           -0.035    23.293    
    SLICE_X41Y33         FDRE (Setup_fdre_C_D)        0.029    23.322    design_1_i/ws2812b_0/U0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         23.322    
                         arrival time                          -7.280    
  -------------------------------------------------------------------
                         slack                                 16.042    

Slack (MET) :             16.110ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/led_bit_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.325%)  route 2.576ns (75.675%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 22.981 - 20.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.746     3.390    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  design_1_i/ws2812b_0/U0/state_reg[0]/Q
                         net (fo=10, routed)          0.917     4.763    design_1_i/ws2812b_0/U0/state_reg_n_0_[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.124     4.887 r  design_1_i/ws2812b_0/U0/count[11]_i_1/O
                         net (fo=30, routed)          0.497     5.385    design_1_i/ws2812b_0/U0/count[11]_i_1_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_3/O
                         net (fo=1, routed)           0.639     6.148    design_1_i/ws2812b_0/U0/led_bit[4]_i_3_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_1/O
                         net (fo=5, routed)           0.522     6.794    design_1_i/ws2812b_0/U0/led_bit[4]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.571    22.981    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[0]/C
                         clock pessimism              0.387    23.368    
                         clock uncertainty           -0.035    23.333    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    22.904    design_1_i/ws2812b_0/U0/led_bit_reg[0]
  -------------------------------------------------------------------
                         required time                         22.904    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 16.110    

Slack (MET) :             16.110ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/led_bit_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.325%)  route 2.576ns (75.675%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 22.981 - 20.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.746     3.390    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  design_1_i/ws2812b_0/U0/state_reg[0]/Q
                         net (fo=10, routed)          0.917     4.763    design_1_i/ws2812b_0/U0/state_reg_n_0_[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.124     4.887 r  design_1_i/ws2812b_0/U0/count[11]_i_1/O
                         net (fo=30, routed)          0.497     5.385    design_1_i/ws2812b_0/U0/count[11]_i_1_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_3/O
                         net (fo=1, routed)           0.639     6.148    design_1_i/ws2812b_0/U0/led_bit[4]_i_3_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_1/O
                         net (fo=5, routed)           0.522     6.794    design_1_i/ws2812b_0/U0/led_bit[4]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.571    22.981    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[1]/C
                         clock pessimism              0.387    23.368    
                         clock uncertainty           -0.035    23.333    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    22.904    design_1_i/ws2812b_0/U0/led_bit_reg[1]
  -------------------------------------------------------------------
                         required time                         22.904    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 16.110    

Slack (MET) :             16.110ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/led_bit_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.325%)  route 2.576ns (75.675%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 22.981 - 20.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.746     3.390    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  design_1_i/ws2812b_0/U0/state_reg[0]/Q
                         net (fo=10, routed)          0.917     4.763    design_1_i/ws2812b_0/U0/state_reg_n_0_[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.124     4.887 r  design_1_i/ws2812b_0/U0/count[11]_i_1/O
                         net (fo=30, routed)          0.497     5.385    design_1_i/ws2812b_0/U0/count[11]_i_1_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_3/O
                         net (fo=1, routed)           0.639     6.148    design_1_i/ws2812b_0/U0/led_bit[4]_i_3_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_1/O
                         net (fo=5, routed)           0.522     6.794    design_1_i/ws2812b_0/U0/led_bit[4]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.571    22.981    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[2]/C
                         clock pessimism              0.387    23.368    
                         clock uncertainty           -0.035    23.333    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    22.904    design_1_i/ws2812b_0/U0/led_bit_reg[2]
  -------------------------------------------------------------------
                         required time                         22.904    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 16.110    

Slack (MET) :             16.110ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/led_bit_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.325%)  route 2.576ns (75.675%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 22.981 - 20.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.746     3.390    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  design_1_i/ws2812b_0/U0/state_reg[0]/Q
                         net (fo=10, routed)          0.917     4.763    design_1_i/ws2812b_0/U0/state_reg_n_0_[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.124     4.887 r  design_1_i/ws2812b_0/U0/count[11]_i_1/O
                         net (fo=30, routed)          0.497     5.385    design_1_i/ws2812b_0/U0/count[11]_i_1_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_3/O
                         net (fo=1, routed)           0.639     6.148    design_1_i/ws2812b_0/U0/led_bit[4]_i_3_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_1/O
                         net (fo=5, routed)           0.522     6.794    design_1_i/ws2812b_0/U0/led_bit[4]_i_1_n_0
    SLICE_X41Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.571    22.981    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[3]/C
                         clock pessimism              0.387    23.368    
                         clock uncertainty           -0.035    23.333    
    SLICE_X41Y36         FDRE (Setup_fdre_C_R)       -0.429    22.904    design_1_i/ws2812b_0/U0/led_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         22.904    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 16.110    

Slack (MET) :             16.110ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/led_bit_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.404ns  (logic 0.828ns (24.325%)  route 2.576ns (75.675%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.981ns = ( 22.981 - 20.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.746     3.390    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.456     3.846 f  design_1_i/ws2812b_0/U0/state_reg[0]/Q
                         net (fo=10, routed)          0.917     4.763    design_1_i/ws2812b_0/U0/state_reg_n_0_[0]
    SLICE_X40Y34         LUT3 (Prop_lut3_I2_O)        0.124     4.887 r  design_1_i/ws2812b_0/U0/count[11]_i_1/O
                         net (fo=30, routed)          0.497     5.385    design_1_i/ws2812b_0/U0/count[11]_i_1_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_3/O
                         net (fo=1, routed)           0.639     6.148    design_1_i/ws2812b_0/U0/led_bit[4]_i_3_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124     6.272 r  design_1_i/ws2812b_0/U0/led_bit[4]_i_1/O
                         net (fo=5, routed)           0.522     6.794    design_1_i/ws2812b_0/U0/led_bit[4]_i_1_n_0
    SLICE_X41Y36         FDSE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.571    22.981    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[4]/C
                         clock pessimism              0.387    23.368    
                         clock uncertainty           -0.035    23.333    
    SLICE_X41Y36         FDSE (Setup_fdse_C_S)       -0.429    22.904    design_1_i/ws2812b_0/U0/led_bit_reg[4]
  -------------------------------------------------------------------
                         required time                         22.904    
                         arrival time                          -6.794    
  -------------------------------------------------------------------
                         slack                                 16.110    

Slack (MET) :             16.142ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.828ns (21.616%)  route 3.002ns (78.384%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 22.980 - 20.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.746     3.390    design_1_i/ws2812b_0/U0/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     3.846 r  design_1_i/ws2812b_0/U0/count_reg[1]/Q
                         net (fo=10, routed)          1.356     5.202    design_1_i/ws2812b_0/U0/sel0[1]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.326 r  design_1_i/ws2812b_0/U0/count[11]_i_9/O
                         net (fo=2, routed)           0.808     6.134    design_1_i/ws2812b_0/U0/count[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.258 r  design_1_i/ws2812b_0/U0/count[11]_i_3/O
                         net (fo=11, routed)          0.839     7.097    design_1_i/ws2812b_0/U0/count[11]_i_3_n_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.124     7.221 r  design_1_i/ws2812b_0/U0/count[4]_i_1/O
                         net (fo=1, routed)           0.000     7.221    design_1_i/ws2812b_0/U0/p_0_out[4]
    SLICE_X43Y34         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.570    22.980    design_1_i/ws2812b_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[4]/C
                         clock pessimism              0.387    23.367    
                         clock uncertainty           -0.035    23.332    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.031    23.363    design_1_i/ws2812b_0/U0/count_reg[4]
  -------------------------------------------------------------------
                         required time                         23.363    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 16.142    

Slack (MET) :             16.158ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.858ns  (logic 0.856ns (22.185%)  route 3.002ns (77.815%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.980ns = ( 22.980 - 20.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.746     3.390    design_1_i/ws2812b_0/U0/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     3.846 r  design_1_i/ws2812b_0/U0/count_reg[1]/Q
                         net (fo=10, routed)          1.356     5.202    design_1_i/ws2812b_0/U0/sel0[1]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.326 r  design_1_i/ws2812b_0/U0/count[11]_i_9/O
                         net (fo=2, routed)           0.808     6.134    design_1_i/ws2812b_0/U0/count[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.258 r  design_1_i/ws2812b_0/U0/count[11]_i_3/O
                         net (fo=11, routed)          0.839     7.097    design_1_i/ws2812b_0/U0/count[11]_i_3_n_0
    SLICE_X43Y34         LUT2 (Prop_lut2_I0_O)        0.152     7.249 r  design_1_i/ws2812b_0/U0/count[5]_i_1/O
                         net (fo=1, routed)           0.000     7.249    design_1_i/ws2812b_0/U0/p_0_out[5]
    SLICE_X43Y34         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.570    22.980    design_1_i/ws2812b_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[5]/C
                         clock pessimism              0.387    23.367    
                         clock uncertainty           -0.035    23.332    
    SLICE_X43Y34         FDRE (Setup_fdre_C_D)        0.075    23.407    design_1_i/ws2812b_0/U0/count_reg[5]
  -------------------------------------------------------------------
                         required time                         23.407    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                 16.158    

Slack (MET) :             16.169ns  (required time - arrival time)
  Source:                 design_1_i/ws2812b_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@20.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        3.825ns  (logic 0.828ns (21.647%)  route 2.997ns (78.353%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.979ns = ( 22.979 - 20.000 ) 
    Source Clock Delay      (SCD):    3.390ns
    Clock Pessimism Removal (CPR):    0.411ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.543     1.543    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.644 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.746     3.390    design_1_i/ws2812b_0/U0/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.456     3.846 r  design_1_i/ws2812b_0/U0/count_reg[1]/Q
                         net (fo=10, routed)          1.356     5.202    design_1_i/ws2812b_0/U0/sel0[1]
    SLICE_X40Y35         LUT6 (Prop_lut6_I1_O)        0.124     5.326 r  design_1_i/ws2812b_0/U0/count[11]_i_9/O
                         net (fo=2, routed)           0.808     6.134    design_1_i/ws2812b_0/U0/count[11]_i_9_n_0
    SLICE_X43Y35         LUT6 (Prop_lut6_I4_O)        0.124     6.258 r  design_1_i/ws2812b_0/U0/count[11]_i_3/O
                         net (fo=11, routed)          0.833     7.091    design_1_i/ws2812b_0/U0/count[11]_i_3_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I0_O)        0.124     7.215 r  design_1_i/ws2812b_0/U0/count[1]_i_1/O
                         net (fo=1, routed)           0.000     7.215    design_1_i/ws2812b_0/U0/p_0_out[1]
    SLICE_X43Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                     20.000    20.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000    20.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           1.319    21.319    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.410 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          1.569    22.979    design_1_i/ws2812b_0/U0/clk
    SLICE_X43Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[1]/C
                         clock pessimism              0.411    23.390    
                         clock uncertainty           -0.035    23.355    
    SLICE_X43Y33         FDRE (Setup_fdre_C_D)        0.029    23.384    design_1_i/ws2812b_0/U0/count_reg[1]
  -------------------------------------------------------------------
                         required time                         23.384    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                 16.169    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/led_bit_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/bitOut_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.588     1.199    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.141     1.340 f  design_1_i/ws2812b_0/U0/led_bit_reg[3]/Q
                         net (fo=4, routed)           0.092     1.431    design_1_i/ws2812b_0/U0/led_bit_reg[3]
    SLICE_X40Y36         LUT2 (Prop_lut2_I1_O)        0.045     1.476 r  design_1_i/ws2812b_0/U0/bitOut_i_1/O
                         net (fo=1, routed)           0.000     1.476    design_1_i/ws2812b_0/U0/bitOut_i_1_n_0
    SLICE_X40Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bitOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.856     1.563    design_1_i/ws2812b_0/U0/clk
    SLICE_X40Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bitOut_reg/C
                         clock pessimism             -0.351     1.212    
    SLICE_X40Y36         FDRE (Hold_fdre_C_D)         0.091     1.303    design_1_i/ws2812b_0/U0/bitOut_reg
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.640%)  route 0.131ns (41.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.198ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.587     1.198    design_1_i/ws2812b_0/U0/clk
    SLICE_X40Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y33         FDRE (Prop_fdre_C_Q)         0.141     1.339 r  design_1_i/ws2812b_0/U0/state_reg[1]/Q
                         net (fo=13, routed)          0.131     1.470    design_1_i/ws2812b_0/U0/state_reg_n_0_[1]
    SLICE_X41Y33         LUT6 (Prop_lut6_I2_O)        0.045     1.515 r  design_1_i/ws2812b_0/U0/state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.515    design_1_i/ws2812b_0/U0/state[2]_i_1_n_0
    SLICE_X41Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.854     1.561    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y33         FDRE                                         r  design_1_i/ws2812b_0/U0/state_reg[2]/C
                         clock pessimism             -0.350     1.211    
    SLICE_X41Y33         FDRE (Hold_fdre_C_D)         0.091     1.302    design_1_i/ws2812b_0/U0/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.302    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/bit_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/bit_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.586     1.197    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.338 f  design_1_i/ws2812b_0/U0/bit_count_reg[10]/Q
                         net (fo=4, routed)           0.168     1.506    design_1_i/ws2812b_0/U0/bit_count[10]
    SLICE_X37Y36         LUT5 (Prop_lut5_I3_O)        0.042     1.548 r  design_1_i/ws2812b_0/U0/bit_count[9]_i_1/O
                         net (fo=1, routed)           0.000     1.548    design_1_i/ws2812b_0/U0/bit_count_0[9]
    SLICE_X37Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.854     1.561    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[9]/C
                         clock pessimism             -0.364     1.197    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.107     1.304    design_1_i/ws2812b_0/U0/bit_count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.268%)  route 0.157ns (45.732%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.562ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.588     1.199    design_1_i/ws2812b_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y34         FDRE (Prop_fdre_C_Q)         0.141     1.340 r  design_1_i/ws2812b_0/U0/count_reg[10]/Q
                         net (fo=7, routed)           0.157     1.496    design_1_i/ws2812b_0/U0/sel0[10]
    SLICE_X43Y34         LUT4 (Prop_lut4_I1_O)        0.045     1.541 r  design_1_i/ws2812b_0/U0/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.541    design_1_i/ws2812b_0/U0/p_0_out[0]
    SLICE_X43Y34         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.855     1.562    design_1_i/ws2812b_0/U0/clk
    SLICE_X43Y34         FDRE                                         r  design_1_i/ws2812b_0/U0/count_reg[0]/C
                         clock pessimism             -0.363     1.199    
    SLICE_X43Y34         FDRE (Hold_fdre_C_D)         0.092     1.291    design_1_i/ws2812b_0/U0/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/led_bit_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/led_bit_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.116%)  route 0.164ns (46.884%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.563ns
    Source Clock Delay      (SCD):    1.199ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.588     1.199    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y36         FDSE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDSE (Prop_fdse_C_Q)         0.141     1.340 r  design_1_i/ws2812b_0/U0/led_bit_reg[0]/Q
                         net (fo=6, routed)           0.164     1.504    design_1_i/ws2812b_0/U0/led_bit_reg[0]
    SLICE_X41Y36         LUT4 (Prop_lut4_I2_O)        0.045     1.549 r  design_1_i/ws2812b_0/U0/led_bit[3]_i_1/O
                         net (fo=1, routed)           0.000     1.549    design_1_i/ws2812b_0/U0/led_bit0[3]
    SLICE_X41Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.856     1.563    design_1_i/ws2812b_0/U0/clk
    SLICE_X41Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/led_bit_reg[3]/C
                         clock pessimism             -0.364     1.199    
    SLICE_X41Y36         FDRE (Hold_fdre_C_D)         0.092     1.291    design_1_i/ws2812b_0/U0/led_bit_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.291    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/bit_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/bit_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.589%)  route 0.182ns (49.411%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.586     1.197    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.338 r  design_1_i/ws2812b_0/U0/bit_count_reg[0]/Q
                         net (fo=10, routed)          0.182     1.519    design_1_i/ws2812b_0/U0/bit_count[0]
    SLICE_X37Y35         LUT6 (Prop_lut6_I2_O)        0.045     1.564 r  design_1_i/ws2812b_0/U0/bit_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.564    design_1_i/ws2812b_0/U0/bit_count_0[5]
    SLICE_X37Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.854     1.561    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[5]/C
                         clock pessimism             -0.349     1.212    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.092     1.304    design_1_i/ws2812b_0/U0/bit_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/bit_count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/bit_count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.586     1.197    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.338 r  design_1_i/ws2812b_0/U0/bit_count_reg[10]/Q
                         net (fo=4, routed)           0.168     1.506    design_1_i/ws2812b_0/U0/bit_count[10]
    SLICE_X37Y36         LUT5 (Prop_lut5_I1_O)        0.045     1.551 r  design_1_i/ws2812b_0/U0/bit_count[10]_i_1/O
                         net (fo=1, routed)           0.000     1.551    design_1_i/ws2812b_0/U0/bit_count_0[10]
    SLICE_X37Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.854     1.561    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[10]/C
                         clock pessimism             -0.364     1.197    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.091     1.288    design_1_i/ws2812b_0/U0/bit_count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.551    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/bit_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.187ns (47.866%)  route 0.204ns (52.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.586     1.197    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.338 r  design_1_i/ws2812b_0/U0/bit_count_reg[1]/Q
                         net (fo=12, routed)          0.204     1.541    design_1_i/ws2812b_0/U0/bit_count[1]
    SLICE_X36Y35         LUT3 (Prop_lut3_I0_O)        0.046     1.587 r  design_1_i/ws2812b_0/U0/bit_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.587    design_1_i/ws2812b_0/U0/bit_count_0[6]
    SLICE_X36Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.854     1.561    design_1_i/ws2812b_0/U0/clk
    SLICE_X36Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[6]/C
                         clock pessimism             -0.351     1.210    
    SLICE_X36Y35         FDRE (Hold_fdre_C_D)         0.107     1.317    design_1_i/ws2812b_0/U0/bit_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.317    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/bit_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/bit_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.190ns (49.475%)  route 0.194ns (50.525%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.586     1.197    design_1_i/ws2812b_0/U0/clk
    SLICE_X36Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y36         FDRE (Prop_fdre_C_Q)         0.141     1.338 r  design_1_i/ws2812b_0/U0/bit_count_reg[7]/Q
                         net (fo=6, routed)           0.194     1.532    design_1_i/ws2812b_0/U0/bit_count[7]
    SLICE_X36Y36         LUT4 (Prop_lut4_I2_O)        0.049     1.581 r  design_1_i/ws2812b_0/U0/bit_count[8]_i_1/O
                         net (fo=1, routed)           0.000     1.581    design_1_i/ws2812b_0/U0/bit_count_0[8]
    SLICE_X36Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.854     1.561    design_1_i/ws2812b_0/U0/clk
    SLICE_X36Y36         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[8]/C
                         clock pessimism             -0.364     1.197    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.107     1.304    design_1_i/ws2812b_0/U0/bit_count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 design_1_i/ws2812b_0/U0/bit_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ws2812b_0/U0/bit_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/vhdlnoclk_0/U0/i_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             design_1_i/vhdlnoclk_0/U0/i_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns - design_1_i/vhdlnoclk_0/U0/i_clk rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.580%)  route 0.202ns (52.420%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.561ns
    Source Clock Delay      (SCD):    1.197ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.585     0.585    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.611 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.586     1.197    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y35         FDRE (Prop_fdre_C_Q)         0.141     1.338 r  design_1_i/ws2812b_0/U0/bit_count_reg[3]/Q
                         net (fo=6, routed)           0.202     1.539    design_1_i/ws2812b_0/U0/bit_count[3]
    SLICE_X37Y35         LUT5 (Prop_lut5_I3_O)        0.042     1.581 r  design_1_i/ws2812b_0/U0/bit_count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.581    design_1_i/ws2812b_0/U0/bit_count_0[4]
    SLICE_X37Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/vhdlnoclk_0/U0/i_clk rise edge)
                                                      0.000     0.000 r  
    STARTUP_X0Y0         STARTUPE2                    0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK
                         net (fo=1, routed)           0.678     0.678    design_1_i/vhdlnoclk_0/U0/i_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.707 r  design_1_i/vhdlnoclk_0/U0/BUFG_i/O
                         net (fo=32, routed)          0.854     1.561    design_1_i/ws2812b_0/U0/clk
    SLICE_X37Y35         FDRE                                         r  design_1_i/ws2812b_0/U0/bit_count_reg[4]/C
                         clock pessimism             -0.364     1.197    
    SLICE_X37Y35         FDRE (Hold_fdre_C_D)         0.107     1.304    design_1_i/ws2812b_0/U0/bit_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  0.278    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/vhdlnoclk_0/U0/i_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/vhdlnoclk_0/U0/STARTUPE2_inst/CFGMCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  design_1_i/vhdlnoclk_0/U0/BUFG_i/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X40Y36   design_1_i/ws2812b_0/U0/bitOut_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y36   design_1_i/ws2812b_0/U0/bit_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y36   design_1_i/ws2812b_0/U0/bit_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y35   design_1_i/ws2812b_0/U0/bit_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X36Y35   design_1_i/ws2812b_0/U0/bit_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y36   design_1_i/ws2812b_0/U0/bitOut_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y36   design_1_i/ws2812b_0/U0/bit_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y36   design_1_i/ws2812b_0/U0/bit_count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y35   design_1_i/ws2812b_0/U0/bit_count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y35   design_1_i/ws2812b_0/U0/bit_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y36   design_1_i/ws2812b_0/U0/bit_count_reg[7]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X40Y36   design_1_i/ws2812b_0/U0/bitOut_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y36   design_1_i/ws2812b_0/U0/bit_count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y36   design_1_i/ws2812b_0/U0/bit_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y35   design_1_i/ws2812b_0/U0/bit_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X37Y35   design_1_i/ws2812b_0/U0/bit_count_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y35   design_1_i/ws2812b_0/U0/bit_count_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X36Y36   design_1_i/ws2812b_0/U0/bit_count_reg[7]/C



