<html><body><samp><pre>
<!@TC:1434556236>
#Build: Synplify Pro J-2014.09L, Build 047R, Nov  7 2014
#install: C:\Program Files\iCEcube2.2014.12\synpbase
#OS: Windows 7 6.1
#Hostname: MPNT925109O

#Implementation: SimpleVGA_iCEstick_Implmnt

<a name=compilerReport1>Synopsys HDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1434556237> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

<a name=compilerReport2>Synopsys VHDL Compiler, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1434556237> | Running in 32-bit mode 
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N:<a href="@N:CD720:@XP_HELP">CD720</a> : <a href="C:\Program Files\iCEcube2.2014.12\synpbase\lib\vhd\std.vhd:123:18:123:22:@N:CD720:@XP_MSG">std.vhd(123)</a><!@TM:1434556237> | Setting time resolution to ns
@N: : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N::@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434556237> | Top entity is set to SimpleVGA.
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:147:18:147:23:@W:CD266:@XP_MSG">SimpleVGA.vhdl(147)</a><!@TM:1434556237> | hsync is not readable.  This may cause a simulation mismatch.</font>
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:148:18:148:23:@W:CD266:@XP_MSG">SimpleVGA.vhdl(148)</a><!@TM:1434556237> | vsync is not readable.  This may cause a simulation mismatch.</font>
<font color=#A52A2A>@W:<a href="@W:CD266:@XP_HELP">CD266</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:149:18:149:23:@W:CD266:@XP_MSG">SimpleVGA.vhdl(149)</a><!@TM:1434556237> | pixel is not readable.  This may cause a simulation mismatch.</font>
VHDL syntax check successful!
File U:\SimpleVGA_iCEstick\PixelClock.vhd changed - recompiling
File U:\SimpleVGA_iCEstick\SimpleVGA.vhdl changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:CD630:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434556237> | Synthesizing work.simplevga.vga 
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:4:7:4:10:@N:CD630:@XP_MSG">PLL.vhd(4)</a><!@TM:1434556237> | Synthesizing work.pll.behavior 
<font color=#A52A2A>@W:<a href="@W:CD280:@XP_HELP">CD280</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:14:10:14:23:@W:CD280:@XP_MSG">PLL.vhd(14)</a><!@TM:1434556237> | Unbound component SB_PLL40_CORE mapped to black box</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:14:10:14:23:@N:CD630:@XP_MSG">PLL.vhd(14)</a><!@TM:1434556237> | Synthesizing work.sb_pll40_core.syn_black_box 
Post processing for work.sb_pll40_core.syn_black_box
Post processing for work.pll.behavior
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Input extfeedback of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Bit 0 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Bit 1 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Bit 2 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Bit 3 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Bit 4 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Bit 5 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Bit 6 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL245:@XP_HELP">CL245</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL245:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Bit 7 of input dynamicdelay of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Input latchinputvalue of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Input sdi of instance PLL_inst is floating</font>
<font color=#A52A2A>@W:<a href="@W:CL167:@XP_HELP">CL167</a> : <a href="U:\SimpleVGA_iCEstick\PLL.vhd:55:0:55:8:@W:CL167:@XP_MSG">PLL.vhd(55)</a><!@TM:1434556237> | Input sclk of instance PLL_inst is floating</font>
Post processing for work.simplevga.vga
<font color=#A52A2A>@W:<a href="@W:CL189:@XP_HELP">CL189</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:78:8:78:10:@W:CL189:@XP_MSG">SimpleVGA.vhdl(78)</a><!@TM:1434556237> | Register bit Reset is always 1, optimizing ...</font>

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 37MB peak: 38MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:37 2015

###########################################################]
<a name=compilerReport3>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1434556237> | Running in 32-bit mode 
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434556237> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434556237> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:37 2015

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 3MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:37 2015

###########################################################]
<a name=compilerReport4>Synopsys Netlist Linker, version comp201409rc, Build 144R, built Nov 10 2014</a>
@N: : <!@TM:1434556238> | Running in 32-bit mode 
File U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_comp.srs changed - recompiling
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434556238> | Selected library: work cell: SimpleVGA view vga as top level
@N:<a href="@N:NF107:@XP_HELP">NF107</a> : <a href="U:\SimpleVGA_iCEstick\SimpleVGA.vhdl:5:7:5:16:@N:NF107:@XP_MSG">SimpleVGA.vhdl(5)</a><!@TM:1434556238> | Selected library: work cell: SimpleVGA view vga as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 36MB peak: 36MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:38 2015

###########################################################]
Pre-mapping Report

<a name=mapperReport5>Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

Linked File: <a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt:@XP_FILE">SimpleVGA_iCEstick_scck.rpt</a>
Printing clock  summary report in "U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick_scck.rpt" file 
@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1434556239> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1434556239> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 58MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 58MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 57MB peak: 60MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SimpleVGA

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)



<a name=mapperReport6>@S |Clock Summary</a>
****************

Start                            Requested     Requested     Clock                                   Clock                
Clock                            Frequency     Period        Type                                    Group                
--------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     185.0 MHz     5.405         derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             44.2 MHz      22.633        inferred                                Autoconstr_clkgroup_0
System                           1.0 MHz       1000.000      system                                  system_clkgroup      
==========================================================================================================================


Finished Pre Mapping Phase.
@N:<a href="@N:BN225:@XP_HELP">BN225</a> : <!@TM:1434556239> | Writing default property annotation file U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.sap. 
Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 43MB peak: 78MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Jun 17 17:50:39 2015

###########################################################]
Map & Optimize Report

<a name=mapperReport7>Synopsys Lattice Technology Mapper, Version maplat, Build 1061R, Built Nov 12 2014 09:27:19</a>
Copyright (C) 1994-2014, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.
Product Version J-2014.09L

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 56MB)

@N:<a href="@N:MF249:@XP_HELP">MF249</a> : <!@TM:1434556246> | Running in 32-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1434556246> | Clock conversion enabled  

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 55MB peak: 57MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 57MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 56MB peak: 59MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 76MB peak: 78MB)


Available hyper_sources - for debug and ip models
	None Found

@N:<a href="@N:MT206:@XP_HELP">MT206</a> : <!@TM:1434556246> | Auto Constrain mode is enabled 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 75MB peak: 78MB)

@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:123:27:123:42:@N:MF237:@XP_MSG">simplevga.vhdl(123)</a><!@TM:1434556246> | Generating a type rem remainder 
@N:<a href="@N:MF237:@XP_HELP">MF237</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:123:56:123:71:@N:MF237:@XP_MSG">simplevga.vhdl(123)</a><!@TM:1434556246> | Generating a type rem remainder 

Finished factoring (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 76MB peak: 78MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 77MB peak: 78MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 78MB peak: 78MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 81MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -5.44ns		 144 /        24
   2		0h:00m:02s		    -4.44ns		 144 /        24
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.04ns		 143 /        24
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -4.04ns		 143 /        24
------------------------------------------------------------

@N:<a href="@N:FX1017:@XP_HELP">FX1017</a> : <a href="u:\simplevga_icestick\simplevga.vhdl:68:4:68:14:@N:FX1017:@XP_MSG">simplevga.vhdl(68)</a><!@TM:1434556246> | SB_GB inserted on the net PixelClock.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 81MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 79MB peak: 81MB)



<a name=clockReport8>#### START OF CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 24 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks ==============================
Clock Tree ID     Driving Element         Drive Element Type     Fanout     Sample Instance
-------------------------------------------------------------------------------------------
<a href="@|S:Clock50MHz.PLL_inst@|E:beamY[0]@|F:@syn_sample_clock_path==CKID0001@|M:ClockId0001  @XP_NAMES_BY_PROP">ClockId0001 </a>       Clock50MHz.PLL_inst     SB_PLL40_CORE          24         beamY[0]       
===========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 81MB)

Writing Analyst data base U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\synwork\SimpleVGA_iCEstick_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 79MB peak: 81MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:BW103:@XP_HELP">BW103</a> : <!@TM:1434556246> | Synopsys Constraint File time units using default value of 1ns  
@N:<a href="@N:BW107:@XP_HELP">BW107</a> : <!@TM:1434556246> | Synopsys Constraint File capacitance units using default value of 1pF  
J-2014.09L

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1434556246> | Found inferred clock SimpleVGA|Clock12MHz with period 31.16ns. Please declare a user-defined clock on object "p:Clock12MHz"</font> 

Found clock PLL|PLLOUTCORE_derived_clock with period 31.16ns 


<a name=timingReport9>@S |##### START OF TIMING REPORT #####[</a>
# Timing Report written on Wed Jun 17 17:50:45 2015
#


Top view:               SimpleVGA
Requested Frequency:    32.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1434556246> | Timing report estimates place and route data. Please look at the place and route timing report for final timing. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1434556246> | Clock constraints cover only FF-to-FF paths associated with the clock. 



<a name=performanceSummary10>Performance Summary </a>
*******************


Worst slack in design: -5.500

                                 Requested     Estimated     Requested     Estimated                 Clock                                   Clock                
Starting Clock                   Frequency     Frequency     Period        Period        Slack       Type                                    Group                
------------------------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock     32.1 MHz      27.3 MHz      31.165        36.664        -5.500      derived (from SimpleVGA|Clock12MHz)     Autoconstr_clkgroup_0
SimpleVGA|Clock12MHz             32.1 MHz      NA            31.165        NA            DCM/PLL     inferred                                Autoconstr_clkgroup_0
==================================================================================================================================================================
@N:<a href="@N:MT582:@XP_HELP">MT582</a> : <!@TM:1434556246> | Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack 





<a name=clockRelationships11>Clock Relationships</a>
*******************

Clocks                                                      |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------
Starting                      Ending                        |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------
PLL|PLLOUTCORE_derived_clock  PLL|PLLOUTCORE_derived_clock  |  31.165      -5.500  |  No paths    -      |  No paths    -      |  No paths    -    
===================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13>Detailed Report for Clock: PLL|PLLOUTCORE_derived_clock</a>
====================================



<a name=startingSlack14>Starting Points with Worst Slack</a>
********************************

             Starting                                                          Arrival           
Instance     Reference                        Type        Pin     Net          Time        Slack 
             Clock                                                                               
-------------------------------------------------------------------------------------------------
beamY[0]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[0]     0.540       -5.500
beamY[1]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[1]     0.540       -5.359
beamY[2]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[2]     0.540       -5.219
beamY[3]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[3]     0.540       -5.079
beamY[4]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[4]     0.540       -4.939
beamY[5]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[5]     0.540       -4.799
beamY[6]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[6]     0.540       -4.658
beamY[9]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[9]     0.540       -4.633
beamY[7]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[7]     0.540       -4.518
beamY[8]     PLL|PLLOUTCORE_derived_clock     SB_DFFE     Q       beamY[8]     0.540       -4.378
=================================================================================================


<a name=endingSlack15>Ending Points with Worst Slack</a>
******************************

              Starting                                                             Required           
Instance      Reference                        Type        Pin     Net             Time         Slack 
              Clock                                                                                   
------------------------------------------------------------------------------------------------------
Pixel_1       PLL|PLLOUTCORE_derived_clock     SB_DFF      D       N_32_i          31.059       -5.500
beamY[1]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[1]      31.059       21.708
beamY[3]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[3]      31.059       21.708
beamY[4]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[4]      31.059       21.708
beamY[7]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[7]      31.059       21.708
beamY[0]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[0]      31.059       21.715
beamY[9]      PLL|PLLOUTCORE_derived_clock     SB_DFFE     D       beamY_3[9]      31.059       21.744
beamX[4]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[4]      31.059       23.388
beamX[0]      PLL|PLLOUTCORE_derived_clock     SB_DFF      D       N_37_i          31.059       23.437
beamX[10]     PLL|PLLOUTCORE_derived_clock     SB_DFF      D       beamX_3[10]     31.059       23.458
======================================================================================================



<a name=worstPaths16>Worst Path Information</a>
<a href="U:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srr:srsfU:\SimpleVGA_iCEstick\SimpleVGA_iCEstick_Implmnt\SimpleVGA_iCEstick.srs:fp:22565:37955:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.559
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -5.500

    Number of logic level(s):                37
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         14.031      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     14.289      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I3       In      -         14.675      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.316     14.990      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      I0       In      -         16.361      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      O        Out     0.449     16.810      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         17.715      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     17.972      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I3       In      -         18.358      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.316     18.674      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      I0       In      -         20.045      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      O        Out     0.449     20.494      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         21.399      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     21.656      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I3       In      -         22.042      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.316     22.358      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      I0       In      -         23.729      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      O        Out     0.449     24.178      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         25.083      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     25.340      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I3       In      -         25.726      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.316     26.042      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.413      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.862      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.767      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     29.024      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.410      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.726      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.097      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.412      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.783      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.232      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.603      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.052      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.559      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.664 is 11.036(30.1%) logic and 25.628(69.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.515
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.455

    Number of logic level(s):                36
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c_RNI9GRQ3         SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_5_c_RNI9GRQ3         SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_axb_7                    Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I0       In      -         14.497      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.449     14.946      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      I0       In      -         16.317      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      O        Out     0.449     16.766      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         17.671      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     17.928      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I3       In      -         18.314      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.316     18.630      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      I0       In      -         20.001      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      O        Out     0.449     20.450      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         21.355      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     21.612      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I3       In      -         21.998      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.316     22.314      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      I0       In      -         23.685      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      O        Out     0.449     24.133      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         25.038      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     25.296      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I3       In      -         25.682      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.316     25.997      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.369      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.817      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.722      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     28.980      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.366      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.681      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.052      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.368      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.739      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.188      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.559      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.008      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.515      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.620 is 10.912(29.8%) logic and 25.708(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.515
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.455

    Number of logic level(s):                36
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         14.031      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     14.289      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I3       In      -         14.675      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.316     14.990      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIEFE58         SB_LUT4      I0       In      -         16.361      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_5_c_RNIEFE58         SB_LUT4      O        Out     0.449     16.810      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_axb_7                    Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I0       In      -         18.181      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.449     18.630      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      I0       In      -         20.001      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      O        Out     0.449     20.450      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         21.355      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     21.612      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I3       In      -         21.998      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.316     22.314      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      I0       In      -         23.685      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      O        Out     0.449     24.133      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         25.038      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     25.296      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I3       In      -         25.682      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.316     25.997      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.369      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.817      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.722      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     28.980      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.366      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.681      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.052      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.368      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.739      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.188      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.559      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.008      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.515      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.620 is 10.912(29.8%) logic and 25.708(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.515
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.455

    Number of logic level(s):                36
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         14.031      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     14.289      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I3       In      -         14.675      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.316     14.990      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      I0       In      -         16.361      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      O        Out     0.449     16.810      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         17.715      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     17.972      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I3       In      -         18.358      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.316     18.674      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIA6LKG         SB_LUT4      I0       In      -         20.045      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_5_c_RNIA6LKG         SB_LUT4      O        Out     0.449     20.494      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_axb_7                    Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I0       In      -         21.865      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.449     22.314      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      I0       In      -         23.685      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG_0       SB_LUT4      O        Out     0.449     24.133      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     I0       In      -         25.038      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     25.296      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I3       In      -         25.682      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.316     25.997      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.369      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.817      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.722      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     28.980      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.366      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.681      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.052      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.368      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.739      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.188      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.559      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.008      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.515      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.620 is 10.912(29.8%) logic and 25.708(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      31.165
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         31.059

    - Propagation time:                      36.515
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.455

    Number of logic level(s):                36
    Starting point:                          beamY[0] / Q
    Ending point:                            Pixel_1 / D
    The start point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C
    The end   point is clocked by            PLL|PLLOUTCORE_derived_clock [rising] on pin C

Instance / Net                                                                      Pin      Pin               Arrival     No. of    
Name                                                                   Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------
beamY[0]                                                               SB_DFFE      Q        Out     0.540     0.540       -         
beamY[0]                                                               Net          -        -       0.834     -           6         
un5_visibley_cry_0_c                                                   SB_CARRY     I0       In      -         1.374       -         
un5_visibley_cry_0_c                                                   SB_CARRY     CO       Out     0.258     1.632       -         
un5_visibley_cry_0                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_1_c                                                   SB_CARRY     CI       In      -         1.646       -         
un5_visibley_cry_1_c                                                   SB_CARRY     CO       Out     0.126     1.772       -         
un5_visibley_cry_1                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_2_c                                                   SB_CARRY     CI       In      -         1.786       -         
un5_visibley_cry_2_c                                                   SB_CARRY     CO       Out     0.126     1.912       -         
un5_visibley_cry_2                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_3_c                                                   SB_CARRY     CI       In      -         1.926       -         
un5_visibley_cry_3_c                                                   SB_CARRY     CO       Out     0.126     2.052       -         
un5_visibley_cry_3                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_4_c                                                   SB_CARRY     CI       In      -         2.066       -         
un5_visibley_cry_4_c                                                   SB_CARRY     CO       Out     0.126     2.192       -         
un5_visibley_cry_4                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_5_c                                                   SB_CARRY     CI       In      -         2.206       -         
un5_visibley_cry_5_c                                                   SB_CARRY     CO       Out     0.126     2.333       -         
un5_visibley_cry_5                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_6_c                                                   SB_CARRY     CI       In      -         2.346       -         
un5_visibley_cry_6_c                                                   SB_CARRY     CO       Out     0.126     2.473       -         
un5_visibley_cry_6                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_7_c                                                   SB_CARRY     CI       In      -         2.487       -         
un5_visibley_cry_7_c                                                   SB_CARRY     CO       Out     0.126     2.613       -         
un5_visibley_cry_7                                                     Net          -        -       0.014     -           2         
un5_visibley_cry_8_c                                                   SB_CARRY     CI       In      -         2.627       -         
un5_visibley_cry_8_c                                                   SB_CARRY     CO       Out     0.126     2.753       -         
un5_visibley_cry_8                                                     Net          -        -       0.386     -           1         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      I3       In      -         3.139       -         
un5_visibley_cry_8_c_RNI3O5C                                           SB_LUT4      O        Out     0.316     3.455       -         
un1_visibley_if_generate_plus\.mult1_un26_sum                          Net          -        -       1.371     -           6         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      I0       In      -         4.826       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         SB_LUT4      O        Out     0.449     5.274       -         
un5_visibley_cry_8_c_RNI3O5C_0                                         Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     I0       In      -         6.180       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3_c                  SB_CARRY     CO       Out     0.258     6.437       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_3                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CI       In      -         6.451       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4_c                  SB_CARRY     CO       Out     0.126     6.577       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_4                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CI       In      -         6.591       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5_c                  SB_CARRY     CO       Out     0.126     6.717       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_5                    Net          -        -       0.014     -           2         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CI       In      -         6.731       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6_c                  SB_CARRY     CO       Out     0.126     6.858       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      I2       In      -         7.244       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       SB_LUT4      O        Out     0.379     7.622       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK       Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      I0       In      -         8.993       -         
un1_visibley_if_generate_plus\.mult1_un26_sum_cry_5_s0_c_RNIICCK_0     SB_LUT4      O        Out     0.449     9.442       -         
un1_visibley_if_generate_plus\.mult1_un33_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     I0       In      -         10.347      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     10.605      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      I3       In      -         10.991      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         SB_LUT4      O        Out     0.316     11.306      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      I0       In      -         12.677      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_cry_6_c_RNIMSJQ1_0       SB_LUT4      O        Out     0.449     13.126      -         
un1_visibley_if_generate_plus\.mult1_un40_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     I0       In      -         14.031      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     14.289      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      I3       In      -         14.675      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         SB_LUT4      O        Out     0.316     14.990      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      I0       In      -         16.361      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_cry_6_c_RNI4FI94_0       SB_LUT4      O        Out     0.449     16.810      -         
un1_visibley_if_generate_plus\.mult1_un47_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     I0       In      -         17.715      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     17.972      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      I3       In      -         18.358      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         SB_LUT4      O        Out     0.316     18.674      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      I0       In      -         20.045      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_cry_6_c_RNI7NCA8_0       SB_LUT4      O        Out     0.449     20.494      -         
un1_visibley_if_generate_plus\.mult1_un54_sum_i[7]                     Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     I0       In      -         21.399      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     21.656      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      I3       In      -         22.042      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         SB_LUT4      O        Out     0.316     22.358      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_6_c_RNI1NQVG         Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGF1T11        SB_LUT4      I0       In      -         23.729      -         
un1_visibley_if_generate_plus\.mult1_un61_sum_cry_5_c_RNIGF1T11        SB_LUT4      O        Out     0.449     24.178      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_axb_7                    Net          -        -       1.371     -           1         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      I0       In      -         25.549      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        SB_LUT4      O        Out     0.449     25.997      -         
un1_visibley_if_generate_plus\.mult1_un68_sum_cry_6_c_RNIEKNA21        Net          -        -       1.371     -           8         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      I0       In      -         27.369      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              SB_LUT4      O        Out     0.449     27.817      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_inv              Net          -        -       0.905     -           2         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     I0       In      -         28.722      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c                  SB_CARRY     CO       Out     0.258     28.980      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6                    Net          -        -       0.386     -           1         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      I3       In      -         29.366      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        SB_LUT4      O        Out     0.316     29.681      -         
un1_visibley_if_generate_plus\.mult1_un75_sum_cry_6_c_RNIGAMI32        Net          -        -       1.371     -           2         
Pixel_1_RNO_4                                                          SB_LUT4      I3       In      -         31.052      -         
Pixel_1_RNO_4                                                          SB_LUT4      O        Out     0.316     31.368      -         
N_8                                                                    Net          -        -       1.371     -           1         
Pixel_1_RNO_0                                                          SB_LUT4      I0       In      -         32.739      -         
Pixel_1_RNO_0                                                          SB_LUT4      O        Out     0.449     33.188      -         
N_49                                                                   Net          -        -       1.371     -           1         
Pixel_1_RNO                                                            SB_LUT4      I0       In      -         34.559      -         
Pixel_1_RNO                                                            SB_LUT4      O        Out     0.449     35.008      -         
N_32_i                                                                 Net          -        -       1.507     -           1         
Pixel_1                                                                SB_DFF       D        In      -         36.515      -         
=====================================================================================================================================
Total path delay (propagation time + setup) of 36.620 is 10.912(29.8%) logic and 25.708(70.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 80MB peak: 81MB)

---------------------------------------
<a name=resourceUsage17>Resource Usage Report for SimpleVGA </a>

Mapping to part: ice40hx1ktq144
Cell usage:
GND             1 use
SB_CARRY        90 uses
SB_DFF          14 uses
SB_DFFE         10 uses
SB_GB           1 use
SB_PLL40_CORE   1 use
VCC             1 use
SB_LUT4         142 uses

I/O ports: 7
I/O primitives: 7
SB_IO          7 uses

I/O Register bits:                  0
Register bits not including I/Os:   24 (1%)
Total load per clock:
   PLL|PLLOUTCORE_derived_clock: 1

Mapping Summary:
Total  LUTs: 142 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 142 = 142 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 37MB peak: 81MB)

Process took 0h:00m:05s realtime, 0h:00m:04s cputime
# Wed Jun 17 17:50:45 2015

###########################################################]

</pre></samp></body></html>
