(pcb "/Users/nrivard/Code/github/lmaos/PCB/n8 bit special.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.9-0-10_14)")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  186690 -139700  86995 -139700  86995 -41910  186690 -41910
            186690 -139700)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 154)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (place C1 120015 -87630 front 90 (PN 100nf))
      (place C6 139700 -135890 front 90 (PN 100nf))
      (place C8 139700 -113030 front 90 (PN 100nf))
      (place C10 139700 -124460 front 90 (PN 100nf))
      (place C12 158750 -45085 front 270 (PN 100nf))
      (place C13 134620 -45085 front 270 (PN 100nf))
      (place C14 182880 -45085 front 270 (PN 100nf))
      (place C15 145415 -87630 front 90 (PN 100nf))
    )
    (component Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (place C2 169672 -116332 front 0 (PN 1000uF))
    )
    (component Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (place C3 91440 -101600 front 90 (PN 100nf))
      (place C4 139700 -101600 front 90 (PN 100nf))
      (place C5 91440 -135890 front 90 (PN 100nf))
      (place C7 91440 -113030 front 90 (PN 100nf))
      (place C9 91440 -124460 front 90 (PN 100nf))
      (place C11 110490 -45212 front 270 (PN 100nf))
    )
    (component LED_THT:LED_D3.0mm
      (place D1 171450 -134620 front 180 (PN LED_ALT))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical
      (place J1 182880 -120015 front 180 (PN PowerPort))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x16_P2.54mm_Vertical
      (place J2 96520 -99060 front 90 (PN PORT0))
      (place J3 96520 -121920 front 90 (PN PORT2))
    )
    (component Connector_PinSocket_2.54mm:PinSocket_2x16_P2.54mm_Vertical::1
      (place J4 96520 -110490 front 90 (PN PORT1))
      (place J5 96520 -133350 front 90 (PN PORT3))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 175895 -125730 front 0 (PN 330))
      (place R2 110490 -52070 front 270 (PN 3K3))
    )
    (component Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (place R3 110490 -64008 front 270 (PN 3K3))
    )
    (component Resistor_THT:R_Array_SIP9
      (place RN1 161163 -115570 front 270 (PN 3K3))
    )
    (component "Package_TO_SOT_THT:TO-92"
      (place U7 168783 -127254 front 0 (PN DS1813))
    )
    (component "Package_DIP:DIP-24_W7.62mm_Socket"
      (place U6 150495 -92710 front 90 (PN 22V10C))
    )
    (component "Oscillator:Oscillator_DIP-14"
      (place X1 151892 -106680 front 0 (PN 2Mhz))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (place J6 153543 -118110 front 0 (PN Conn_02x08_Odd_Even))
    )
    (component Button_Switch_THT:SW_PUSH_6mm
      (place SW1 176530 -131445 front 0 (PN SW_Push_Dual))
    )
    (component "Package_DIP:DIP-40_W15.24mm_Socket"
      (place U1 90805 -45085 front 0 (PN W65C02SxP))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket"
      (place U2 114935 -45085 front 0 (PN "CY62256-70PC"))
      (place U3 139065 -45085 front 0 (PN "CY62256-70PC"))
    )
    (component "Package_DIP:DIP-28_W15.24mm_Socket::1"
      (place U4 163195 -45085 front 0 (PN 28C256))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket"
      (place U5 125095 -92710 front 90 (PN 74LS21))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  4000 1500  -1500 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:CP_Radial_D10.0mm_P5.00mm
      (outline (path signal 100  7500 0  7419.65 -892.784  7181.17 -1756.87  6792.24 -2564.5
            6265.36 -3289.69  5617.45 -3909.16  4869.34 -4402.98  4045.09 -4755.28
            3171.17 -4954.75  2275.68 -4994.97  1387.39 -4874.64  534.875 -4597.64
            -254.485 -4172.87  -955.313 -3613.97  -1545.09 -2938.93  -2004.84 -2169.42
            -2319.81 -1330.18  -2479.87 -448.197  -2479.87 448.197  -2319.81 1330.18
            -2004.84 2169.42  -1545.09 2938.93  -955.313 3613.97  -254.485 4172.87
            534.875 4597.64  1387.39 4874.64  2275.68 4994.97  3171.17 4954.75
            4045.09 4755.28  4869.34 4402.98  5617.45 3909.16  6265.36 3289.69
            6792.24 2564.5  7181.17 1756.87  7419.65 892.784  7500 0))
      (outline (path signal 120  7620 0  7542.22 -889.079  7311.23 -1751.14  6934.05 -2560
            6422.15 -3291.07  5791.07 -3922.15  5060 -4434.05  4251.14 -4811.23
            3389.08 -5042.22  2500 -5120  1610.92 -5042.22  748.857 -4811.23
            -60 -4434.05  -791.073 -3922.15  -1422.15 -3291.07  -1934.05 -2560
            -2311.23 -1751.14  -2542.22 -889.079  -2620 0  -2542.22 889.079
            -2311.23 1751.14  -1934.05 2560  -1422.15 3291.07  -791.073 3922.15
            -60 4434.05  748.857 4811.23  1610.92 5042.22  2500 5120  3389.08 5042.22
            4251.14 4811.23  5060 4434.05  5791.07 3922.15  6422.15 3291.07
            6934.05 2560  7311.23 1751.14  7542.22 889.079  7620 0))
      (outline (path signal 50  7750 0  7670.24 -911.653  7433.39 -1795.61  7046.63 -2625
            6521.73 -3374.64  5874.64 -4021.73  5125 -4546.63  4295.61 -4933.39
            3411.65 -5170.24  2500 -5250  1588.35 -5170.24  704.394 -4933.39
            -125 -4546.63  -874.635 -4021.73  -1521.73 -3374.64  -2046.63 -2625
            -2433.39 -1795.61  -2670.24 -911.653  -2750 0  -2670.24 911.653
            -2433.39 1795.61  -2046.63 2625  -1521.73 3374.64  -874.635 4021.73
            -125 4546.63  704.394 4933.39  1588.35 5170.24  2500 5250  3411.65 5170.24
            4295.61 4933.39  5125 4546.63  5874.64 4021.73  6521.73 3374.64
            7046.63 2625  7433.39 1795.61  7670.24 911.653  7750 0))
      (outline (path signal 100  -1788.86 2187.5  -788.861 2187.5))
      (outline (path signal 100  -1288.86 2687.5  -1288.86 1687.5))
      (outline (path signal 120  2500 5080  2500 -5080))
      (outline (path signal 120  2540 5080  2540 -5080))
      (outline (path signal 120  2580 5080  2580 -5080))
      (outline (path signal 120  2620 5079  2620 -5079))
      (outline (path signal 120  2660 5078  2660 -5078))
      (outline (path signal 120  2700 5077  2700 -5077))
      (outline (path signal 120  2740 5075  2740 -5075))
      (outline (path signal 120  2780 5073  2780 -5073))
      (outline (path signal 120  2820 5070  2820 -5070))
      (outline (path signal 120  2860 5068  2860 -5068))
      (outline (path signal 120  2900 5065  2900 -5065))
      (outline (path signal 120  2940 5062  2940 -5062))
      (outline (path signal 120  2980 5058  2980 -5058))
      (outline (path signal 120  3020 5054  3020 -5054))
      (outline (path signal 120  3060 5050  3060 -5050))
      (outline (path signal 120  3100 5045  3100 -5045))
      (outline (path signal 120  3140 5040  3140 -5040))
      (outline (path signal 120  3180 5035  3180 -5035))
      (outline (path signal 120  3221 5030  3221 -5030))
      (outline (path signal 120  3261 5024  3261 -5024))
      (outline (path signal 120  3301 5018  3301 -5018))
      (outline (path signal 120  3341 5011  3341 -5011))
      (outline (path signal 120  3381 5004  3381 -5004))
      (outline (path signal 120  3421 4997  3421 -4997))
      (outline (path signal 120  3461 4990  3461 -4990))
      (outline (path signal 120  3501 4982  3501 -4982))
      (outline (path signal 120  3541 4974  3541 -4974))
      (outline (path signal 120  3581 4965  3581 -4965))
      (outline (path signal 120  3621 4956  3621 -4956))
      (outline (path signal 120  3661 4947  3661 -4947))
      (outline (path signal 120  3701 4938  3701 -4938))
      (outline (path signal 120  3741 4928  3741 -4928))
      (outline (path signal 120  3781 4918  3781 1241))
      (outline (path signal 120  3781 -1241  3781 -4918))
      (outline (path signal 120  3821 4907  3821 1241))
      (outline (path signal 120  3821 -1241  3821 -4907))
      (outline (path signal 120  3861 4897  3861 1241))
      (outline (path signal 120  3861 -1241  3861 -4897))
      (outline (path signal 120  3901 4885  3901 1241))
      (outline (path signal 120  3901 -1241  3901 -4885))
      (outline (path signal 120  3941 4874  3941 1241))
      (outline (path signal 120  3941 -1241  3941 -4874))
      (outline (path signal 120  3981 4862  3981 1241))
      (outline (path signal 120  3981 -1241  3981 -4862))
      (outline (path signal 120  4021 4850  4021 1241))
      (outline (path signal 120  4021 -1241  4021 -4850))
      (outline (path signal 120  4061 4837  4061 1241))
      (outline (path signal 120  4061 -1241  4061 -4837))
      (outline (path signal 120  4101 4824  4101 1241))
      (outline (path signal 120  4101 -1241  4101 -4824))
      (outline (path signal 120  4141 4811  4141 1241))
      (outline (path signal 120  4141 -1241  4141 -4811))
      (outline (path signal 120  4181 4797  4181 1241))
      (outline (path signal 120  4181 -1241  4181 -4797))
      (outline (path signal 120  4221 4783  4221 1241))
      (outline (path signal 120  4221 -1241  4221 -4783))
      (outline (path signal 120  4261 4768  4261 1241))
      (outline (path signal 120  4261 -1241  4261 -4768))
      (outline (path signal 120  4301 4754  4301 1241))
      (outline (path signal 120  4301 -1241  4301 -4754))
      (outline (path signal 120  4341 4738  4341 1241))
      (outline (path signal 120  4341 -1241  4341 -4738))
      (outline (path signal 120  4381 4723  4381 1241))
      (outline (path signal 120  4381 -1241  4381 -4723))
      (outline (path signal 120  4421 4707  4421 1241))
      (outline (path signal 120  4421 -1241  4421 -4707))
      (outline (path signal 120  4461 4690  4461 1241))
      (outline (path signal 120  4461 -1241  4461 -4690))
      (outline (path signal 120  4501 4674  4501 1241))
      (outline (path signal 120  4501 -1241  4501 -4674))
      (outline (path signal 120  4541 4657  4541 1241))
      (outline (path signal 120  4541 -1241  4541 -4657))
      (outline (path signal 120  4581 4639  4581 1241))
      (outline (path signal 120  4581 -1241  4581 -4639))
      (outline (path signal 120  4621 4621  4621 1241))
      (outline (path signal 120  4621 -1241  4621 -4621))
      (outline (path signal 120  4661 4603  4661 1241))
      (outline (path signal 120  4661 -1241  4661 -4603))
      (outline (path signal 120  4701 4584  4701 1241))
      (outline (path signal 120  4701 -1241  4701 -4584))
      (outline (path signal 120  4741 4564  4741 1241))
      (outline (path signal 120  4741 -1241  4741 -4564))
      (outline (path signal 120  4781 4545  4781 1241))
      (outline (path signal 120  4781 -1241  4781 -4545))
      (outline (path signal 120  4821 4525  4821 1241))
      (outline (path signal 120  4821 -1241  4821 -4525))
      (outline (path signal 120  4861 4504  4861 1241))
      (outline (path signal 120  4861 -1241  4861 -4504))
      (outline (path signal 120  4901 4483  4901 1241))
      (outline (path signal 120  4901 -1241  4901 -4483))
      (outline (path signal 120  4941 4462  4941 1241))
      (outline (path signal 120  4941 -1241  4941 -4462))
      (outline (path signal 120  4981 4440  4981 1241))
      (outline (path signal 120  4981 -1241  4981 -4440))
      (outline (path signal 120  5021 4417  5021 1241))
      (outline (path signal 120  5021 -1241  5021 -4417))
      (outline (path signal 120  5061 4395  5061 1241))
      (outline (path signal 120  5061 -1241  5061 -4395))
      (outline (path signal 120  5101 4371  5101 1241))
      (outline (path signal 120  5101 -1241  5101 -4371))
      (outline (path signal 120  5141 4347  5141 1241))
      (outline (path signal 120  5141 -1241  5141 -4347))
      (outline (path signal 120  5181 4323  5181 1241))
      (outline (path signal 120  5181 -1241  5181 -4323))
      (outline (path signal 120  5221 4298  5221 1241))
      (outline (path signal 120  5221 -1241  5221 -4298))
      (outline (path signal 120  5261 4273  5261 1241))
      (outline (path signal 120  5261 -1241  5261 -4273))
      (outline (path signal 120  5301 4247  5301 1241))
      (outline (path signal 120  5301 -1241  5301 -4247))
      (outline (path signal 120  5341 4221  5341 1241))
      (outline (path signal 120  5341 -1241  5341 -4221))
      (outline (path signal 120  5381 4194  5381 1241))
      (outline (path signal 120  5381 -1241  5381 -4194))
      (outline (path signal 120  5421 4166  5421 1241))
      (outline (path signal 120  5421 -1241  5421 -4166))
      (outline (path signal 120  5461 4138  5461 1241))
      (outline (path signal 120  5461 -1241  5461 -4138))
      (outline (path signal 120  5501 4110  5501 1241))
      (outline (path signal 120  5501 -1241  5501 -4110))
      (outline (path signal 120  5541 4080  5541 1241))
      (outline (path signal 120  5541 -1241  5541 -4080))
      (outline (path signal 120  5581 4050  5581 1241))
      (outline (path signal 120  5581 -1241  5581 -4050))
      (outline (path signal 120  5621 4020  5621 1241))
      (outline (path signal 120  5621 -1241  5621 -4020))
      (outline (path signal 120  5661 3989  5661 1241))
      (outline (path signal 120  5661 -1241  5661 -3989))
      (outline (path signal 120  5701 3957  5701 1241))
      (outline (path signal 120  5701 -1241  5701 -3957))
      (outline (path signal 120  5741 3925  5741 1241))
      (outline (path signal 120  5741 -1241  5741 -3925))
      (outline (path signal 120  5781 3892  5781 1241))
      (outline (path signal 120  5781 -1241  5781 -3892))
      (outline (path signal 120  5821 3858  5821 1241))
      (outline (path signal 120  5821 -1241  5821 -3858))
      (outline (path signal 120  5861 3824  5861 1241))
      (outline (path signal 120  5861 -1241  5861 -3824))
      (outline (path signal 120  5901 3789  5901 1241))
      (outline (path signal 120  5901 -1241  5901 -3789))
      (outline (path signal 120  5941 3753  5941 1241))
      (outline (path signal 120  5941 -1241  5941 -3753))
      (outline (path signal 120  5981 3716  5981 1241))
      (outline (path signal 120  5981 -1241  5981 -3716))
      (outline (path signal 120  6021 3679  6021 1241))
      (outline (path signal 120  6021 -1241  6021 -3679))
      (outline (path signal 120  6061 3640  6061 1241))
      (outline (path signal 120  6061 -1241  6061 -3640))
      (outline (path signal 120  6101 3601  6101 1241))
      (outline (path signal 120  6101 -1241  6101 -3601))
      (outline (path signal 120  6141 3561  6141 1241))
      (outline (path signal 120  6141 -1241  6141 -3561))
      (outline (path signal 120  6181 3520  6181 1241))
      (outline (path signal 120  6181 -1241  6181 -3520))
      (outline (path signal 120  6221 3478  6221 1241))
      (outline (path signal 120  6221 -1241  6221 -3478))
      (outline (path signal 120  6261 3436  6261 -3436))
      (outline (path signal 120  6301 3392  6301 -3392))
      (outline (path signal 120  6341 3347  6341 -3347))
      (outline (path signal 120  6381 3301  6381 -3301))
      (outline (path signal 120  6421 3254  6421 -3254))
      (outline (path signal 120  6461 3206  6461 -3206))
      (outline (path signal 120  6501 3156  6501 -3156))
      (outline (path signal 120  6541 3106  6541 -3106))
      (outline (path signal 120  6581 3054  6581 -3054))
      (outline (path signal 120  6621 3000  6621 -3000))
      (outline (path signal 120  6661 2945  6661 -2945))
      (outline (path signal 120  6701 2889  6701 -2889))
      (outline (path signal 120  6741 2830  6741 -2830))
      (outline (path signal 120  6781 2770  6781 -2770))
      (outline (path signal 120  6821 2709  6821 -2709))
      (outline (path signal 120  6861 2645  6861 -2645))
      (outline (path signal 120  6901 2579  6901 -2579))
      (outline (path signal 120  6941 2510  6941 -2510))
      (outline (path signal 120  6981 2439  6981 -2439))
      (outline (path signal 120  7021 2365  7021 -2365))
      (outline (path signal 120  7061 2289  7061 -2289))
      (outline (path signal 120  7101 2209  7101 -2209))
      (outline (path signal 120  7141 2125  7141 -2125))
      (outline (path signal 120  7181 2037  7181 -2037))
      (outline (path signal 120  7221 1944  7221 -1944))
      (outline (path signal 120  7261 1846  7261 -1846))
      (outline (path signal 120  7301 1742  7301 -1742))
      (outline (path signal 120  7341 1630  7341 -1630))
      (outline (path signal 120  7381 1510  7381 -1510))
      (outline (path signal 120  7421 1378  7421 -1378))
      (outline (path signal 120  7461 1230  7461 -1230))
      (outline (path signal 120  7501 1062  7501 -1062))
      (outline (path signal 120  7541 862  7541 -862))
      (outline (path signal 120  7581 599  7581 -599))
      (outline (path signal 120  -2979.65 2875  -1979.65 2875))
      (outline (path signal 120  -2479.65 3375  -2479.65 2375))
      (pin Rect[A]Pad_2000x2000_um 1 0 0)
      (pin Round[A]Pad_2000_um 2 5000 0)
    )
    (image Capacitor_THT:C_Disc_D5.0mm_W2.5mm_P2.50mm::1
      (outline (path signal 50  4000 1500  -1500 1500))
      (outline (path signal 50  4000 -1500  4000 1500))
      (outline (path signal 50  -1500 -1500  4000 -1500))
      (outline (path signal 50  -1500 1500  -1500 -1500))
      (outline (path signal 120  3870 1370  3870 -1370))
      (outline (path signal 120  -1370 1370  -1370 -1370))
      (outline (path signal 120  -1370 -1370  3870 -1370))
      (outline (path signal 120  -1370 1370  3870 1370))
      (outline (path signal 100  3750 1250  -1250 1250))
      (outline (path signal 100  3750 -1250  3750 1250))
      (outline (path signal 100  -1250 -1250  3750 -1250))
      (outline (path signal 100  -1250 1250  -1250 -1250))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image LED_THT:LED_D3.0mm
      (outline (path signal 100  2770 0  2688.73 -487.049  2453.71 -921.319  2090.42 -1255.75
            1638.23 -1454.1  1146.13 -1494.88  667.457 -1373.66  254.078 -1103.59
            -49.211 -713.921  -209.542 -246.892  -209.542 246.892  -49.211 713.921
            254.078 1103.59  667.457 1373.66  1146.13 1494.88  1638.23 1454.1
            2090.42 1255.75  2453.71 921.319  2688.73 487.049  2770 0))
      (outline (path signal 100  -230 1166.19  -230 -1166.19))
      (outline (path signal 120  -290 1236  -290 1080))
      (outline (path signal 120  -290 -1080  -290 -1236))
      (outline (path signal 50  -1150 2250  -1150 -2250))
      (outline (path signal 50  -1150 -2250  3700 -2250))
      (outline (path signal 50  3700 -2250  3700 2250))
      (outline (path signal 50  3700 2250  -1150 2250))
      (pin Rect[A]Pad_1800x1800_um 1 0 0)
      (pin Round[A]Pad_1800_um 2 2540 0)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_1x04_P2.54mm_Vertical
      (outline (path signal 100  -1270 1270  635 1270))
      (outline (path signal 100  635 1270  1270 635))
      (outline (path signal 100  1270 635  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 1270))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -1800 1800  1750 1800))
      (outline (path signal 50  1750 1800  1750 -9400))
      (outline (path signal 50  1750 -9400  -1800 -9400))
      (outline (path signal 50  -1800 -9400  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x16_P2.54mm_Vertical
      (outline (path signal 100  -3810 1270  270 1270))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  1270 270  1270 -39370))
      (outline (path signal 100  1270 -39370  -3810 -39370))
      (outline (path signal 100  -3810 -39370  -3810 1270))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 120  -3870 1330  -3870 -39430))
      (outline (path signal 120  -3870 -39430  1330 -39430))
      (outline (path signal 120  1330 -1270  1330 -39430))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 50  1760 1800  1760 -39900))
      (outline (path signal 50  1760 -39900  -4340 -39900))
      (outline (path signal 50  -4340 -39900  -4340 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 -2540 -38100)
    )
    (image Connector_PinSocket_2.54mm:PinSocket_2x16_P2.54mm_Vertical::1
      (outline (path signal 50  -4340 -39900  -4340 1800))
      (outline (path signal 50  1760 -39900  -4340 -39900))
      (outline (path signal 50  1760 1800  1760 -39900))
      (outline (path signal 50  -4340 1800  1760 1800))
      (outline (path signal 120  0 1330  1330 1330))
      (outline (path signal 120  1330 1330  1330 0))
      (outline (path signal 120  -1270 1330  -1270 -1270))
      (outline (path signal 120  -1270 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -39430))
      (outline (path signal 120  -3870 -39430  1330 -39430))
      (outline (path signal 120  -3870 1330  -3870 -39430))
      (outline (path signal 120  -3870 1330  -1270 1330))
      (outline (path signal 100  -3810 -39370  -3810 1270))
      (outline (path signal 100  1270 -39370  -3810 -39370))
      (outline (path signal 100  1270 270  1270 -39370))
      (outline (path signal 100  270 1270  1270 270))
      (outline (path signal 100  -3810 1270  270 1270))
      (pin Oval[A]Pad_1700x1700_um 32 -2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 -2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 -2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 -2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 -2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 -2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 -2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 -2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 -2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 -2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 -2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 -2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 -2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 -2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 -2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 -2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  8670 1500  -1050 1500))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image Resistor_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal::1
      (outline (path signal 50  8670 1500  -1050 1500))
      (outline (path signal 50  8670 -1500  8670 1500))
      (outline (path signal 50  -1050 -1500  8670 -1500))
      (outline (path signal 50  -1050 1500  -1050 -1500))
      (outline (path signal 120  7080 -1370  7080 -1040))
      (outline (path signal 120  540 -1370  7080 -1370))
      (outline (path signal 120  540 -1040  540 -1370))
      (outline (path signal 120  7080 1370  7080 1040))
      (outline (path signal 120  540 1370  7080 1370))
      (outline (path signal 120  540 1040  540 1370))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  660 1250  660 -1250))
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Array_SIP9
      (outline (path signal 100  -1290 1250  -1290 -1250))
      (outline (path signal 100  -1290 -1250  21610 -1250))
      (outline (path signal 100  21610 -1250  21610 1250))
      (outline (path signal 100  21610 1250  -1290 1250))
      (outline (path signal 100  1270 1250  1270 -1250))
      (outline (path signal 120  -1440 1400  -1440 -1400))
      (outline (path signal 120  -1440 -1400  21760 -1400))
      (outline (path signal 120  21760 -1400  21760 1400))
      (outline (path signal 120  21760 1400  -1440 1400))
      (outline (path signal 120  1270 1400  1270 -1400))
      (outline (path signal 50  -1700 1650  -1700 -1650))
      (outline (path signal 50  -1700 -1650  22050 -1650))
      (outline (path signal 50  22050 -1650  22050 1650))
      (outline (path signal 50  22050 1650  -1700 1650))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 2540 0)
      (pin Oval[A]Pad_1600x1600_um 3 5080 0)
      (pin Oval[A]Pad_1600x1600_um 4 7620 0)
      (pin Oval[A]Pad_1600x1600_um 5 10160 0)
      (pin Oval[A]Pad_1600x1600_um 6 12700 0)
      (pin Oval[A]Pad_1600x1600_um 7 15240 0)
      (pin Oval[A]Pad_1600x1600_um 8 17780 0)
      (pin Oval[A]Pad_1600x1600_um 9 20320 0)
    )
    (image "Package_TO_SOT_THT:TO-92"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Round[A]Pad_1300_um 2 1270 1270)
      (pin Round[A]Pad_1300_um 3 2540 0)
      (pin Round[A]Pad_1300_um 1 0 0)
    )
    (image "Package_DIP:DIP-24_W7.62mm_Socket"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -29210))
      (outline (path signal 100  6985 -29210  635 -29210))
      (outline (path signal 100  635 -29210  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -29270))
      (outline (path signal 100  -1270 -29270  8890 -29270))
      (outline (path signal 100  8890 -29270  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -29270))
      (outline (path signal 120  1160 -29270  6460 -29270))
      (outline (path signal 120  6460 -29270  6460 1330))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  -1330 1390  -1330 -29330))
      (outline (path signal 120  -1330 -29330  8950 -29330))
      (outline (path signal 120  8950 -29330  8950 1390))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -29550))
      (outline (path signal 50  -1550 -29550  9150 -29550))
      (outline (path signal 50  9150 -29550  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -27940)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 7620 -25400)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 15 7620 -22860)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 16 7620 -20320)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 7620 -17780)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 18 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 19 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 20 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 21 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 22 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 23 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 24 7620 0)
    )
    (image "Oscillator:Oscillator_DIP-14"
      (outline (path signal 50  18220 -2790  18220 10410))
      (outline (path signal 50  18220 10410  -2980 10410))
      (outline (path signal 50  -2980 10410  -2980 -2790))
      (outline (path signal 50  -2980 -2790  18220 -2790))
      (outline (path signal 100  16970 -1190  16970 8810))
      (outline (path signal 100  -1380 9160  16620 9160))
      (outline (path signal 100  -1730 -1540  -1730 8810))
      (outline (path signal 100  -1730 -1540  16620 -1540))
      (outline (path signal 120  -2830 9510  -2830 -2640))
      (outline (path signal 120  17320 10260  -2080 10260))
      (outline (path signal 120  18070 -1890  18070 9510))
      (outline (path signal 120  -2830 -2640  17320 -2640))
      (outline (path signal 100  -2730 -2540  17320 -2540))
      (outline (path signal 100  17970 9510  17970 -1890))
      (outline (path signal 100  -2080 10160  17320 10160))
      (outline (path signal 100  -2730 -2540  -2730 9510))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 14 0 7620)
      (pin Round[A]Pad_1600_um 8 15240 7620)
      (pin Round[A]Pad_1600_um 7 15240 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x08_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -19050))
      (outline (path signal 100  3810 -19050  -1270 -19050))
      (outline (path signal 100  -1270 -19050  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -19110  3870 -19110))
      (outline (path signal 120  -1330 -1270  -1330 -19110))
      (outline (path signal 120  3870 1330  3870 -19110))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -19550))
      (outline (path signal 50  -1800 -19550  4350 -19550))
      (outline (path signal 50  4350 -19550  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
    )
    (image Button_Switch_THT:SW_PUSH_6mm
      (outline (path signal 100  3250 750  6250 750))
      (outline (path signal 100  6250 750  6250 -5250))
      (outline (path signal 100  6250 -5250  250 -5250))
      (outline (path signal 100  250 -5250  250 750))
      (outline (path signal 100  250 750  3250 750))
      (outline (path signal 50  7750 -6000  8000 -6000))
      (outline (path signal 50  8000 -6000  8000 -5750))
      (outline (path signal 50  7750 1500  8000 1500))
      (outline (path signal 50  8000 1500  8000 1250))
      (outline (path signal 50  -1500 1250  -1500 1500))
      (outline (path signal 50  -1500 1500  -1250 1500))
      (outline (path signal 50  -1500 -5750  -1500 -6000))
      (outline (path signal 50  -1500 -6000  -1250 -6000))
      (outline (path signal 50  -1250 1500  7750 1500))
      (outline (path signal 50  -1500 -5750  -1500 1250))
      (outline (path signal 50  7750 -6000  -1250 -6000))
      (outline (path signal 50  8000 1250  8000 -5750))
      (outline (path signal 120  1000 -5500  5500 -5500))
      (outline (path signal 120  -250 -1500  -250 -3000))
      (outline (path signal 120  5500 1000  1000 1000))
      (outline (path signal 120  6750 -3000  6750 -1500))
      (outline (path signal 100  5265.56 -2250  5183.92 -2817.85  4945.6 -3339.7  4569.91 -3773.26
            4087.3 -4083.42  3536.84 -4245.05  2963.16 -4245.05  2412.7 -4083.42
            1930.09 -3773.26  1554.4 -3339.7  1316.08 -2817.85  1234.44 -2250
            1316.08 -1682.15  1554.4 -1160.3  1930.09 -726.738  2412.7 -416.578
            2963.16 -254.951  3536.84 -254.951  4087.3 -416.578  4569.91 -726.738
            4945.6 -1160.3  5183.92 -1682.15  5265.56 -2250))
      (pin Round[A]Pad_2000_um (rotate 90) 2 0 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1 0 0)
      (pin Round[A]Pad_2000_um (rotate 90) 2@1 6500 -4500)
      (pin Round[A]Pad_2000_um (rotate 90) 1@1 6500 0)
    )
    (image "Package_DIP:DIP-40_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -49850  16800 1600))
      (outline (path signal 50  -1550 -49850  16800 -49850))
      (outline (path signal 50  -1550 1600  -1550 -49850))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -49650  16570 1390))
      (outline (path signal 120  -1330 -49650  16570 -49650))
      (outline (path signal 120  -1330 1390  -1330 -49650))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -49590  14080 1330))
      (outline (path signal 120  1160 -49590  14080 -49590))
      (outline (path signal 120  1160 1330  1160 -49590))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -49590  16510 1330))
      (outline (path signal 100  -1270 -49590  16510 -49590))
      (outline (path signal 100  -1270 1330  -1270 -49590))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -49530  255 270))
      (outline (path signal 100  14985 -49530  255 -49530))
      (outline (path signal 100  14985 1270  14985 -49530))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -48260)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -45720)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -43180)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -40640)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -38100)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -35560)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 28 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 29 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 30 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 31 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 32 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 33 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 34 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 15 0 -35560)
      (pin Oval[A]Pad_1600x1600_um 35 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 16 0 -38100)
      (pin Oval[A]Pad_1600x1600_um 36 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 17 0 -40640)
      (pin Oval[A]Pad_1600x1600_um 37 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 0 -43180)
      (pin Oval[A]Pad_1600x1600_um 38 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 19 0 -45720)
      (pin Oval[A]Pad_1600x1600_um 39 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 20 0 -48260)
      (pin Oval[A]Pad_1600x1600_um 40 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 50  16800 1600  -1550 1600))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  1255 1270  14985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image "Package_DIP:DIP-28_W15.24mm_Socket::1"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  8950 1390  -1330 1390))
      (outline (path signal 120  8950 -16630  8950 1390))
      (outline (path signal 120  -1330 -16630  8950 -16630))
      (outline (path signal 120  -1330 1390  -1330 -16630))
      (outline (path signal 120  6460 1330  4810 1330))
      (outline (path signal 120  6460 -16570  6460 1330))
      (outline (path signal 120  1160 -16570  6460 -16570))
      (outline (path signal 120  1160 1330  1160 -16570))
      (outline (path signal 120  2810 1330  1160 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 14 7620 0)
    )
    (padstack Round[A]Pad_1300_um
      (shape (circle F.Cu 1300))
      (shape (circle B.Cu 1300))
      (attach off)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Round[A]Pad_1800_um
      (shape (circle F.Cu 1800))
      (shape (circle B.Cu 1800))
      (attach off)
    )
    (padstack Round[A]Pad_2000_um
      (shape (circle F.Cu 2000))
      (shape (circle B.Cu 2000))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Rect[A]Pad_2000x2000_um
      (shape (rect F.Cu -1000 -1000 1000 1000))
      (shape (rect B.Cu -1000 -1000 1000 1000))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1800x1800_um
      (shape (rect F.Cu -900 -900 900 900))
      (shape (rect B.Cu -900 -900 900 900))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net GND
      (pins C1-1 C2-2 C3-1 C4-2 C5-1 C6-2 C7-1 C8-2 C9-1 C10-2 C11-2 C12-2 C13-2 C14-2
        J1-4 J2-3 J2-4 J2-31 J2-32 J3-3 J3-4 J3-31 J3-32 J4-32 J4-31 J4-4 J4-3 J5-32
        J5-31 J5-4 J5-3 R1-2 U7-3 U6-12 X1-7 C15-1 SW1-2 SW1-2@1 U1-21 U2-22 U2-14
        U3-22 U3-14 U4-14 U4-22 U5-7)
    )
    (net +5V
      (pins C1-2 C2-1 C3-2 C4-1 C5-2 C6-1 C7-2 C8-1 C9-2 C10-1 C11-1 C12-1 C13-1 C14-1
        J1-1 J2-1 J2-2 J2-29 J2-30 J3-1 J3-2 J3-29 J3-30 J4-30 J4-29 J4-2 J4-1 J5-30
        J5-29 J5-2 J5-1 R2-2 R3-2 RN1-1 U7-2 U6-24 X1-14 C15-2 U1-8 U1-38 U2-28 U3-28
        U4-28 U4-27 U5-14)
    )
    (net "Net-(D1-Pad1)"
      (pins D1-1 R1-1)
    )
    (net ~RES
      (pins D1-2 J2-23 J3-23 J4-23 J5-23 U7-1 SW1-1 SW1-1@1 U1-40)
    )
    (net USB_D+
      (pins J1-2 J2-26 J3-26 J4-26 J5-26)
    )
    (net "USB_D-"
      (pins J1-3 J2-28 J3-28 J4-28 J5-28)
    )
    (net /A0
      (pins J2-5 J3-5 J4-5 J5-5 U1-9 U2-10 U3-10 U4-10)
    )
    (net /D0
      (pins J2-6 J3-6 J4-6 J5-6 U1-33 U2-11 U3-11 U4-11)
    )
    (net /A1
      (pins J2-7 J3-7 J4-7 J5-7 U1-10 U2-9 U3-9 U4-9)
    )
    (net /D1
      (pins J2-8 J3-8 J4-8 J5-8 U1-32 U2-12 U3-12 U4-12)
    )
    (net /A2
      (pins J2-9 J3-9 J4-9 J5-9 U1-11 U2-8 U3-8 U4-8)
    )
    (net /D2
      (pins J2-10 J3-10 J4-10 J5-10 U1-31 U2-13 U3-13 U4-13)
    )
    (net /A3
      (pins J2-11 J3-11 J4-11 J5-11 U1-12 U2-7 U3-7 U4-7)
    )
    (net /D3
      (pins J2-12 J3-12 J4-12 J5-12 U1-30 U2-15 U3-15 U4-15)
    )
    (net /A4
      (pins J2-13 J3-13 J4-13 J5-13 U1-13 U2-6 U3-6 U4-6)
    )
    (net /D4
      (pins J2-14 J3-14 J4-14 J5-14 U1-29 U2-16 U3-16 U4-16)
    )
    (net /A5
      (pins J2-15 J3-15 J4-15 J5-15 U1-14 U2-5 U3-5 U4-5)
    )
    (net /D5
      (pins J2-16 J3-16 J4-16 J5-16 U1-28 U2-17 U3-17 U4-17)
    )
    (net ~PORT0_CS
      (pins J2-17 U6-20)
    )
    (net /D6
      (pins J2-18 J3-18 J4-18 J5-18 U1-27 U2-18 U3-18 U4-18)
    )
    (net R~W
      (pins J2-19 J3-19 J4-19 J5-19 U6-13 U1-34 U2-27 U3-27)
    )
    (net /D7
      (pins J2-20 J3-20 J4-20 J5-20 U1-26 U2-19 U3-19 U4-19)
    )
    (net CLK
      (pins J2-21 J3-21 J4-21 J5-21 U6-1 X1-8 U1-37)
    )
    (net PORT0_IRQ_PULLUP
      (pins J2-22 J6-1 U5-1)
    )
    (net PORT0_NMI_PULLUP
      (pins J2-24 J6-3 U5-9)
    )
    (net FUTURE0
      (pins J2-25 J3-25 J4-25 J5-25 U6-16)
    )
    (net FUTURE1
      (pins J2-27 J3-27 J4-27 J5-27 U6-15)
    )
    (net ~PORT2_CS
      (pins J3-17 U6-18)
    )
    (net PORT2_IRQ_PULLUP
      (pins J3-22 J6-9 U5-4)
    )
    (net PORT2_NMI_PULLUP
      (pins J3-24 J6-11 U5-12)
    )
    (net PORT1_NMI_PULLUP
      (pins J4-24 J6-7 U5-10)
    )
    (net PORT1_IRQ_PULLUP
      (pins J4-22 J6-5 U5-2)
    )
    (net ~PORT1_CS
      (pins J4-17 U6-19)
    )
    (net PORT3_NMI_PULLUP
      (pins J5-24 J6-15 U5-13)
    )
    (net PORT3_IRQ_PULLUP
      (pins J5-22 J6-13 U5-5)
    )
    (net ~PORT3_CS
      (pins J5-17 U6-17)
    )
    (net "Net-(J6-Pad2)"
      (pins RN1-2 J6-2)
    )
    (net "Net-(J6-Pad4)"
      (pins RN1-3 J6-4)
    )
    (net "Net-(J6-Pad6)"
      (pins RN1-4 J6-6)
    )
    (net "Net-(J6-Pad8)"
      (pins RN1-5 J6-8)
    )
    (net "Net-(J6-Pad10)"
      (pins RN1-6 J6-10)
    )
    (net "Net-(J6-Pad12)"
      (pins RN1-7 J6-12)
    )
    (net "Net-(J6-Pad14)"
      (pins RN1-8 J6-14)
    )
    (net "Net-(J6-Pad16)"
      (pins RN1-9 J6-16)
    )
    (net "Net-(U1-Pad1)"
      (pins U1-1)
    )
    (net /A12
      (pins U6-8 U1-22 U2-2 U3-2 U4-2)
    )
    (net "Net-(U1-Pad3)"
      (pins U1-3)
    )
    (net /A13
      (pins U6-9 U1-23 U2-26 U3-26 U4-26)
    )
    (net ~IRQ
      (pins U1-4 U5-6)
    )
    (net /A14
      (pins U6-10 U1-24 U2-1 U3-1 U4-1)
    )
    (net "Net-(U1-Pad5)"
      (pins U1-5)
    )
    (net /A15
      (pins U6-11 U1-25)
    )
    (net ~NMI
      (pins U1-6 U5-8)
    )
    (net "Net-(U1-Pad7)"
      (pins U1-7)
    )
    (net /A6
      (pins U6-2 U1-15 U2-4 U3-4 U4-4)
    )
    (net "Net-(U1-Pad35)"
      (pins U1-35)
    )
    (net /A7
      (pins U6-3 U1-16 U2-3 U3-3 U4-3)
    )
    (net /A8
      (pins U6-4 U1-17 U2-25 U3-25 U4-25)
    )
    (net /A9
      (pins U6-5 U1-18 U2-24 U3-24 U4-24)
    )
    (net /A10
      (pins U6-6 U1-19 U2-21 U3-21 U4-21)
    )
    (net "Net-(U1-Pad39)"
      (pins U1-39)
    )
    (net /A11
      (pins U6-7 U1-20 U2-23 U3-23 U4-23)
    )
    (net ~RAM2_CS
      (pins U6-21 U3-20)
    )
    (net ~RAM1_CS
      (pins U6-22 U2-20)
    )
    (net ~ROM_CS
      (pins U6-23 U4-20)
    )
    (net "Net-(X1-Pad1)"
      (pins X1-1)
    )
    (net "Net-(R2-Pad1)"
      (pins R2-1 U1-2)
    )
    (net "Net-(R3-Pad1)"
      (pins R3-1 U1-36)
    )
    (net "Net-(U6-Pad14)"
      (pins U6-14)
    )
    (class kicad_default "" /A0 /A1 /A10 /A11 /A12 /A13 /A14 /A15 /A2 /A3
      /A4 /A5 /A6 /A7 /A8 /A9 /D0 /D1 /D2 /D3 /D4 /D5 /D6 /D7 CLK FUTURE0
      FUTURE1 "Net-(D1-Pad1)" "Net-(J6-Pad10)" "Net-(J6-Pad12)" "Net-(J6-Pad14)"
      "Net-(J6-Pad16)" "Net-(J6-Pad2)" "Net-(J6-Pad4)" "Net-(J6-Pad6)" "Net-(J6-Pad8)"
      "Net-(R2-Pad1)" "Net-(R3-Pad1)" "Net-(U1-Pad1)" "Net-(U1-Pad3)" "Net-(U1-Pad35)"
      "Net-(U1-Pad39)" "Net-(U1-Pad5)" "Net-(U1-Pad7)" "Net-(U6-Pad14)" "Net-(X1-Pad1)"
      PORT0_IRQ_PULLUP PORT0_NMI_PULLUP PORT1_IRQ_PULLUP PORT1_NMI_PULLUP
      PORT2_IRQ_PULLUP PORT2_NMI_PULLUP PORT3_IRQ_PULLUP PORT3_NMI_PULLUP
      R~W USB_D+ "USB_D-" ~IRQ ~NMI ~PORT0_CS ~PORT1_CS ~PORT2_CS ~PORT3_CS
      ~RAM1_CS ~RAM2_CS ~RES ~ROM_CS
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 154)
        (clearance 200.1)
      )
    )
    (class Power +5V GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 300)
        (clearance 300.1)
      )
    )
  )
  (wiring
  )
)
