{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1579596067173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1579596067178 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 21 16:41:07 2020 " "Processing started: Tue Jan 21 16:41:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1579596067178 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596067178 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_apb -c uart_apb " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_apb -c uart_apb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596067178 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1579596068017 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1579596068017 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_dp.v(40) " "Verilog HDL warning at apb_rx_dp.v(40): extended using \"x\" or \"z\"" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 40 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_dp.v(55) " "Verilog HDL warning at apb_rx_dp.v(55): extended using \"x\" or \"z\"" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075834 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_dp.v(56) " "Verilog HDL warning at apb_rx_dp.v(56): extended using \"x\" or \"z\"" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "apb_rx_dp.v(38) " "Verilog HDL information at apb_rx_dp.v(38): always construct contains both blocking and non-blocking assignments" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1579596075835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_apb/apb_rx/apb_rx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_apb/apb_rx/apb_rx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_rx_dp " "Found entity 1: apb_rx_dp" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075836 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(55) " "Verilog HDL warning at apb_rx_cp.v(55): extended using \"x\" or \"z\"" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 55 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075841 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(73) " "Verilog HDL warning at apb_rx_cp.v(73): extended using \"x\" or \"z\"" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 73 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075841 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(79) " "Verilog HDL warning at apb_rx_cp.v(79): extended using \"x\" or \"z\"" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 79 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075841 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(85) " "Verilog HDL warning at apb_rx_cp.v(85): extended using \"x\" or \"z\"" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 85 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075841 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(91) " "Verilog HDL warning at apb_rx_cp.v(91): extended using \"x\" or \"z\"" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075841 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_rx_cp.v(96) " "Verilog HDL warning at apb_rx_cp.v(96): extended using \"x\" or \"z\"" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 96 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_apb/apb_rx/apb_rx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_apb/apb_rx/apb_rx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_rx_cp " "Found entity 1: apb_rx_cp" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_apb/apb_rx/apb_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_apb/apb_rx/apb_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_rx " "Found entity 1: apb_rx" {  } { { "../apb_rx/apb_rx.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075848 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_dp.v(34) " "Verilog HDL warning at apb_tx_dp.v(34): extended using \"x\" or \"z\"" {  } { { "../apb_tx/apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v" 34 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_dp.v(47) " "Verilog HDL warning at apb_tx_dp.v(47): extended using \"x\" or \"z\"" {  } { { "../apb_tx/apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075853 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_dp.v(48) " "Verilog HDL warning at apb_tx_dp.v(48): extended using \"x\" or \"z\"" {  } { { "../apb_tx/apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v" 48 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_apb/apb_tx/apb_tx_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_apb/apb_tx/apb_tx_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx_dp " "Found entity 1: apb_tx_dp" {  } { { "../apb_tx/apb_tx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_dp.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075854 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(56) " "Verilog HDL warning at apb_tx_cp.v(56): extended using \"x\" or \"z\"" {  } { { "../apb_tx/apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 56 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075858 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(77) " "Verilog HDL warning at apb_tx_cp.v(77): extended using \"x\" or \"z\"" {  } { { "../apb_tx/apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 77 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075859 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(84) " "Verilog HDL warning at apb_tx_cp.v(84): extended using \"x\" or \"z\"" {  } { { "../apb_tx/apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 84 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075859 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(91) " "Verilog HDL warning at apb_tx_cp.v(91): extended using \"x\" or \"z\"" {  } { { "../apb_tx/apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 91 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075859 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(98) " "Verilog HDL warning at apb_tx_cp.v(98): extended using \"x\" or \"z\"" {  } { { "../apb_tx/apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075859 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "apb_tx_cp.v(104) " "Verilog HDL warning at apb_tx_cp.v(104): extended using \"x\" or \"z\"" {  } { { "../apb_tx/apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 104 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_apb/apb_tx/apb_tx_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_apb/apb_tx/apb_tx_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx_cp " "Found entity 1: apb_tx_cp" {  } { { "../apb_tx/apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/uart_apb/apb_tx/apb_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/uart_apb/apb_tx/apb_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 apb_tx " "Found entity 1: apb_tx" {  } { { "../apb_tx/apb_tx.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/register.v 6 6 " "Found 6 design units, including 6 entities, in source file /verilog/aessentials/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 REG " "Found entity 1: REG" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075875 ""} { "Info" "ISGN_ENTITY_NAME" "2 LatchN " "Found entity 2: LatchN" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075875 ""} { "Info" "ISGN_ENTITY_NAME" "3 LatchN_gate " "Found entity 3: LatchN_gate" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075875 ""} { "Info" "ISGN_ENTITY_NAME" "4 SyncRegN " "Found entity 4: SyncRegN" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075875 ""} { "Info" "ISGN_ENTITY_NAME" "5 PipeRegS " "Found entity 5: PipeRegS" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075875 ""} { "Info" "ISGN_ENTITY_NAME" "6 PipeReg " "Found entity 6: PipeReg" {  } { { "../../aESSENTIALS/REGISTER.v" "" { Text "D:/Verilog/aESSENTIALS/REGISTER.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/mux.v 9 9 " "Found 9 design units, including 9 entities, in source file /verilog/aessentials/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1 " "Found entity 1: MUX3to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075888 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUX4to1 " "Found entity 2: MUX4to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075888 ""} { "Info" "ISGN_ENTITY_NAME" "3 MUX5to1 " "Found entity 3: MUX5to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075888 ""} { "Info" "ISGN_ENTITY_NAME" "4 MUX6to1 " "Found entity 4: MUX6to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075888 ""} { "Info" "ISGN_ENTITY_NAME" "5 MUX7to1 " "Found entity 5: MUX7to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 95 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075888 ""} { "Info" "ISGN_ENTITY_NAME" "6 MUX8to1 " "Found entity 6: MUX8to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075888 ""} { "Info" "ISGN_ENTITY_NAME" "7 MUX9to1 " "Found entity 7: MUX9to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075888 ""} { "Info" "ISGN_ENTITY_NAME" "8 MUX10to1 " "Found entity 8: MUX10to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075888 ""} { "Info" "ISGN_ENTITY_NAME" "9 MUX16to1 " "Found entity 9: MUX16to1" {  } { { "../../aESSENTIALS/MUX.v" "" { Text "D:/Verilog/aESSENTIALS/MUX.v" 191 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/verilog/aessentials/baud_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /verilog/aessentials/baud_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 baud_counter " "Found entity 1: baud_counter" {  } { { "../../aESSENTIALS/baud_counter.v" "" { Text "D:/Verilog/aESSENTIALS/baud_counter.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_apb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_apb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_apb " "Found entity 1: uart_apb" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075900 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_apb_cp.v(44) " "Verilog HDL warning at uart_apb_cp.v(44): extended using \"x\" or \"z\"" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 44 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075905 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_apb_cp.v(53) " "Verilog HDL warning at uart_apb_cp.v(53): extended using \"x\" or \"z\"" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 53 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075905 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_apb_cp.v(61) " "Verilog HDL warning at uart_apb_cp.v(61): extended using \"x\" or \"z\"" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 61 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_apb_cp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_apb_cp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_apb_cp " "Found entity 1: uart_apb_cp" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075907 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_apb_dp.v(66) " "Verilog HDL warning at uart_apb_dp.v(66): extended using \"x\" or \"z\"" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 66 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075911 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_apb_dp.v(68) " "Verilog HDL warning at uart_apb_dp.v(68): extended using \"x\" or \"z\"" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 68 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_apb_dp.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_apb_dp.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_apb_dp " "Found entity 1: uart_apb_dp" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075913 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(210) " "Verilog HDL warning at uart_tb.v(210): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 210 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075917 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(215) " "Verilog HDL warning at uart_tb.v(215): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 215 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(220) " "Verilog HDL warning at uart_tb.v(220): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 220 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(250) " "Verilog HDL warning at uart_tb.v(250): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(255) " "Verilog HDL warning at uart_tb.v(255): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 255 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(260) " "Verilog HDL warning at uart_tb.v(260): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 260 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(292) " "Verilog HDL warning at uart_tb.v(292): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 292 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(297) " "Verilog HDL warning at uart_tb.v(297): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 297 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(302) " "Verilog HDL warning at uart_tb.v(302): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 302 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(320) " "Verilog HDL warning at uart_tb.v(320): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(339) " "Verilog HDL warning at uart_tb.v(339): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 339 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(344) " "Verilog HDL warning at uart_tb.v(344): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 344 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "uart_tb.v(349) " "Verilog HDL warning at uart_tb.v(349): extended using \"x\" or \"z\"" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 349 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1579596075918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tb " "Found entity 1: uart_tb" {  } { { "uart_tb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1579596075920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075920 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_apb " "Elaborating entity \"uart_apb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1579596075960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_apb_cp uart_apb_cp:cp " "Elaborating entity \"uart_apb_cp\" for hierarchy \"uart_apb_cp:cp\"" {  } { { "uart_apb.v" "cp" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596075963 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "uart_apb_cp.v(61) " "Verilog HDL Casex/Casez warning at uart_apb_cp.v(61): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 61 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "uart_apb_cp.v(41) " "Verilog HDL warning at uart_apb_cp.v(41): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_apb_cp.v(41) " "Verilog HDL Case Statement warning at uart_apb_cp.v(41): incomplete case statement has no default case item" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ready uart_apb_cp.v(41) " "Verilog HDL Always Construct warning at uart_apb_cp.v(41): inferring latch(es) for variable \"ready\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_ops uart_apb_cp.v(41) " "Verilog HDL Always Construct warning at uart_apb_cp.v(41): inferring latch(es) for variable \"sel_ops\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_tr uart_apb_cp.v(41) " "Verilog HDL Always Construct warning at uart_apb_cp.v(41): inferring latch(es) for variable \"sel_tr\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_mode uart_apb_cp.v(41) " "Verilog HDL Always Construct warning at uart_apb_cp.v(41): inferring latch(es) for variable \"sel_mode\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_baud uart_apb_cp.v(41) " "Verilog HDL Always Construct warning at uart_apb_cp.v(41): inferring latch(es) for variable \"sel_baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_baud uart_apb_cp.v(41) " "Inferred latch for \"sel_baud\" at uart_apb_cp.v(41)" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_mode uart_apb_cp.v(41) " "Inferred latch for \"sel_mode\" at uart_apb_cp.v(41)" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_tr uart_apb_cp.v(41) " "Inferred latch for \"sel_tr\" at uart_apb_cp.v(41)" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_ops uart_apb_cp.v(41) " "Inferred latch for \"sel_ops\" at uart_apb_cp.v(41)" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ready uart_apb_cp.v(41) " "Inferred latch for \"ready\" at uart_apb_cp.v(41)" {  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075964 "|uart_apb|uart_apb_cp:cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_apb_dp uart_apb_dp:dp " "Elaborating entity \"uart_apb_dp\" for hierarchy \"uart_apb_dp:dp\"" {  } { { "uart_apb.v" "dp" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596075966 ""}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "uart_apb_dp.v(74) " "Verilog HDL Casex/Casez warning at uart_apb_dp.v(74): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 74 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1579596075966 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart_apb_dp.v(84) " "Verilog HDL Case Statement warning at uart_apb_dp.v(84): case item expression covers a value already covered by a previous case item" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 84 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075966 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "uart_apb_dp.v(90) " "Verilog HDL Case Statement warning at uart_apb_dp.v(90): case item expression covers a value already covered by a previous case item" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 90 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075966 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "uart_apb_dp.v(97) " "Verilog HDL Casex/Casez warning at uart_apb_dp.v(97): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 97 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1579596075968 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "uart_apb_dp.v(100) " "Verilog HDL Casex/Casez warning at uart_apb_dp.v(100): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 100 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1579596075968 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "uart_apb_dp.v(103) " "Verilog HDL Casex/Casez warning at uart_apb_dp.v(103): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 103 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1579596075968 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "uart_apb_dp.v(58) " "Verilog HDL warning at uart_apb_dp.v(58): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1579596075968 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uart_apb_dp.v(58) " "Verilog HDL Case Statement warning at uart_apb_dp.v(58): incomplete case statement has no default case item" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075968 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_rx uart_apb_dp.v(58) " "Verilog HDL Always Construct warning at uart_apb_dp.v(58): inferring latch(es) for variable \"sel_rx\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075969 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sel_tx uart_apb_dp.v(58) " "Verilog HDL Always Construct warning at uart_apb_dp.v(58): inferring latch(es) for variable \"sel_tx\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075969 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "set uart_apb_dp.v(58) " "Verilog HDL Always Construct warning at uart_apb_dp.v(58): inferring latch(es) for variable \"set\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075969 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_en uart_apb_dp.v(58) " "Verilog HDL Always Construct warning at uart_apb_dp.v(58): inferring latch(es) for variable \"rx_en\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075969 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "din uart_apb_dp.v(58) " "Verilog HDL Always Construct warning at uart_apb_dp.v(58): inferring latch(es) for variable \"din\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075969 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "mode uart_apb_dp.v(58) " "Verilog HDL Always Construct warning at uart_apb_dp.v(58): inferring latch(es) for variable \"mode\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075969 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "baud uart_apb_dp.v(58) " "Verilog HDL Always Construct warning at uart_apb_dp.v(58): inferring latch(es) for variable \"baud\", which holds its previous value in one or more paths through the always construct" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075969 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "tr_mode 0 uart_apb_dp.v(38) " "Net \"tr_mode\" at uart_apb_dp.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1579596075970 "|uart_apb|uart_apb_dp:dp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "read_data uart_apb_dp.v(30) " "Output port \"read_data\" at uart_apb_dp.v(30) has no driver" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1579596075970 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[0\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[0\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075971 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[1\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[1\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075971 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[2\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[2\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075971 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[3\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[3\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075971 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[4\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[4\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075971 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[5\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[5\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075971 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[6\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[6\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075971 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[7\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[7\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075972 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[8\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[8\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075972 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[9\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[9\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075972 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[10\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[10\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075972 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[11\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[11\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075972 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[12\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[12\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075972 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[13\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[13\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075972 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[14\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[14\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075972 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[15\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[15\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075973 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[16\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[16\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075973 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[17\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[17\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075973 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[18\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[18\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075973 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "baud\[19\] uart_apb_dp.v(58) " "Inferred latch for \"baud\[19\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075973 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mode uart_apb_dp.v(58) " "Inferred latch for \"mode\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075973 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[0\] uart_apb_dp.v(58) " "Inferred latch for \"din\[0\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075973 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[1\] uart_apb_dp.v(58) " "Inferred latch for \"din\[1\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075973 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[2\] uart_apb_dp.v(58) " "Inferred latch for \"din\[2\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075973 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[3\] uart_apb_dp.v(58) " "Inferred latch for \"din\[3\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075974 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[4\] uart_apb_dp.v(58) " "Inferred latch for \"din\[4\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075974 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[5\] uart_apb_dp.v(58) " "Inferred latch for \"din\[5\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075974 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[6\] uart_apb_dp.v(58) " "Inferred latch for \"din\[6\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075974 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[7\] uart_apb_dp.v(58) " "Inferred latch for \"din\[7\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075974 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[8\] uart_apb_dp.v(58) " "Inferred latch for \"din\[8\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075974 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "din\[9\] uart_apb_dp.v(58) " "Inferred latch for \"din\[9\]\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075974 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_en uart_apb_dp.v(58) " "Inferred latch for \"rx_en\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075974 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "set uart_apb_dp.v(58) " "Inferred latch for \"set\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075974 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_tx uart_apb_dp.v(58) " "Inferred latch for \"sel_tx\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075975 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sel_rx uart_apb_dp.v(58) " "Inferred latch for \"sel_rx\" at uart_apb_dp.v(58)" {  } { { "uart_apb_dp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_dp.v" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075975 "|uart_apb|uart_apb_dp:dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_rx apb_rx:apb_rx " "Elaborating entity \"apb_rx\" for hierarchy \"apb_rx:apb_rx\"" {  } { { "uart_apb.v" "apb_rx" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596075988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_rx_cp apb_rx:apb_rx\|apb_rx_cp:rx_cp " "Elaborating entity \"apb_rx_cp\" for hierarchy \"apb_rx:apb_rx\|apb_rx_cp:rx_cp\"" {  } { { "../apb_rx/apb_rx.v" "rx_cp" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596075991 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 apb_rx_cp.v(38) " "Verilog HDL assignment warning at apb_rx_cp.v(38): truncated value with size 32 to match size of target (10)" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579596075993 "|uart_apb|apb_rx:apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(59) " "Verilog HDL Case Statement warning at apb_rx_cp.v(59): case item expression covers a value already covered by a previous case item" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 59 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075993 "|uart_apb|apb_rx:apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(65) " "Verilog HDL Case Statement warning at apb_rx_cp.v(65): case item expression covers a value already covered by a previous case item" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075993 "|uart_apb|apb_rx:apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(71) " "Verilog HDL Case Statement warning at apb_rx_cp.v(71): case item expression covers a value already covered by a previous case item" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 71 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075993 "|uart_apb|apb_rx:apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(77) " "Verilog HDL Case Statement warning at apb_rx_cp.v(77): case item expression covers a value already covered by a previous case item" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 77 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075993 "|uart_apb|apb_rx:apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(83) " "Verilog HDL Case Statement warning at apb_rx_cp.v(83): case item expression covers a value already covered by a previous case item" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 83 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075993 "|uart_apb|apb_rx:apb_rx|apb_rx_cp:rx_cp"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "apb_rx_cp.v(89) " "Verilog HDL Case Statement warning at apb_rx_cp.v(89): case item expression covers a value already covered by a previous case item" {  } { { "../apb_rx/apb_rx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_cp.v" 89 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1579596075993 "|uart_apb|apb_rx:apb_rx|apb_rx_cp:rx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_rx_dp apb_rx:apb_rx\|apb_rx_dp:rx_dp " "Elaborating entity \"apb_rx_dp\" for hierarchy \"apb_rx:apb_rx\|apb_rx_dp:rx_dp\"" {  } { { "../apb_rx/apb_rx.v" "rx_dp" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596075996 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rx_data apb_rx_dp.v(38) " "Verilog HDL Always Construct warning at apb_rx_dp.v(38): inferring latch(es) for variable \"rx_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[0\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[0\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[1\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[1\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[2\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[2\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[3\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[3\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[4\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[4\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[5\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[5\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[6\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[6\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[7\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[7\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[8\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[8\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[9\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[9\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[10\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[10\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[11\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[11\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[12\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[12\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[13\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[13\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[14\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[14\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[15\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[15\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[16\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[16\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[17\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[17\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[18\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[18\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075997 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[19\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[19\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[20\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[20\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[21\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[21\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[22\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[22\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[23\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[23\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[24\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[24\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[25\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[25\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[26\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[26\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[27\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[27\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[28\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[28\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[29\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[29\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[30\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[30\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rx_data\[31\] apb_rx_dp.v(38) " "Inferred latch for \"rx_data\[31\]\" at apb_rx_dp.v(38)" {  } { { "../apb_rx/apb_rx_dp.v" "" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx_dp.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596075998 "|uart_apb|apb_rx:apb_rx|apb_rx_dp:rx_dp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "baud_counter apb_rx:apb_rx\|baud_counter:baud_counter " "Elaborating entity \"baud_counter\" for hierarchy \"apb_rx:apb_rx\|baud_counter:baud_counter\"" {  } { { "../apb_rx/apb_rx.v" "baud_counter" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596076001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg apb_rx:apb_rx\|PipeReg:bit_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"apb_rx:apb_rx\|PipeReg:bit_cnt\"" {  } { { "../apb_rx/apb_rx.v" "bit_cnt" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596076004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PipeReg apb_rx:apb_rx\|PipeReg:baud_cnt " "Elaborating entity \"PipeReg\" for hierarchy \"apb_rx:apb_rx\|PipeReg:baud_cnt\"" {  } { { "../apb_rx/apb_rx.v" "baud_cnt" { Text "D:/Verilog/uart_apb/apb_rx/apb_rx.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596076008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_tx apb_tx:apb_tx " "Elaborating entity \"apb_tx\" for hierarchy \"apb_tx:apb_tx\"" {  } { { "uart_apb.v" "apb_tx" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596076012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_tx_cp apb_tx:apb_tx\|apb_tx_cp:tx_cp " "Elaborating entity \"apb_tx_cp\" for hierarchy \"apb_tx:apb_tx\|apb_tx_cp:tx_cp\"" {  } { { "../apb_tx/apb_tx.v" "tx_cp" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596076016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 apb_tx_cp.v(39) " "Verilog HDL assignment warning at apb_tx_cp.v(39): truncated value with size 32 to match size of target (10)" {  } { { "../apb_tx/apb_tx_cp.v" "" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx_cp.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1579596076017 "|uart_apb|apb_tx:apb_tx|apb_tx_cp:tx_cp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "apb_tx_dp apb_tx:apb_tx\|apb_tx_dp:tx_dp " "Elaborating entity \"apb_tx_dp\" for hierarchy \"apb_tx:apb_tx\|apb_tx_dp:tx_dp\"" {  } { { "../apb_tx/apb_tx.v" "tx_dp" { Text "D:/Verilog/uart_apb/apb_tx/apb_tx.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596076020 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1579596076415 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_apb_cp:cp\|ready " "Latch uart_apb_cp:cp\|ready has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA rstn " "Ports D and ENA on the latch are fed by the same signal rstn" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1579596076420 ""}  } { { "uart_apb_cp.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb_cp.v" 18 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1579596076420 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[0\] GND " "Pin \"read_data\[0\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[1\] GND " "Pin \"read_data\[1\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[2\] GND " "Pin \"read_data\[2\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[3\] GND " "Pin \"read_data\[3\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[4\] GND " "Pin \"read_data\[4\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[5\] GND " "Pin \"read_data\[5\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[6\] GND " "Pin \"read_data\[6\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[7\] GND " "Pin \"read_data\[7\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[8\] GND " "Pin \"read_data\[8\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[9\] GND " "Pin \"read_data\[9\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[10\] GND " "Pin \"read_data\[10\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[11\] GND " "Pin \"read_data\[11\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[12\] GND " "Pin \"read_data\[12\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[13\] GND " "Pin \"read_data\[13\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[14\] GND " "Pin \"read_data\[14\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[15\] GND " "Pin \"read_data\[15\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[16\] GND " "Pin \"read_data\[16\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[17\] GND " "Pin \"read_data\[17\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[18\] GND " "Pin \"read_data\[18\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[19\] GND " "Pin \"read_data\[19\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[20\] GND " "Pin \"read_data\[20\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[21\] GND " "Pin \"read_data\[21\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[22\] GND " "Pin \"read_data\[22\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[23\] GND " "Pin \"read_data\[23\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[24\] GND " "Pin \"read_data\[24\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[25\] GND " "Pin \"read_data\[25\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[26\] GND " "Pin \"read_data\[26\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[27\] GND " "Pin \"read_data\[27\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[28\] GND " "Pin \"read_data\[28\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[29\] GND " "Pin \"read_data\[29\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[30\] GND " "Pin \"read_data\[30\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "read_data\[31\] GND " "Pin \"read_data\[31\]\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|read_data[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_en GND " "Pin \"tx_en\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|tx_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "tx_out VCC " "Pin \"tx_out\" is stuck at VCC" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|tx_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "rx_en GND " "Pin \"rx_en\" is stuck at GND" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1579596076427 "|uart_apb|rx_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1579596076427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1579596076492 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1579596076645 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Verilog/uart_apb/uart_apb/output_files/uart_apb.map.smsg " "Generated suppressed messages file D:/Verilog/uart_apb/uart_apb/output_files/uart_apb.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596076681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1579596076779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1579596076779 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_control " "No output dependent on input pin \"write_control\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 21 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_control"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[0\] " "No output dependent on input pin \"write_data\[0\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[1\] " "No output dependent on input pin \"write_data\[1\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[2\] " "No output dependent on input pin \"write_data\[2\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[3\] " "No output dependent on input pin \"write_data\[3\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[4\] " "No output dependent on input pin \"write_data\[4\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[5\] " "No output dependent on input pin \"write_data\[5\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[6\] " "No output dependent on input pin \"write_data\[6\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[7\] " "No output dependent on input pin \"write_data\[7\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[8\] " "No output dependent on input pin \"write_data\[8\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[9\] " "No output dependent on input pin \"write_data\[9\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[10\] " "No output dependent on input pin \"write_data\[10\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[11\] " "No output dependent on input pin \"write_data\[11\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[12\] " "No output dependent on input pin \"write_data\[12\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[13\] " "No output dependent on input pin \"write_data\[13\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[14\] " "No output dependent on input pin \"write_data\[14\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[15\] " "No output dependent on input pin \"write_data\[15\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[16\] " "No output dependent on input pin \"write_data\[16\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[17\] " "No output dependent on input pin \"write_data\[17\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[18\] " "No output dependent on input pin \"write_data\[18\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[19\] " "No output dependent on input pin \"write_data\[19\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[20\] " "No output dependent on input pin \"write_data\[20\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[21\] " "No output dependent on input pin \"write_data\[21\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[21]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[22\] " "No output dependent on input pin \"write_data\[22\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[22]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[23\] " "No output dependent on input pin \"write_data\[23\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[23]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[24\] " "No output dependent on input pin \"write_data\[24\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[24]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[25\] " "No output dependent on input pin \"write_data\[25\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[26\] " "No output dependent on input pin \"write_data\[26\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[26]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[27\] " "No output dependent on input pin \"write_data\[27\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[27]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[28\] " "No output dependent on input pin \"write_data\[28\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[29\] " "No output dependent on input pin \"write_data\[29\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[29]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[30\] " "No output dependent on input pin \"write_data\[30\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[30]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "write_data\[31\] " "No output dependent on input pin \"write_data\[31\]\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|write_data[31]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx_in " "No output dependent on input pin \"rx_in\"" {  } { { "uart_apb.v" "" { Text "D:/Verilog/uart_apb/uart_apb/uart_apb.v" 33 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1579596076814 "|uart_apb|rx_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1579596076814 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "48 " "Implemented 48 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1579596076815 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1579596076815 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1579596076815 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1579596076815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1579596076834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 21 16:41:16 2020 " "Processing ended: Tue Jan 21 16:41:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1579596076834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1579596076834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1579596076834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1579596076834 ""}
