// Seed: 1822085592
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  assign id_1 = id_9;
  assign id_2 = -1 + 1;
  genvar id_10;
  wire id_11;
endmodule
module module_1 (
    input uwire id_0,
    input tri   id_1
);
  assign id_3 = 1'd0 - id_0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  assign id_4 = 1'b0;
  supply0 id_5 = id_1;
  wire id_6;
endmodule
