#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000241a2f529b0 .scope module, "RISC_V_Pr_tb" "RISC_V_Pr_tb" 2 5;
 .timescale -9 -9;
v00000241a2fb1b50_0 .var "clk", 0 0;
v00000241a2fb0d90_0 .var "reset", 0 0;
S_00000241a2ee3ee0 .scope module, "RISCV" "RISC_V_Processor" 2 8, 3 15 0, S_00000241a2f529b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_00000241a2ffd020 .functor AND 1, v00000241a2fafbe0_0, v00000241a2f3e7b0_0, C4<1>, C4<1>;
v00000241a2fb18d0_0 .net "ALUOp", 1 0, v00000241a2faea60_0;  1 drivers
v00000241a2fb0890_0 .net "ALUSrc", 0 0, v00000241a2fafa00_0;  1 drivers
v00000241a2fb11f0_0 .net "ALUresult", 63 0, v00000241a2f3e710_0;  1 drivers
v00000241a2fb0ed0_0 .net "Adder1Out", 63 0, L_00000241a2ffb7a0;  1 drivers
v00000241a2fb0f70_0 .net "Adder2Out", 63 0, L_00000241a2ffb2a0;  1 drivers
v00000241a2fb0a70_0 .net "Branch", 0 0, v00000241a2fafbe0_0;  1 drivers
o00000241a2f53a18 .functor BUFZ 4, C4<zzzz>; HiZ drive
v00000241a2fb0c50_0 .net "Funct", 3 0, o00000241a2f53a18;  0 drivers
v00000241a2fb1970_0 .net "MemRead", 0 0, v00000241a2faf3c0_0;  1 drivers
v00000241a2fb09d0_0 .net "MemWrite", 0 0, v00000241a2faeb00_0;  1 drivers
v00000241a2fb1510_0 .net "MemtoReg", 0 0, v00000241a2fafc80_0;  1 drivers
v00000241a2fb1dd0_0 .net "MuxALUOut", 63 0, L_00000241a2ffb520;  1 drivers
v00000241a2fb0570_0 .net "MuxBranchOut", 63 0, L_00000241a2ffb160;  1 drivers
v00000241a2fb0610_0 .net "MuxMemOut", 63 0, L_00000241a2ffc600;  1 drivers
v00000241a2fb1010_0 .net "Opcode", 6 0, L_00000241a2ffc380;  1 drivers
v00000241a2fb1bf0_0 .net "Operation", 3 0, v00000241a2faf460_0;  1 drivers
v00000241a2fb06b0_0 .net "PC_Out", 63 0, v00000241a2fae240_0;  1 drivers
v00000241a2fb0070_0 .net "ReadData1", 63 0, v00000241a2fb0e30_0;  1 drivers
v00000241a2fb1150_0 .net "ReadData2", 63 0, v00000241a2fb0930_0;  1 drivers
v00000241a2fb1650_0 .net "ReadDataMem", 63 0, v00000241a2f3f7f0_0;  1 drivers
v00000241a2fb1e70_0 .net "RegWrite", 0 0, v00000241a2fae4c0_0;  1 drivers
o00000241a2f54588 .functor BUFZ 64, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000241a2fb1470_0 .net "WriteData", 63 0, o00000241a2f54588;  0 drivers
v00000241a2fb1c90_0 .net "Zero", 0 0, v00000241a2f3e7b0_0;  1 drivers
v00000241a2fb1ab0_0 .net *"_ivl_4", 62 0, L_00000241a2ffbac0;  1 drivers
L_00000241a2fb2920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000241a2fb0110_0 .net *"_ivl_6", 0 0, L_00000241a2fb2920;  1 drivers
v00000241a2fb0b10_0 .net "clk", 0 0, v00000241a2fb1b50_0;  1 drivers
v00000241a2fb16f0_0 .net "funct3", 2 0, L_00000241a2ffb200;  1 drivers
v00000241a2fb1790_0 .net "funct7", 6 0, L_00000241a2ffac60;  1 drivers
v00000241a2fb0750_0 .net "imm_data", 63 0, L_00000241a2fb0390;  1 drivers
v00000241a2fb1830_0 .net "instruction", 31 0, v00000241a2faec40_0;  1 drivers
v00000241a2fb13d0_0 .net "rd", 4 0, L_00000241a2ffc4c0;  1 drivers
v00000241a2fb15b0_0 .net "reset", 0 0, v00000241a2fb0d90_0;  1 drivers
v00000241a2fb0cf0_0 .net "rs1", 4 0, L_00000241a2ffbc00;  1 drivers
v00000241a2fb0bb0_0 .net "rs2", 4 0, L_00000241a2ffb020;  1 drivers
L_00000241a2ffbac0 .part L_00000241a2fb0390, 0, 63;
L_00000241a2ffa9e0 .concat [ 1 63 0 0], L_00000241a2fb2920, L_00000241a2ffbac0;
S_00000241a2ee4070 .scope module, "ALU64" "ALU_64_bit" 3 49, 4 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 4 "ALUOp";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /OUTPUT 1 "Zero";
v00000241a2f3d9f0_0 .net "A", 63 0, v00000241a2fb0e30_0;  alias, 1 drivers
v00000241a2f3f610_0 .net "ALUOp", 3 0, v00000241a2faf460_0;  alias, 1 drivers
v00000241a2f3f110_0 .net "B", 63 0, L_00000241a2ffb520;  alias, 1 drivers
v00000241a2f3e710_0 .var "O", 63 0;
v00000241a2f3e7b0_0 .var "Zero", 0 0;
E_00000241a2f48cd0 .event anyedge, v00000241a2f3f610_0, v00000241a2f3d9f0_0, v00000241a2f3f110_0, v00000241a2f3e710_0;
S_00000241a2ee4200 .scope module, "DMem" "Data_Memory" 3 51, 5 2 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Mem_Addr";
    .port_info 1 /INPUT 64 "WriteData";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
    .port_info 5 /OUTPUT 64 "Read_Data";
v00000241a2f3de50_0 .net "MemRead", 0 0, v00000241a2faf3c0_0;  alias, 1 drivers
v00000241a2f3df90_0 .net "MemWrite", 0 0, v00000241a2faeb00_0;  alias, 1 drivers
v00000241a2f3e850_0 .net "Mem_Addr", 63 0, v00000241a2f3e710_0;  alias, 1 drivers
v00000241a2f3f7f0_0 .var "Read_Data", 63 0;
v00000241a2f3e030_0 .net "WriteData", 63 0, v00000241a2fb0930_0;  alias, 1 drivers
v00000241a2f3f6b0_0 .net "clk", 0 0, v00000241a2fb1b50_0;  alias, 1 drivers
v00000241a2f3ea30 .array "data_mem", 0 63, 7 0;
E_00000241a2f4a6d0 .event anyedge, v00000241a2f3de50_0, v00000241a2f3e710_0;
E_00000241a2f4a810 .event posedge, v00000241a2f3f6b0_0;
S_00000241a2ede930 .scope module, "Igen" "immediate_generator" 3 30, 6 3 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 64 "immed_value";
v00000241a2f3f070_0 .net *"_ivl_1", 0 0, L_00000241a2ffc420;  1 drivers
v00000241a2f3e670_0 .net *"_ivl_10", 51 0, L_00000241a2ffc100;  1 drivers
v00000241a2f3db30_0 .net *"_ivl_13", 6 0, L_00000241a2ffb340;  1 drivers
v00000241a2f3f1b0_0 .net *"_ivl_15", 4 0, L_00000241a2ffaa80;  1 drivers
v00000241a2f3edf0_0 .net *"_ivl_19", 0 0, L_00000241a2ffb8e0;  1 drivers
v00000241a2f3e170_0 .net *"_ivl_2", 51 0, L_00000241a2ffb700;  1 drivers
v00000241a2f3e210_0 .net *"_ivl_20", 51 0, L_00000241a2ffc240;  1 drivers
v00000241a2f3ef30_0 .net *"_ivl_23", 0 0, L_00000241a2ffc560;  1 drivers
v00000241a2f3e350_0 .net *"_ivl_25", 0 0, L_00000241a2ffb0c0;  1 drivers
v00000241a2f3f2f0_0 .net *"_ivl_27", 5 0, L_00000241a2ffb5c0;  1 drivers
v00000241a2f3dbd0_0 .net *"_ivl_29", 3 0, L_00000241a2ffc2e0;  1 drivers
v00000241a2f3e2b0_0 .net *"_ivl_5", 11 0, L_00000241a2ffba20;  1 drivers
v00000241a2f3e490_0 .net *"_ivl_9", 0 0, L_00000241a2ffbb60;  1 drivers
v00000241a2f3dd10_0 .net "immed_value", 63 0, L_00000241a2fb0390;  alias, 1 drivers
v00000241a2fae600_0 .net "instruction", 31 0, v00000241a2faec40_0;  alias, 1 drivers
L_00000241a2ffc420 .part v00000241a2faec40_0, 31, 1;
LS_00000241a2ffb700_0_0 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_4 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_8 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_12 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_16 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_20 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_24 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_28 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_32 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_36 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_40 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_44 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_0_48 .concat [ 1 1 1 1], L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420, L_00000241a2ffc420;
LS_00000241a2ffb700_1_0 .concat [ 4 4 4 4], LS_00000241a2ffb700_0_0, LS_00000241a2ffb700_0_4, LS_00000241a2ffb700_0_8, LS_00000241a2ffb700_0_12;
LS_00000241a2ffb700_1_4 .concat [ 4 4 4 4], LS_00000241a2ffb700_0_16, LS_00000241a2ffb700_0_20, LS_00000241a2ffb700_0_24, LS_00000241a2ffb700_0_28;
LS_00000241a2ffb700_1_8 .concat [ 4 4 4 4], LS_00000241a2ffb700_0_32, LS_00000241a2ffb700_0_36, LS_00000241a2ffb700_0_40, LS_00000241a2ffb700_0_44;
LS_00000241a2ffb700_1_12 .concat [ 4 0 0 0], LS_00000241a2ffb700_0_48;
L_00000241a2ffb700 .concat [ 16 16 16 4], LS_00000241a2ffb700_1_0, LS_00000241a2ffb700_1_4, LS_00000241a2ffb700_1_8, LS_00000241a2ffb700_1_12;
L_00000241a2ffba20 .part v00000241a2faec40_0, 20, 12;
L_00000241a2ffbe80 .concat [ 12 52 0 0], L_00000241a2ffba20, L_00000241a2ffb700;
L_00000241a2ffbb60 .part v00000241a2faec40_0, 31, 1;
LS_00000241a2ffc100_0_0 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_4 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_8 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_12 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_16 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_20 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_24 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_28 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_32 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_36 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_40 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_44 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_0_48 .concat [ 1 1 1 1], L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60, L_00000241a2ffbb60;
LS_00000241a2ffc100_1_0 .concat [ 4 4 4 4], LS_00000241a2ffc100_0_0, LS_00000241a2ffc100_0_4, LS_00000241a2ffc100_0_8, LS_00000241a2ffc100_0_12;
LS_00000241a2ffc100_1_4 .concat [ 4 4 4 4], LS_00000241a2ffc100_0_16, LS_00000241a2ffc100_0_20, LS_00000241a2ffc100_0_24, LS_00000241a2ffc100_0_28;
LS_00000241a2ffc100_1_8 .concat [ 4 4 4 4], LS_00000241a2ffc100_0_32, LS_00000241a2ffc100_0_36, LS_00000241a2ffc100_0_40, LS_00000241a2ffc100_0_44;
LS_00000241a2ffc100_1_12 .concat [ 4 0 0 0], LS_00000241a2ffc100_0_48;
L_00000241a2ffc100 .concat [ 16 16 16 4], LS_00000241a2ffc100_1_0, LS_00000241a2ffc100_1_4, LS_00000241a2ffc100_1_8, LS_00000241a2ffc100_1_12;
L_00000241a2ffb340 .part v00000241a2faec40_0, 25, 7;
L_00000241a2ffaa80 .part v00000241a2faec40_0, 7, 5;
L_00000241a2ffabc0 .concat [ 5 7 52 0], L_00000241a2ffaa80, L_00000241a2ffb340, L_00000241a2ffc100;
L_00000241a2ffb8e0 .part v00000241a2faec40_0, 31, 1;
LS_00000241a2ffc240_0_0 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_4 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_8 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_12 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_16 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_20 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_24 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_28 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_32 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_36 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_40 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_44 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_0_48 .concat [ 1 1 1 1], L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0, L_00000241a2ffb8e0;
LS_00000241a2ffc240_1_0 .concat [ 4 4 4 4], LS_00000241a2ffc240_0_0, LS_00000241a2ffc240_0_4, LS_00000241a2ffc240_0_8, LS_00000241a2ffc240_0_12;
LS_00000241a2ffc240_1_4 .concat [ 4 4 4 4], LS_00000241a2ffc240_0_16, LS_00000241a2ffc240_0_20, LS_00000241a2ffc240_0_24, LS_00000241a2ffc240_0_28;
LS_00000241a2ffc240_1_8 .concat [ 4 4 4 4], LS_00000241a2ffc240_0_32, LS_00000241a2ffc240_0_36, LS_00000241a2ffc240_0_40, LS_00000241a2ffc240_0_44;
LS_00000241a2ffc240_1_12 .concat [ 4 0 0 0], LS_00000241a2ffc240_0_48;
L_00000241a2ffc240 .concat [ 16 16 16 4], LS_00000241a2ffc240_1_0, LS_00000241a2ffc240_1_4, LS_00000241a2ffc240_1_8, LS_00000241a2ffc240_1_12;
L_00000241a2ffc560 .part v00000241a2faec40_0, 31, 1;
L_00000241a2ffb0c0 .part v00000241a2faec40_0, 7, 1;
L_00000241a2ffb5c0 .part v00000241a2faec40_0, 25, 6;
L_00000241a2ffc2e0 .part v00000241a2faec40_0, 8, 4;
LS_00000241a2ffc1a0_0_0 .concat [ 4 6 1 1], L_00000241a2ffc2e0, L_00000241a2ffb5c0, L_00000241a2ffb0c0, L_00000241a2ffc560;
LS_00000241a2ffc1a0_0_4 .concat [ 52 0 0 0], L_00000241a2ffc240;
L_00000241a2ffc1a0 .concat [ 12 52 0 0], LS_00000241a2ffc1a0_0_0, LS_00000241a2ffc1a0_0_4;
L_00000241a2ffaf80 .part v00000241a2faec40_0, 5, 2;
S_00000241a2edeac0 .scope module, "m1" "MUX_3_1" 6 12, 7 1 0, S_00000241a2ede930;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 64 "C";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /INPUT 2 "S";
v00000241a2f3dc70_0 .net "A", 63 0, L_00000241a2ffbe80;  1 drivers
v00000241a2f3ec10_0 .net "B", 63 0, L_00000241a2ffabc0;  1 drivers
v00000241a2f3e0d0_0 .net "C", 63 0, L_00000241a2ffc1a0;  1 drivers
v00000241a2f3e5d0_0 .net "O", 63 0, L_00000241a2fb0390;  alias, 1 drivers
v00000241a2f3e8f0_0 .net "S", 1 0, L_00000241a2ffaf80;  1 drivers
L_00000241a2fb2848 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000241a2f3d950_0 .net/2u *"_ivl_0", 1 0, L_00000241a2fb2848;  1 drivers
v00000241a2f3ecb0_0 .net *"_ivl_2", 0 0, L_00000241a2fb02f0;  1 drivers
L_00000241a2fb2890 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v00000241a2f3ed50_0 .net/2u *"_ivl_4", 1 0, L_00000241a2fb2890;  1 drivers
v00000241a2f3efd0_0 .net *"_ivl_6", 0 0, L_00000241a2fb07f0;  1 drivers
v00000241a2f3f250_0 .net *"_ivl_8", 63 0, L_00000241a2fb0250;  1 drivers
L_00000241a2fb02f0 .cmp/eq 2, L_00000241a2ffaf80, L_00000241a2fb2848;
L_00000241a2fb07f0 .cmp/eq 2, L_00000241a2ffaf80, L_00000241a2fb2890;
L_00000241a2fb0250 .functor MUXZ 64, L_00000241a2ffc1a0, L_00000241a2ffabc0, L_00000241a2fb07f0, C4<>;
L_00000241a2fb0390 .functor MUXZ 64, L_00000241a2fb0250, L_00000241a2ffbe80, L_00000241a2fb02f0, C4<>;
S_00000241a2edec50 .scope module, "PC" "Program_Counter" 3 28, 8 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 64 "PC_In";
    .port_info 3 /OUTPUT 64 "PC_Out";
v00000241a2fae380_0 .net "PC_In", 63 0, L_00000241a2ffb160;  alias, 1 drivers
v00000241a2fae240_0 .var "PC_Out", 63 0;
v00000241a2faf6e0_0 .net "clk", 0 0, v00000241a2fb1b50_0;  alias, 1 drivers
v00000241a2faf320_0 .net "reset", 0 0, v00000241a2fb0d90_0;  alias, 1 drivers
E_00000241a2f4a5d0 .event posedge, v00000241a2faf320_0, v00000241a2f3f6b0_0;
S_00000241a2ed61d0 .scope module, "ac1" "ALU_Control" 3 45, 9 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 4 "Funct";
    .port_info 2 /OUTPUT 4 "Operation";
v00000241a2fae920_0 .net "ALUOp", 1 0, v00000241a2faea60_0;  alias, 1 drivers
v00000241a2fae7e0_0 .net "Funct", 3 0, o00000241a2f53a18;  alias, 0 drivers
v00000241a2faf460_0 .var "Operation", 3 0;
E_00000241a2f49fd0 .event anyedge, v00000241a2fae7e0_0, v00000241a2fae920_0;
S_00000241a2ed6360 .scope module, "add1" "Adder" 3 31, 10 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
L_00000241a2fb28d8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000241a2faf1e0_0 .net "a", 63 0, L_00000241a2fb28d8;  1 drivers
v00000241a2fae420_0 .net "b", 63 0, v00000241a2fae240_0;  alias, 1 drivers
v00000241a2fafaa0_0 .net "c", 63 0, L_00000241a2ffb7a0;  alias, 1 drivers
L_00000241a2ffb7a0 .arith/sum 64, L_00000241a2fb28d8, v00000241a2fae240_0;
S_00000241a2ed64f0 .scope module, "add2" "Adder" 3 32, 10 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "a";
    .port_info 1 /INPUT 64 "b";
    .port_info 2 /OUTPUT 64 "c";
v00000241a2fafb40_0 .net "a", 63 0, v00000241a2fae240_0;  alias, 1 drivers
v00000241a2fafe60_0 .net "b", 63 0, L_00000241a2ffa9e0;  1 drivers
v00000241a2fae9c0_0 .net "c", 63 0, L_00000241a2ffb2a0;  alias, 1 drivers
L_00000241a2ffb2a0 .arith/sum 64, v00000241a2fae240_0, L_00000241a2ffa9e0;
S_00000241a2f1c350 .scope module, "c1" "Control_Unit" 3 43, 11 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /OUTPUT 1 "Branch";
    .port_info 2 /OUTPUT 1 "MemRead";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "ALUSrc";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 2 "ALUOp";
v00000241a2faea60_0 .var "ALUOp", 1 0;
v00000241a2fafa00_0 .var "ALUSrc", 0 0;
v00000241a2fafbe0_0 .var "Branch", 0 0;
v00000241a2faf3c0_0 .var "MemRead", 0 0;
v00000241a2faeb00_0 .var "MemWrite", 0 0;
v00000241a2fafc80_0 .var "MemtoReg", 0 0;
v00000241a2faf640_0 .net "Opcode", 6 0, L_00000241a2ffc380;  alias, 1 drivers
v00000241a2fae4c0_0 .var "RegWrite", 0 0;
E_00000241a2f49cd0 .event anyedge, v00000241a2faf640_0;
S_00000241a2f1c4e0 .scope module, "iMem" "Instruction_Memory" 3 36, 12 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "Inst_address";
    .port_info 1 /OUTPUT 32 "Instruction";
v00000241a2faf8c0_0 .net "Inst_address", 63 0, v00000241a2fae240_0;  alias, 1 drivers
v00000241a2faec40_0 .var "Instruction", 31 0;
v00000241a2fae060 .array "instr_mem", 0 15, 7 0;
E_00000241a2f4a190 .event anyedge, v00000241a2fae240_0;
S_00000241a2f1c670 .scope module, "iParser" "instruction_parser" 3 38, 13 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 7 "opcode";
    .port_info 2 /OUTPUT 5 "rd";
    .port_info 3 /OUTPUT 3 "funct3";
    .port_info 4 /OUTPUT 5 "rs1";
    .port_info 5 /OUTPUT 5 "rs2";
    .port_info 6 /OUTPUT 7 "funct7";
v00000241a2fae1a0_0 .net "funct3", 14 12, L_00000241a2ffb200;  alias, 1 drivers
v00000241a2faeba0_0 .net "funct7", 31 25, L_00000241a2ffac60;  alias, 1 drivers
v00000241a2faf280_0 .net "instruction", 31 0, v00000241a2faec40_0;  alias, 1 drivers
v00000241a2faed80_0 .net "opcode", 6 0, L_00000241a2ffc380;  alias, 1 drivers
v00000241a2faece0_0 .net "rd", 11 7, L_00000241a2ffc4c0;  alias, 1 drivers
v00000241a2faf0a0_0 .net "rs1", 19 15, L_00000241a2ffbc00;  alias, 1 drivers
v00000241a2fafdc0_0 .net "rs2", 24 20, L_00000241a2ffb020;  alias, 1 drivers
L_00000241a2ffc380 .part v00000241a2faec40_0, 0, 7;
L_00000241a2ffc4c0 .part v00000241a2faec40_0, 7, 5;
L_00000241a2ffb200 .part v00000241a2faec40_0, 12, 3;
L_00000241a2ffbc00 .part v00000241a2faec40_0, 15, 5;
L_00000241a2ffb020 .part v00000241a2faec40_0, 20, 5;
L_00000241a2ffac60 .part v00000241a2faec40_0, 25, 7;
S_00000241a2f23d50 .scope module, "muxALUSrc" "MUX" 3 47, 14 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_00000241a2fb29b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000241a2ffd5d0 .functor XNOR 1, v00000241a2fafa00_0, L_00000241a2fb29b0, C4<0>, C4<0>;
v00000241a2faf000_0 .net "A", 63 0, v00000241a2fb0930_0;  alias, 1 drivers
v00000241a2faf780_0 .net "B", 63 0, L_00000241a2fb0390;  alias, 1 drivers
v00000241a2fae560_0 .net "O", 63 0, L_00000241a2ffb520;  alias, 1 drivers
v00000241a2faf960_0 .net "S", 0 0, v00000241a2fafa00_0;  alias, 1 drivers
v00000241a2faff00_0 .net/2u *"_ivl_0", 0 0, L_00000241a2fb29b0;  1 drivers
v00000241a2fae6a0_0 .net *"_ivl_2", 0 0, L_00000241a2ffd5d0;  1 drivers
L_00000241a2ffb520 .functor MUXZ 64, L_00000241a2fb0390, v00000241a2fb0930_0, L_00000241a2ffd5d0, C4<>;
S_00000241a2f23ee0 .scope module, "muxBranch" "MUX" 3 34, 14 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_00000241a2fb2968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000241a2ffcfb0 .functor XNOR 1, L_00000241a2ffd020, L_00000241a2fb2968, C4<0>, C4<0>;
v00000241a2faee20_0 .net "A", 63 0, L_00000241a2ffb7a0;  alias, 1 drivers
v00000241a2faf140_0 .net "B", 63 0, L_00000241a2ffb2a0;  alias, 1 drivers
v00000241a2fafd20_0 .net "O", 63 0, L_00000241a2ffb160;  alias, 1 drivers
v00000241a2faeec0_0 .net "S", 0 0, L_00000241a2ffd020;  1 drivers
v00000241a2fae100_0 .net/2u *"_ivl_0", 0 0, L_00000241a2fb2968;  1 drivers
v00000241a2faef60_0 .net *"_ivl_2", 0 0, L_00000241a2ffcfb0;  1 drivers
L_00000241a2ffb160 .functor MUXZ 64, L_00000241a2ffb2a0, L_00000241a2ffb7a0, L_00000241a2ffcfb0, C4<>;
S_00000241a2f24070 .scope module, "muxMemory" "MUX" 3 53, 14 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /OUTPUT 64 "O";
    .port_info 3 /INPUT 1 "S";
L_00000241a2fb29f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000241a2ffd560 .functor XNOR 1, v00000241a2fafc80_0, L_00000241a2fb29f8, C4<0>, C4<0>;
v00000241a2fae2e0_0 .net "A", 63 0, v00000241a2f3f7f0_0;  alias, 1 drivers
v00000241a2faf500_0 .net "B", 63 0, v00000241a2f3e710_0;  alias, 1 drivers
v00000241a2fae740_0 .net "O", 63 0, L_00000241a2ffc600;  alias, 1 drivers
v00000241a2fae880_0 .net "S", 0 0, v00000241a2fafc80_0;  alias, 1 drivers
v00000241a2faf5a0_0 .net/2u *"_ivl_0", 0 0, L_00000241a2fb29f8;  1 drivers
v00000241a2faf820_0 .net *"_ivl_2", 0 0, L_00000241a2ffd560;  1 drivers
L_00000241a2ffc600 .functor MUXZ 64, v00000241a2f3e710_0, v00000241a2f3f7f0_0, L_00000241a2ffd560, C4<>;
S_00000241a2ee2820 .scope module, "rFile" "registerFile" 3 40, 15 1 0, S_00000241a2ee3ee0;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "WriteData";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 1 "RegWrite";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /INPUT 1 "reset";
    .port_info 7 /OUTPUT 64 "ReadData1";
    .port_info 8 /OUTPUT 64 "ReadData2";
v00000241a2fb0e30_0 .var "ReadData1", 63 0;
v00000241a2fb0930_0 .var "ReadData2", 63 0;
v00000241a2fb1330_0 .net "RegWrite", 0 0, v00000241a2fae4c0_0;  alias, 1 drivers
v00000241a2fb1a10_0 .net "WriteData", 63 0, o00000241a2f54588;  alias, 0 drivers
v00000241a2fb0430_0 .net "clk", 0 0, v00000241a2fb1b50_0;  alias, 1 drivers
v00000241a2fb01b0_0 .net "rd", 4 0, L_00000241a2ffc4c0;  alias, 1 drivers
v00000241a2fb1f10 .array "registers", 0 31, 63 0;
v00000241a2fb10b0_0 .net "reset", 0 0, v00000241a2fb0d90_0;  alias, 1 drivers
v00000241a2fb04d0_0 .net "rs1", 4 0, L_00000241a2ffbc00;  alias, 1 drivers
v00000241a2fb1d30_0 .net "rs2", 4 0, L_00000241a2ffb020;  alias, 1 drivers
v00000241a2fb1f10_0 .array/port v00000241a2fb1f10, 0;
v00000241a2fb1f10_1 .array/port v00000241a2fb1f10, 1;
E_00000241a2f49d50/0 .event anyedge, v00000241a2faf320_0, v00000241a2faf0a0_0, v00000241a2fb1f10_0, v00000241a2fb1f10_1;
v00000241a2fb1f10_2 .array/port v00000241a2fb1f10, 2;
v00000241a2fb1f10_3 .array/port v00000241a2fb1f10, 3;
v00000241a2fb1f10_4 .array/port v00000241a2fb1f10, 4;
v00000241a2fb1f10_5 .array/port v00000241a2fb1f10, 5;
E_00000241a2f49d50/1 .event anyedge, v00000241a2fb1f10_2, v00000241a2fb1f10_3, v00000241a2fb1f10_4, v00000241a2fb1f10_5;
v00000241a2fb1f10_6 .array/port v00000241a2fb1f10, 6;
v00000241a2fb1f10_7 .array/port v00000241a2fb1f10, 7;
v00000241a2fb1f10_8 .array/port v00000241a2fb1f10, 8;
v00000241a2fb1f10_9 .array/port v00000241a2fb1f10, 9;
E_00000241a2f49d50/2 .event anyedge, v00000241a2fb1f10_6, v00000241a2fb1f10_7, v00000241a2fb1f10_8, v00000241a2fb1f10_9;
v00000241a2fb1f10_10 .array/port v00000241a2fb1f10, 10;
v00000241a2fb1f10_11 .array/port v00000241a2fb1f10, 11;
v00000241a2fb1f10_12 .array/port v00000241a2fb1f10, 12;
v00000241a2fb1f10_13 .array/port v00000241a2fb1f10, 13;
E_00000241a2f49d50/3 .event anyedge, v00000241a2fb1f10_10, v00000241a2fb1f10_11, v00000241a2fb1f10_12, v00000241a2fb1f10_13;
v00000241a2fb1f10_14 .array/port v00000241a2fb1f10, 14;
v00000241a2fb1f10_15 .array/port v00000241a2fb1f10, 15;
v00000241a2fb1f10_16 .array/port v00000241a2fb1f10, 16;
v00000241a2fb1f10_17 .array/port v00000241a2fb1f10, 17;
E_00000241a2f49d50/4 .event anyedge, v00000241a2fb1f10_14, v00000241a2fb1f10_15, v00000241a2fb1f10_16, v00000241a2fb1f10_17;
v00000241a2fb1f10_18 .array/port v00000241a2fb1f10, 18;
v00000241a2fb1f10_19 .array/port v00000241a2fb1f10, 19;
v00000241a2fb1f10_20 .array/port v00000241a2fb1f10, 20;
v00000241a2fb1f10_21 .array/port v00000241a2fb1f10, 21;
E_00000241a2f49d50/5 .event anyedge, v00000241a2fb1f10_18, v00000241a2fb1f10_19, v00000241a2fb1f10_20, v00000241a2fb1f10_21;
v00000241a2fb1f10_22 .array/port v00000241a2fb1f10, 22;
v00000241a2fb1f10_23 .array/port v00000241a2fb1f10, 23;
v00000241a2fb1f10_24 .array/port v00000241a2fb1f10, 24;
v00000241a2fb1f10_25 .array/port v00000241a2fb1f10, 25;
E_00000241a2f49d50/6 .event anyedge, v00000241a2fb1f10_22, v00000241a2fb1f10_23, v00000241a2fb1f10_24, v00000241a2fb1f10_25;
v00000241a2fb1f10_26 .array/port v00000241a2fb1f10, 26;
v00000241a2fb1f10_27 .array/port v00000241a2fb1f10, 27;
v00000241a2fb1f10_28 .array/port v00000241a2fb1f10, 28;
v00000241a2fb1f10_29 .array/port v00000241a2fb1f10, 29;
E_00000241a2f49d50/7 .event anyedge, v00000241a2fb1f10_26, v00000241a2fb1f10_27, v00000241a2fb1f10_28, v00000241a2fb1f10_29;
v00000241a2fb1f10_30 .array/port v00000241a2fb1f10, 30;
v00000241a2fb1f10_31 .array/port v00000241a2fb1f10, 31;
E_00000241a2f49d50/8 .event anyedge, v00000241a2fb1f10_30, v00000241a2fb1f10_31, v00000241a2fafdc0_0;
E_00000241a2f49d50 .event/or E_00000241a2f49d50/0, E_00000241a2f49d50/1, E_00000241a2f49d50/2, E_00000241a2f49d50/3, E_00000241a2f49d50/4, E_00000241a2f49d50/5, E_00000241a2f49d50/6, E_00000241a2f49d50/7, E_00000241a2f49d50/8;
    .scope S_00000241a2edec50;
T_0 ;
    %wait E_00000241a2f4a5d0;
    %load/vec4 v00000241a2faf320_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v00000241a2fae380_0;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v00000241a2fae240_0, 0, 64;
    %jmp T_0;
    .thread T_0;
    .scope S_00000241a2f1c4e0;
T_1 ;
    %pushi/vec4 131, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 133, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 179, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 154, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 147, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 132, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 149, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fae060, 4, 0;
    %end;
    .thread T_1;
    .scope S_00000241a2f1c4e0;
T_2 ;
    %wait E_00000241a2f4a190;
    %load/vec4 v00000241a2faf8c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 64;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 64;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 64;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 64;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241a2faec40_0, 0, 32;
    %jmp T_2.4;
T_2.1 ;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241a2faec40_0, 0, 32;
    %jmp T_2.4;
T_2.2 ;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241a2faec40_0, 0, 32;
    %jmp T_2.4;
T_2.3 ;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000241a2fae060, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000241a2faec40_0, 0, 32;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000241a2ee2820;
T_3 ;
    %pushi/vec4 0, 0, 64;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 1, 0, 64;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 2, 0, 64;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 3, 0, 64;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 4, 0, 64;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 5, 0, 64;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 6, 0, 64;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 7, 0, 64;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 8, 0, 64;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 9, 0, 64;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 10, 0, 64;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 11, 0, 64;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 12, 0, 64;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 13, 0, 64;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 14, 0, 64;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 15, 0, 64;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 16, 0, 64;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 17, 0, 64;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 18, 0, 64;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 19, 0, 64;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 20, 0, 64;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 21, 0, 64;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 22, 0, 64;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 23, 0, 64;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 24, 0, 64;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 25, 0, 64;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 26, 0, 64;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 27, 0, 64;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 28, 0, 64;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 29, 0, 64;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 30, 0, 64;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %pushi/vec4 31, 0, 64;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2fb1f10, 4, 0;
    %end;
    .thread T_3;
    .scope S_00000241a2ee2820;
T_4 ;
    %wait E_00000241a2f49d50;
    %load/vec4 v00000241a2fb10b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v00000241a2fb04d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000241a2fb1f10, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %assign/vec4 v00000241a2fb0e30_0, 0;
    %load/vec4 v00000241a2fb10b0_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 64;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v00000241a2fb1d30_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000241a2fb1f10, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %assign/vec4 v00000241a2fb0930_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000241a2ee2820;
T_5 ;
    %wait E_00000241a2f4a810;
    %load/vec4 v00000241a2fb1330_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v00000241a2fb1a10_0;
    %load/vec4 v00000241a2fb01b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000241a2fb1f10, 4, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000241a2f1c350;
T_6 ;
    %wait E_00000241a2f49cd0;
    %load/vec4 v00000241a2faf640_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fae4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faf3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faeb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241a2faea60_0, 0, 2;
    %jmp T_6.6;
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2fae4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faf3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faeb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafbe0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241a2faea60_0, 0, 2;
    %jmp T_6.6;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2fafa00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2fafc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2fae4c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2faf3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faeb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafbe0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000241a2faea60_0, 0, 2;
    %jmp T_6.6;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2fafa00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000241a2fafc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fae4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faf3c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2faeb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241a2faea60_0, 0, 2;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafa00_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000241a2fafc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fae4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faf3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faeb00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2fafbe0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000241a2faea60_0, 0, 2;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2fafa00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafc80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2fae4c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faf3c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2faeb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fafbe0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000241a2faea60_0, 0, 2;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_00000241a2ed61d0;
T_7 ;
    %wait E_00000241a2f49fd0;
    %load/vec4 v00000241a2fae920_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000241a2faf460_0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000241a2fae920_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_7.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000241a2faf460_0, 0, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v00000241a2fae920_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v00000241a2fae7e0_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_7.6, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v00000241a2faf460_0, 0, 4;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v00000241a2fae7e0_0;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v00000241a2faf460_0, 0, 4;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v00000241a2fae7e0_0;
    %cmpi/e 7, 0, 4;
    %jmp/0xz  T_7.10, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v00000241a2faf460_0, 0, 4;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v00000241a2fae7e0_0;
    %cmpi/e 6, 0, 4;
    %jmp/0xz  T_7.12, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v00000241a2faf460_0, 0, 4;
T_7.12 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
T_7.4 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000241a2ee4070;
T_8 ;
    %wait E_00000241a2f48cd0;
    %load/vec4 v00000241a2f3f610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %load/vec4 v00000241a2f3d9f0_0;
    %load/vec4 v00000241a2f3f110_0;
    %or;
    %inv;
    %assign/vec4 v00000241a2f3e710_0, 0;
    %jmp T_8.5;
T_8.0 ;
    %load/vec4 v00000241a2f3d9f0_0;
    %load/vec4 v00000241a2f3f110_0;
    %and;
    %assign/vec4 v00000241a2f3e710_0, 0;
    %jmp T_8.5;
T_8.1 ;
    %load/vec4 v00000241a2f3d9f0_0;
    %load/vec4 v00000241a2f3f110_0;
    %or;
    %assign/vec4 v00000241a2f3e710_0, 0;
    %jmp T_8.5;
T_8.2 ;
    %load/vec4 v00000241a2f3d9f0_0;
    %load/vec4 v00000241a2f3f110_0;
    %add;
    %assign/vec4 v00000241a2f3e710_0, 0;
    %jmp T_8.5;
T_8.3 ;
    %load/vec4 v00000241a2f3d9f0_0;
    %load/vec4 v00000241a2f3f110_0;
    %sub;
    %assign/vec4 v00000241a2f3e710_0, 0;
    %jmp T_8.5;
T_8.5 ;
    %pop/vec4 1;
    %load/vec4 v00000241a2f3e710_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_8.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.7, 8;
T_8.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.7, 8;
 ; End of false expr.
    %blend;
T_8.7;
    %store/vec4 v00000241a2f3e7b0_0, 0, 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000241a2ee4200;
T_9 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 11, 0, 8;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 12, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 13, 0, 8;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 14, 0, 8;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 15, 0, 8;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 16, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 17, 0, 8;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 18, 0, 8;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 19, 0, 8;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 20, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 21, 0, 8;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 22, 0, 8;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 23, 0, 8;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 24, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 25, 0, 8;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 26, 0, 8;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 27, 0, 8;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 28, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 29, 0, 8;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 30, 0, 8;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 31, 0, 8;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 33, 0, 8;
    %ix/load 4, 33, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 34, 0, 8;
    %ix/load 4, 34, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 35, 0, 8;
    %ix/load 4, 35, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 36, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 37, 0, 8;
    %ix/load 4, 37, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 38, 0, 8;
    %ix/load 4, 38, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 39, 0, 8;
    %ix/load 4, 39, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 40, 0, 8;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 41, 0, 8;
    %ix/load 4, 41, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 42, 0, 8;
    %ix/load 4, 42, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 43, 0, 8;
    %ix/load 4, 43, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 44, 0, 8;
    %ix/load 4, 44, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 45, 0, 8;
    %ix/load 4, 45, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 46, 0, 8;
    %ix/load 4, 46, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 47, 0, 8;
    %ix/load 4, 47, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 48, 0, 8;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 49, 0, 8;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 50, 0, 8;
    %ix/load 4, 50, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 51, 0, 8;
    %ix/load 4, 51, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 52, 0, 8;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 53, 0, 8;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 54, 0, 8;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 55, 0, 8;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 56, 0, 8;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 57, 0, 8;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 58, 0, 8;
    %ix/load 4, 58, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 59, 0, 8;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 60, 0, 8;
    %ix/load 4, 60, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 61, 0, 8;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 62, 0, 8;
    %ix/load 4, 62, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %pushi/vec4 63, 0, 8;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %end;
    .thread T_9;
    .scope S_00000241a2ee4200;
T_10 ;
    %wait E_00000241a2f4a810;
    %load/vec4 v00000241a2f3df90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000241a2f3e030_0;
    %parti/s 8, 56, 7;
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %load/vec4 v00000241a2f3e030_0;
    %parti/s 8, 48, 7;
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %load/vec4 v00000241a2f3e030_0;
    %parti/s 8, 40, 7;
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %load/vec4 v00000241a2f3e030_0;
    %parti/s 8, 32, 7;
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %load/vec4 v00000241a2f3e030_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 3, 0, 65;
    %ix/vec4 4;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %load/vec4 v00000241a2f3e030_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %load/vec4 v00000241a2f3e030_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %store/vec4a v00000241a2f3ea30, 4, 0;
    %load/vec4 v00000241a2f3e030_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v00000241a2f3e850_0;
    %store/vec4a v00000241a2f3ea30, 4, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000241a2ee4200;
T_11 ;
    %wait E_00000241a2f4a6d0;
    %load/vec4 v00000241a2f3de50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 7, 0, 65;
    %ix/vec4 4;
    %load/vec4a v00000241a2f3ea30, 4;
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 6, 0, 65;
    %ix/vec4 4;
    %load/vec4a v00000241a2f3ea30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 5, 0, 65;
    %ix/vec4 4;
    %load/vec4a v00000241a2f3ea30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 4, 0, 65;
    %ix/vec4 4;
    %load/vec4a v00000241a2f3ea30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 2, 0, 65;
    %ix/vec4 4;
    %load/vec4a v00000241a2f3ea30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 1, 0, 65;
    %ix/vec4 4;
    %load/vec4a v00000241a2f3ea30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000241a2f3e850_0;
    %pad/u 65;
    %addi 0, 0, 65;
    %ix/vec4 4;
    %load/vec4a v00000241a2f3ea30, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 64;
    %assign/vec4 v00000241a2f3f7f0_0, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000241a2f529b0;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fb1b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000241a2fb0d90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000241a2fb0d90_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_00000241a2f529b0;
T_13 ;
    %delay 5, 0;
    %load/vec4 v00000241a2fb1b50_0;
    %inv;
    %store/vec4 v00000241a2fb1b50_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_00000241a2f529b0;
T_14 ;
    %vpi_call 2 20 "$dumpfile", "RISC_V_Processor.vcd" {0 0 0};
    %vpi_call 2 21 "$dumpvars" {0 0 0};
    %delay 100, 0;
    %vpi_call 2 22 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "RISC_V_pr_tb.v";
    "./RISC_V_Processor.v";
    "./ALU_64_bit.v";
    "./Data_Memory.v";
    "./immediate_generator.v";
    "./MUX_3_1.v";
    "./Program_Counter.v";
    "./ALU_Control.v";
    "./Adder.v";
    "./Control_Unit.v";
    "./instruction_Memory.v";
    "./instruction_parser.v";
    "./MUX.v";
    "./registerFile.v";
